// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/04/2025 22:40:51"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	rst,
	Instruction,
	readData,
	WriteData,
	MemWrite,
	PC_Addres,
	Addres);
input 	clk;
input 	rst;
input 	[31:0] Instruction;
input 	[31:0] readData;
output 	[31:0] WriteData;
output 	MemWrite;
output 	[31:0] PC_Addres;
output 	[31:0] Addres;

// Design Ports Information
// Instruction[20]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[21]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[22]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[23]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[24]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[25]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[26]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[27]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[28]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[29]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[30]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[31]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[0]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[1]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[2]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[4]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[5]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[6]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[7]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[8]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[9]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[10]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[11]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[12]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[13]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[14]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[15]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[16]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[17]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[18]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[19]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[20]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[21]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[22]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[23]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[24]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[25]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[26]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[27]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[28]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[29]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[30]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[31]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[0]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[2]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[3]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[4]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[5]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[6]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[10]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[11]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[12]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[13]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[14]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[15]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[16]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[17]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[18]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[19]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[20]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[21]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[22]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[23]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[24]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[25]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[26]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[27]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[28]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[29]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[30]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[31]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[18]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[19]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[16]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[17]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[1]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[2]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[5]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[6]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[7]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[8]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[10]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[11]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[0]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[12]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[13]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[14]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[15]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[1]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[2]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[3]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[5]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[6]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[8]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[9]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[10]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[11]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[12]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[13]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[14]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[15]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[16]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[17]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[18]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[19]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[20]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[21]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[22]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[23]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[24]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[25]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[26]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[27]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[28]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[29]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[30]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[31]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Instruction[20]~input_o ;
wire \Instruction[21]~input_o ;
wire \Instruction[22]~input_o ;
wire \Instruction[23]~input_o ;
wire \Instruction[24]~input_o ;
wire \Instruction[25]~input_o ;
wire \Instruction[26]~input_o ;
wire \Instruction[27]~input_o ;
wire \Instruction[28]~input_o ;
wire \Instruction[29]~input_o ;
wire \Instruction[30]~input_o ;
wire \Instruction[31]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \PC_Register|Q[2]~0_combout ;
wire \rst~input_o ;
wire \PCPlus4|Add0~1_sumout ;
wire \PCPlus4|Add0~2 ;
wire \PCPlus4|Add0~5_sumout ;
wire \PC_Register|Q[4]~DUPLICATE_q ;
wire \PCPlus4|Add0~6 ;
wire \PCPlus4|Add0~9_sumout ;
wire \PCPlus4|Add0~10 ;
wire \PCPlus4|Add0~13_sumout ;
wire \PCPlus4|Add0~14 ;
wire \PCPlus4|Add0~17_sumout ;
wire \PCPlus4|Add0~18 ;
wire \PCPlus4|Add0~21_sumout ;
wire \PCPlus4|Add0~22 ;
wire \PCPlus4|Add0~25_sumout ;
wire \PCPlus4|Add0~26 ;
wire \PCPlus4|Add0~29_sumout ;
wire \PCPlus4|Add0~30 ;
wire \PCPlus4|Add0~33_sumout ;
wire \PCPlus4|Add0~34 ;
wire \PCPlus4|Add0~37_sumout ;
wire \PC_Register|Q[13]~DUPLICATE_q ;
wire \PCPlus4|Add0~38 ;
wire \PCPlus4|Add0~41_sumout ;
wire \PCPlus4|Add0~42 ;
wire \PCPlus4|Add0~45_sumout ;
wire \PC_Register|Q[14]~DUPLICATE_q ;
wire \PCPlus4|Add0~46 ;
wire \PCPlus4|Add0~49_sumout ;
wire \PCPlus4|Add0~50 ;
wire \PCPlus4|Add0~53_sumout ;
wire \PC_Register|Q[17]~DUPLICATE_q ;
wire \PCPlus4|Add0~54 ;
wire \PCPlus4|Add0~57_sumout ;
wire \PCPlus4|Add0~58 ;
wire \PCPlus4|Add0~61_sumout ;
wire \PC_Register|Q[18]~DUPLICATE_q ;
wire \PC_Register|Q[19]~DUPLICATE_q ;
wire \PCPlus4|Add0~62 ;
wire \PCPlus4|Add0~65_sumout ;
wire \PCPlus4|Add0~66 ;
wire \PCPlus4|Add0~69_sumout ;
wire \PC_Register|Q[20]~DUPLICATE_q ;
wire \PCPlus4|Add0~70 ;
wire \PCPlus4|Add0~73_sumout ;
wire \PC_Register|Q[22]~DUPLICATE_q ;
wire \PCPlus4|Add0~74 ;
wire \PCPlus4|Add0~77_sumout ;
wire \PCPlus4|Add0~78 ;
wire \PCPlus4|Add0~81_sumout ;
wire \PCPlus4|Add0~82 ;
wire \PCPlus4|Add0~85_sumout ;
wire \PCPlus4|Add0~86 ;
wire \PCPlus4|Add0~89_sumout ;
wire \PCPlus4|Add0~90 ;
wire \PCPlus4|Add0~93_sumout ;
wire \PC_Register|Q[27]~DUPLICATE_q ;
wire \PCPlus4|Add0~94 ;
wire \PCPlus4|Add0~97_sumout ;
wire \PCPlus4|Add0~98 ;
wire \PCPlus4|Add0~101_sumout ;
wire \PCPlus4|Add0~102 ;
wire \PCPlus4|Add0~105_sumout ;
wire \PC_Register|Q[30]~DUPLICATE_q ;
wire \PCPlus4|Add0~106 ;
wire \PCPlus4|Add0~109_sumout ;
wire \PCPlus4|Add0~110 ;
wire \PCPlus4|Add0~113_sumout ;
wire \readData[0]~input_o ;
wire \Reg_file|mem~288feeder_combout ;
wire \Instruction[15]~input_o ;
wire \Instruction[14]~input_o ;
wire \Instruction[12]~input_o ;
wire \Instruction[13]~input_o ;
wire \Reg_file|mem~678_combout ;
wire \Reg_file|mem~288_q ;
wire \Instruction[18]~input_o ;
wire \Reg_file|mem~160feeder_combout ;
wire \Reg_file|mem~677_combout ;
wire \Reg_file|mem~160_q ;
wire \Reg_file|mem~32feeder_combout ;
wire \Reg_file|mem~676_combout ;
wire \Reg_file|mem~32_q ;
wire \Reg_file|mem~679_combout ;
wire \Reg_file|mem~416_q ;
wire \Instruction[19]~input_o ;
wire \Reg_file|mem~513_combout ;
wire \Reg_file|mem~128feeder_combout ;
wire \Reg_file|mem~673_combout ;
wire \Reg_file|mem~128_q ;
wire \Reg_file|mem~0feeder_combout ;
wire \Reg_file|mem~672_combout ;
wire \Reg_file|mem~0_q ;
wire \Reg_file|mem~675_combout ;
wire \Reg_file|mem~384_q ;
wire \Reg_file|mem~256feeder_combout ;
wire \Reg_file|mem~674_combout ;
wire \Reg_file|mem~256_q ;
wire \Reg_file|mem~512_combout ;
wire \Instruction[17]~input_o ;
wire \Instruction[16]~input_o ;
wire \Reg_file|mem~680_combout ;
wire \Reg_file|mem~64_q ;
wire \Reg_file|mem~682_combout ;
wire \Reg_file|mem~320_q ;
wire \Reg_file|mem~683_combout ;
wire \Reg_file|mem~448_q ;
wire \Reg_file|mem~681_combout ;
wire \Reg_file|mem~192_q ;
wire \Reg_file|mem~514_combout ;
wire \Reg_file|mem~685_combout ;
wire \Reg_file|mem~224_q ;
wire \Reg_file|mem~684_combout ;
wire \Reg_file|mem~96_q ;
wire \Reg_file|mem~352feeder_combout ;
wire \Reg_file|mem~686_combout ;
wire \Reg_file|mem~352_q ;
wire \Reg_file|mem~687_combout ;
wire \Reg_file|mem~480_q ;
wire \Reg_file|mem~515_combout ;
wire \Reg_file|mem~516_combout ;
wire \Instruction[0]~input_o ;
wire \ALU_ins|Add0~1_sumout ;
wire \readData[1]~input_o ;
wire \Reg_file|mem~321_q ;
wire \Reg_file|mem~257_q ;
wire \Reg_file|mem~289feeder_combout ;
wire \Reg_file|mem~289_q ;
wire \Reg_file|mem~353_q ;
wire \Reg_file|mem~519_combout ;
wire \Reg_file|mem~449_q ;
wire \Reg_file|mem~417_q ;
wire \Reg_file|mem~481_q ;
wire \Reg_file|mem~385feeder_combout ;
wire \Reg_file|mem~385_q ;
wire \Reg_file|mem~520_combout ;
wire \Reg_file|mem~65feeder_combout ;
wire \Reg_file|mem~65_q ;
wire \Reg_file|mem~33_q ;
wire \Reg_file|mem~97_q ;
wire \Reg_file|mem~1feeder_combout ;
wire \Reg_file|mem~1_q ;
wire \Reg_file|mem~517_combout ;
wire \Reg_file|mem~193_q ;
wire \Reg_file|mem~129feeder_combout ;
wire \Reg_file|mem~129_q ;
wire \Reg_file|mem~225_q ;
wire \Reg_file|mem~161_q ;
wire \Reg_file|mem~518_combout ;
wire \Reg_file|mem~521_combout ;
wire \Instruction[1]~input_o ;
wire \ALU_ins|Add0~2 ;
wire \ALU_ins|Add0~5_sumout ;
wire \Instruction[2]~input_o ;
wire \readData[2]~input_o ;
wire \Reg_file|mem~290feeder_combout ;
wire \Reg_file|mem~290_q ;
wire \Reg_file|mem~162feeder_combout ;
wire \Reg_file|mem~162_q ;
wire \Reg_file|mem~418_q ;
wire \Reg_file|mem~34feeder_combout ;
wire \Reg_file|mem~34_q ;
wire \Reg_file|mem~523_combout ;
wire \Reg_file|mem~354feeder_combout ;
wire \Reg_file|mem~354_q ;
wire \Reg_file|mem~226_q ;
wire \Reg_file|mem~482_q ;
wire \Reg_file|mem~98feeder_combout ;
wire \Reg_file|mem~98_q ;
wire \Reg_file|mem~525_combout ;
wire \Reg_file|mem~258feeder_combout ;
wire \Reg_file|mem~258_q ;
wire \Reg_file|mem~2feeder_combout ;
wire \Reg_file|mem~2_q ;
wire \Reg_file|mem~130feeder_combout ;
wire \Reg_file|mem~130_q ;
wire \Reg_file|mem~386_q ;
wire \Reg_file|mem~522_combout ;
wire \Reg_file|mem~194_q ;
wire \Reg_file|mem~322feeder_combout ;
wire \Reg_file|mem~322_q ;
wire \Reg_file|mem~66_q ;
wire \Reg_file|mem~450_q ;
wire \Reg_file|mem~524_combout ;
wire \Reg_file|mem~526_combout ;
wire \ALU_ins|Add0~6 ;
wire \ALU_ins|Add0~9_sumout ;
wire \Instruction[3]~input_o ;
wire \readData[3]~input_o ;
wire \Reg_file|mem~387feeder_combout ;
wire \Reg_file|mem~387_q ;
wire \Reg_file|mem~451feeder_combout ;
wire \Reg_file|mem~451_q ;
wire \Reg_file|mem~483_q ;
wire \Reg_file|mem~419_q ;
wire \Reg_file|mem~530_combout ;
wire \Reg_file|mem~195feeder_combout ;
wire \Reg_file|mem~195_q ;
wire \Reg_file|mem~163_q ;
wire \Reg_file|mem~227_q ;
wire \Reg_file|mem~131_q ;
wire \Reg_file|mem~528_combout ;
wire \Reg_file|mem~323_q ;
wire \Reg_file|mem~259_q ;
wire \Reg_file|mem~355_q ;
wire \Reg_file|mem~291feeder_combout ;
wire \Reg_file|mem~291_q ;
wire \Reg_file|mem~529_combout ;
wire \Reg_file|mem~35_q ;
wire \Reg_file|mem~67feeder_combout ;
wire \Reg_file|mem~67_q ;
wire \Reg_file|mem~3_q ;
wire \Reg_file|mem~99_q ;
wire \Reg_file|mem~527_combout ;
wire \Reg_file|mem~531_combout ;
wire \ALU_ins|Add0~10 ;
wire \ALU_ins|Add0~13_sumout ;
wire \Instruction[4]~input_o ;
wire \readData[4]~input_o ;
wire \Reg_file|mem~196_q ;
wire \Reg_file|mem~324_q ;
wire \Reg_file|mem~452_q ;
wire \Reg_file|mem~68_q ;
wire \Reg_file|mem~534_combout ;
wire \Reg_file|mem~356feeder_combout ;
wire \Reg_file|mem~356_q ;
wire \Reg_file|mem~228_q ;
wire \Reg_file|mem~484_q ;
wire \Reg_file|mem~100_q ;
wire \Reg_file|mem~535_combout ;
wire \Reg_file|mem~164_q ;
wire \Reg_file|mem~36_q ;
wire \Reg_file|mem~292_q ;
wire \Reg_file|mem~420_q ;
wire \Reg_file|mem~533_combout ;
wire \Reg_file|mem~260feeder_combout ;
wire \Reg_file|mem~260_q ;
wire \Reg_file|mem~132feeder_combout ;
wire \Reg_file|mem~132_q ;
wire \Reg_file|mem~4feeder_combout ;
wire \Reg_file|mem~4_q ;
wire \Reg_file|mem~388_q ;
wire \Reg_file|mem~532_combout ;
wire \Reg_file|mem~536_combout ;
wire \ALU_ins|Add0~14 ;
wire \ALU_ins|Add0~17_sumout ;
wire \readData[5]~input_o ;
wire \Reg_file|mem~37feeder_combout ;
wire \Reg_file|mem~37_q ;
wire \Reg_file|mem~69_q ;
wire \Reg_file|mem~101_q ;
wire \Reg_file|mem~5_q ;
wire \Reg_file|mem~537_combout ;
wire \Reg_file|mem~197_q ;
wire \Reg_file|mem~133_q ;
wire \Reg_file|mem~229_q ;
wire \Reg_file|mem~165feeder_combout ;
wire \Reg_file|mem~165_q ;
wire \Reg_file|mem~538_combout ;
wire \Reg_file|mem~421_q ;
wire \Reg_file|mem~453_q ;
wire \Reg_file|mem~485_q ;
wire \Reg_file|mem~389_q ;
wire \Reg_file|mem~540_combout ;
wire \Reg_file|mem~325_q ;
wire \Reg_file|mem~293feeder_combout ;
wire \Reg_file|mem~293_q ;
wire \Reg_file|mem~357_q ;
wire \Reg_file|mem~261feeder_combout ;
wire \Reg_file|mem~261_q ;
wire \Reg_file|mem~539_combout ;
wire \Reg_file|mem~541_combout ;
wire \Instruction[5]~input_o ;
wire \ALU_ins|Add0~18 ;
wire \ALU_ins|Add0~21_sumout ;
wire \readData[6]~input_o ;
wire \Reg_file|mem~70feeder_combout ;
wire \Reg_file|mem~70_q ;
wire \Reg_file|mem~198feeder_combout ;
wire \Reg_file|mem~198_q ;
wire \Reg_file|mem~454_q ;
wire \Reg_file|mem~326_q ;
wire \Reg_file|mem~544_combout ;
wire \Reg_file|mem~38feeder_combout ;
wire \Reg_file|mem~38_q ;
wire \Reg_file|mem~166feeder_combout ;
wire \Reg_file|mem~166_q ;
wire \Reg_file|mem~422_q ;
wire \Reg_file|mem~294_q ;
wire \Reg_file|mem~543_combout ;
wire \Reg_file|mem~134feeder_combout ;
wire \Reg_file|mem~134_q ;
wire \Reg_file|mem~6feeder_combout ;
wire \Reg_file|mem~6_q ;
wire \Reg_file|mem~262feeder_combout ;
wire \Reg_file|mem~262_q ;
wire \Reg_file|mem~390_q ;
wire \Reg_file|mem~542_combout ;
wire \Reg_file|mem~358_q ;
wire \Reg_file|mem~486feeder_combout ;
wire \Reg_file|mem~486_q ;
wire \Reg_file|mem~230_q ;
wire \Reg_file|mem~102_q ;
wire \Reg_file|mem~545_combout ;
wire \Reg_file|mem~546_combout ;
wire \Instruction[6]~input_o ;
wire \ALU_ins|Add0~22 ;
wire \ALU_ins|Add0~25_sumout ;
wire \Instruction[7]~input_o ;
wire \readData[7]~input_o ;
wire \Reg_file|mem~39feeder_combout ;
wire \Reg_file|mem~39_q ;
wire \Reg_file|mem~7feeder_combout ;
wire \Reg_file|mem~7_q ;
wire \Reg_file|mem~103_q ;
wire \Reg_file|mem~71feeder_combout ;
wire \Reg_file|mem~71_q ;
wire \Reg_file|mem~547_combout ;
wire \Reg_file|mem~199feeder_combout ;
wire \Reg_file|mem~199_q ;
wire \Reg_file|mem~135feeder_combout ;
wire \Reg_file|mem~135_q ;
wire \Reg_file|mem~231_q ;
wire \Reg_file|mem~167feeder_combout ;
wire \Reg_file|mem~167_q ;
wire \Reg_file|mem~548_combout ;
wire \Reg_file|mem~295feeder_combout ;
wire \Reg_file|mem~295_q ;
wire \Reg_file|mem~327feeder_combout ;
wire \Reg_file|mem~327_q ;
wire \Reg_file|mem~359_q ;
wire \Reg_file|mem~263feeder_combout ;
wire \Reg_file|mem~263_q ;
wire \Reg_file|mem~549_combout ;
wire \Reg_file|mem~391_q ;
wire \Reg_file|mem~423_q ;
wire \Reg_file|mem~487_q ;
wire \Reg_file|mem~455_q ;
wire \Reg_file|mem~550_combout ;
wire \Reg_file|mem~551_combout ;
wire \ALU_ins|Add0~26 ;
wire \ALU_ins|Add0~29_sumout ;
wire \Instruction[8]~input_o ;
wire \readData[8]~input_o ;
wire \Reg_file|mem~72feeder_combout ;
wire \Reg_file|mem~72_q ;
wire \Reg_file|mem~328feeder_combout ;
wire \Reg_file|mem~328_q ;
wire \Reg_file|mem~456_q ;
wire \Reg_file|mem~200feeder_combout ;
wire \Reg_file|mem~200_q ;
wire \Reg_file|mem~554_combout ;
wire \Reg_file|mem~104feeder_combout ;
wire \Reg_file|mem~104_q ;
wire \Reg_file|mem~360_q ;
wire \Reg_file|mem~488_q ;
wire \Reg_file|mem~232feeder_combout ;
wire \Reg_file|mem~232_q ;
wire \Reg_file|mem~555_combout ;
wire \Reg_file|mem~264feeder_combout ;
wire \Reg_file|mem~264_q ;
wire \Reg_file|mem~8_q ;
wire \Reg_file|mem~136feeder_combout ;
wire \Reg_file|mem~136_q ;
wire \Reg_file|mem~392_q ;
wire \Reg_file|mem~552_combout ;
wire \Reg_file|mem~168feeder_combout ;
wire \Reg_file|mem~168_q ;
wire \Reg_file|mem~40feeder_combout ;
wire \Reg_file|mem~40_q ;
wire \Reg_file|mem~296feeder_combout ;
wire \Reg_file|mem~296_q ;
wire \Reg_file|mem~424_q ;
wire \Reg_file|mem~553_combout ;
wire \Reg_file|mem~556_combout ;
wire \ALU_ins|Add0~30 ;
wire \ALU_ins|Add0~33_sumout ;
wire \readData[9]~input_o ;
wire \Reg_file|mem~201feeder_combout ;
wire \Reg_file|mem~201_q ;
wire \Reg_file|mem~169_q ;
wire \Reg_file|mem~137feeder_combout ;
wire \Reg_file|mem~137_q ;
wire \Reg_file|mem~233_q ;
wire \Reg_file|mem~558_combout ;
wire \Reg_file|mem~41_q ;
wire \Reg_file|mem~9feeder_combout ;
wire \Reg_file|mem~9_q ;
wire \Reg_file|mem~105_q ;
wire \Reg_file|mem~73feeder_combout ;
wire \Reg_file|mem~73_q ;
wire \Reg_file|mem~557_combout ;
wire \Reg_file|mem~297feeder_combout ;
wire \Reg_file|mem~297_q ;
wire \Reg_file|mem~265feeder_combout ;
wire \Reg_file|mem~265_q ;
wire \Reg_file|mem~361_q ;
wire \Reg_file|mem~329_q ;
wire \Reg_file|mem~559_combout ;
wire \Reg_file|mem~393_q ;
wire \Reg_file|mem~425_q ;
wire \Reg_file|mem~489_q ;
wire \Reg_file|mem~457feeder_combout ;
wire \Reg_file|mem~457_q ;
wire \Reg_file|mem~560_combout ;
wire \Reg_file|mem~561_combout ;
wire \Instruction[9]~input_o ;
wire \ALU_ins|Add0~34 ;
wire \ALU_ins|Add0~37_sumout ;
wire \readData[10]~input_o ;
wire \Reg_file|mem~106feeder_combout ;
wire \Reg_file|mem~106_q ;
wire \Reg_file|mem~362_q ;
wire \Reg_file|mem~234feeder_combout ;
wire \Reg_file|mem~234_q ;
wire \Reg_file|mem~490_q ;
wire \Reg_file|mem~565_combout ;
wire \Reg_file|mem~10_q ;
wire \Reg_file|mem~138_q ;
wire \Reg_file|mem~394_q ;
wire \Reg_file|mem~266_q ;
wire \Reg_file|mem~562_combout ;
wire \Reg_file|mem~74feeder_combout ;
wire \Reg_file|mem~74_q ;
wire \Reg_file|mem~202feeder_combout ;
wire \Reg_file|mem~202_q ;
wire \Reg_file|mem~330feeder_combout ;
wire \Reg_file|mem~330_q ;
wire \Reg_file|mem~458_q ;
wire \Reg_file|mem~564_combout ;
wire \Reg_file|mem~42_q ;
wire \Reg_file|mem~298_q ;
wire \Reg_file|mem~170_q ;
wire \Reg_file|mem~426_q ;
wire \Reg_file|mem~563_combout ;
wire \Reg_file|mem~566_combout ;
wire \Instruction[10]~input_o ;
wire \ALU_ins|Add0~38 ;
wire \ALU_ins|Add0~41_sumout ;
wire \Instruction[11]~input_o ;
wire \readData[11]~input_o ;
wire \Reg_file|mem~203feeder_combout ;
wire \Reg_file|mem~203_q ;
wire \Reg_file|mem~139feeder_combout ;
wire \Reg_file|mem~139_q ;
wire \Reg_file|mem~235_q ;
wire \Reg_file|mem~171feeder_combout ;
wire \Reg_file|mem~171_q ;
wire \Reg_file|mem~568_combout ;
wire \Reg_file|mem~43feeder_combout ;
wire \Reg_file|mem~43_q ;
wire \Reg_file|mem~75_q ;
wire \Reg_file|mem~107_q ;
wire \Reg_file|mem~11feeder_combout ;
wire \Reg_file|mem~11_q ;
wire \Reg_file|mem~567_combout ;
wire \Reg_file|mem~331_q ;
wire \Reg_file|mem~299feeder_combout ;
wire \Reg_file|mem~299_q ;
wire \Reg_file|mem~267feeder_combout ;
wire \Reg_file|mem~267_q ;
wire \Reg_file|mem~363_q ;
wire \Reg_file|mem~569_combout ;
wire \Reg_file|mem~395_q ;
wire \Reg_file|mem~459_q ;
wire \Reg_file|mem~491_q ;
wire \Reg_file|mem~427_q ;
wire \Reg_file|mem~570_combout ;
wire \Reg_file|mem~571_combout ;
wire \ALU_ins|Add0~42 ;
wire \ALU_ins|Add0~45_sumout ;
wire \readData[12]~input_o ;
wire \Reg_file|mem~44_q ;
wire \Reg_file|mem~172_q ;
wire \Reg_file|mem~428_q ;
wire \Reg_file|mem~300_q ;
wire \Reg_file|mem~573_combout ;
wire \Reg_file|mem~108feeder_combout ;
wire \Reg_file|mem~108_q ;
wire \Reg_file|mem~364_q ;
wire \Reg_file|mem~236_q ;
wire \Reg_file|mem~492_q ;
wire \Reg_file|mem~575_combout ;
wire \Reg_file|mem~12_q ;
wire \Reg_file|mem~140_q ;
wire \Reg_file|mem~396_q ;
wire \Reg_file|mem~268feeder_combout ;
wire \Reg_file|mem~268_q ;
wire \Reg_file|mem~572_combout ;
wire \Reg_file|mem~332_q ;
wire \Reg_file|mem~204_q ;
wire \Reg_file|mem~460_q ;
wire \Reg_file|mem~76_q ;
wire \Reg_file|mem~574_combout ;
wire \Reg_file|mem~576_combout ;
wire \ALU_ins|Add0~46 ;
wire \ALU_ins|Add0~49_sumout ;
wire \readData[13]~input_o ;
wire \Reg_file|mem~301feeder_combout ;
wire \Reg_file|mem~301_q ;
wire \Reg_file|mem~269_q ;
wire \Reg_file|mem~365_q ;
wire \Reg_file|mem~333feeder_combout ;
wire \Reg_file|mem~333_q ;
wire \Reg_file|mem~579_combout ;
wire \Reg_file|mem~45feeder_combout ;
wire \Reg_file|mem~45_q ;
wire \Reg_file|mem~77_q ;
wire \Reg_file|mem~13feeder_combout ;
wire \Reg_file|mem~13_q ;
wire \Reg_file|mem~109_q ;
wire \Reg_file|mem~577_combout ;
wire \Reg_file|mem~461_q ;
wire \Reg_file|mem~397_q ;
wire \Reg_file|mem~493_q ;
wire \Reg_file|mem~429feeder_combout ;
wire \Reg_file|mem~429_q ;
wire \Reg_file|mem~580_combout ;
wire \Reg_file|mem~205_q ;
wire \Reg_file|mem~173feeder_combout ;
wire \Reg_file|mem~173_q ;
wire \Reg_file|mem~237_q ;
wire \Reg_file|mem~141_q ;
wire \Reg_file|mem~578_combout ;
wire \Reg_file|mem~581_combout ;
wire \ALU_ins|Add0~50 ;
wire \ALU_ins|Add0~53_sumout ;
wire \readData[14]~input_o ;
wire \Reg_file|mem~46feeder_combout ;
wire \Reg_file|mem~46_q ;
wire \Reg_file|mem~174feeder_combout ;
wire \Reg_file|mem~174_q ;
wire \Reg_file|mem~302_q ;
wire \Reg_file|mem~430_q ;
wire \Reg_file|mem~583_combout ;
wire \Reg_file|mem~334feeder_combout ;
wire \Reg_file|mem~334_q ;
wire \Reg_file|mem~206_q ;
wire \Reg_file|mem~462_q ;
wire \Reg_file|mem~78_q ;
wire \Reg_file|mem~584_combout ;
wire \Reg_file|mem~110_q ;
wire \Reg_file|mem~238_q ;
wire \Reg_file|mem~494_q ;
wire \Reg_file|mem~366_q ;
wire \Reg_file|mem~585_combout ;
wire \Reg_file|mem~270_q ;
wire \Reg_file|mem~142_q ;
wire \Reg_file|mem~398_q ;
wire \Reg_file|mem~14_q ;
wire \Reg_file|mem~582_combout ;
wire \Reg_file|mem~586_combout ;
wire \ALU_ins|Add0~54 ;
wire \ALU_ins|Add0~57_sumout ;
wire \readData[15]~input_o ;
wire \Reg_file|mem~399feeder_combout ;
wire \Reg_file|mem~399_q ;
wire \Reg_file|mem~463feeder_combout ;
wire \Reg_file|mem~463_q ;
wire \Reg_file|mem~495_q ;
wire \Reg_file|mem~431_q ;
wire \Reg_file|mem~590_combout ;
wire \Reg_file|mem~15_q ;
wire \Reg_file|mem~47feeder_combout ;
wire \Reg_file|mem~47_q ;
wire \Reg_file|mem~111_q ;
wire \Reg_file|mem~79_q ;
wire \Reg_file|mem~587_combout ;
wire \Reg_file|mem~175_q ;
wire \Reg_file|mem~143_q ;
wire \Reg_file|mem~239_q ;
wire \Reg_file|mem~207_q ;
wire \Reg_file|mem~588_combout ;
wire \Reg_file|mem~271feeder_combout ;
wire \Reg_file|mem~271_q ;
wire \Reg_file|mem~335feeder_combout ;
wire \Reg_file|mem~335_q ;
wire \Reg_file|mem~367_q ;
wire \Reg_file|mem~303_q ;
wire \Reg_file|mem~589_combout ;
wire \Reg_file|mem~591_combout ;
wire \ALU_ins|Add0~58 ;
wire \ALU_ins|Add0~61_sumout ;
wire \readData[16]~input_o ;
wire \Reg_file|mem~176feeder_combout ;
wire \Reg_file|mem~176_q ;
wire \Reg_file|mem~48feeder_combout ;
wire \Reg_file|mem~48_q ;
wire \Reg_file|mem~304feeder_combout ;
wire \Reg_file|mem~304_q ;
wire \Reg_file|mem~432_q ;
wire \Reg_file|mem~593_combout ;
wire \Reg_file|mem~336feeder_combout ;
wire \Reg_file|mem~336_q ;
wire \Reg_file|mem~208feeder_combout ;
wire \Reg_file|mem~208_q ;
wire \Reg_file|mem~80_q ;
wire \Reg_file|mem~464_q ;
wire \Reg_file|mem~594_combout ;
wire \Reg_file|mem~240_q ;
wire \Reg_file|mem~368feeder_combout ;
wire \Reg_file|mem~368_q ;
wire \Reg_file|mem~496_q ;
wire \Reg_file|mem~112_q ;
wire \Reg_file|mem~595_combout ;
wire \Reg_file|mem~272_q ;
wire \Reg_file|mem~16feeder_combout ;
wire \Reg_file|mem~16_q ;
wire \Reg_file|mem~400_q ;
wire \Reg_file|mem~144_q ;
wire \Reg_file|mem~592_combout ;
wire \Reg_file|mem~596_combout ;
wire \ALU_ins|Add0~62 ;
wire \ALU_ins|Add0~65_sumout ;
wire \readData[17]~input_o ;
wire \Reg_file|mem~209feeder_combout ;
wire \Reg_file|mem~209_q ;
wire \Reg_file|mem~145feeder_combout ;
wire \Reg_file|mem~145_q ;
wire \Reg_file|mem~241_q ;
wire \Reg_file|mem~177feeder_combout ;
wire \Reg_file|mem~177_q ;
wire \Reg_file|mem~598_combout ;
wire \Reg_file|mem~17_q ;
wire \Reg_file|mem~49feeder_combout ;
wire \Reg_file|mem~49_q ;
wire \Reg_file|mem~113_q ;
wire \Reg_file|mem~81_q ;
wire \Reg_file|mem~597_combout ;
wire \Reg_file|mem~401_q ;
wire \Reg_file|mem~465feeder_combout ;
wire \Reg_file|mem~465_q ;
wire \Reg_file|mem~497_q ;
wire \Reg_file|mem~433_q ;
wire \Reg_file|mem~600_combout ;
wire \Reg_file|mem~337feeder_combout ;
wire \Reg_file|mem~337_q ;
wire \Reg_file|mem~305_q ;
wire \Reg_file|mem~273feeder_combout ;
wire \Reg_file|mem~273_q ;
wire \Reg_file|mem~369_q ;
wire \Reg_file|mem~599_combout ;
wire \Reg_file|mem~601_combout ;
wire \ALU_ins|Add0~66 ;
wire \ALU_ins|Add0~69_sumout ;
wire \readData[18]~input_o ;
wire \Reg_file|mem~338feeder_combout ;
wire \Reg_file|mem~338_q ;
wire \Reg_file|mem~82feeder_combout ;
wire \Reg_file|mem~82_q ;
wire \Reg_file|mem~466_q ;
wire \Reg_file|mem~210feeder_combout ;
wire \Reg_file|mem~210_q ;
wire \Reg_file|mem~604_combout ;
wire \Reg_file|mem~306_q ;
wire \Reg_file|mem~50_q ;
wire \Reg_file|mem~178_q ;
wire \Reg_file|mem~434_q ;
wire \Reg_file|mem~603_combout ;
wire \Reg_file|mem~18feeder_combout ;
wire \Reg_file|mem~18_q ;
wire \Reg_file|mem~274_q ;
wire \Reg_file|mem~146feeder_combout ;
wire \Reg_file|mem~146_q ;
wire \Reg_file|mem~402_q ;
wire \Reg_file|mem~602_combout ;
wire \Reg_file|mem~370_q ;
wire \Reg_file|mem~114_q ;
wire \Reg_file|mem~242_q ;
wire \Reg_file|mem~498_q ;
wire \Reg_file|mem~605_combout ;
wire \Reg_file|mem~606_combout ;
wire \ALU_ins|Add0~70 ;
wire \ALU_ins|Add0~73_sumout ;
wire \readData[19]~input_o ;
wire \Reg_file|mem~339_q ;
wire \Reg_file|mem~307_q ;
wire \Reg_file|mem~371_q ;
wire \Reg_file|mem~275_q ;
wire \Reg_file|mem~609_combout ;
wire \Reg_file|mem~147feeder_combout ;
wire \Reg_file|mem~147_q ;
wire \Reg_file|mem~211feeder_combout ;
wire \Reg_file|mem~211_q ;
wire \Reg_file|mem~243_q ;
wire \Reg_file|mem~179feeder_combout ;
wire \Reg_file|mem~179_q ;
wire \Reg_file|mem~608_combout ;
wire \Reg_file|mem~51feeder_combout ;
wire \Reg_file|mem~51_q ;
wire \Reg_file|mem~83feeder_combout ;
wire \Reg_file|mem~83_q ;
wire \Reg_file|mem~19_q ;
wire \Reg_file|mem~115_q ;
wire \Reg_file|mem~607_combout ;
wire \Reg_file|mem~435feeder_combout ;
wire \Reg_file|mem~435_q ;
wire \Reg_file|mem~403feeder_combout ;
wire \Reg_file|mem~403_q ;
wire \Reg_file|mem~499_q ;
wire \Reg_file|mem~467feeder_combout ;
wire \Reg_file|mem~467_q ;
wire \Reg_file|mem~610_combout ;
wire \Reg_file|mem~611_combout ;
wire \ALU_ins|Add0~74 ;
wire \ALU_ins|Add0~77_sumout ;
wire \readData[20]~input_o ;
wire \Reg_file|mem~372_q ;
wire \Reg_file|mem~244_q ;
wire \Reg_file|mem~116_q ;
wire \Reg_file|mem~500_q ;
wire \Reg_file|mem~615_combout ;
wire \Reg_file|mem~308feeder_combout ;
wire \Reg_file|mem~308_q ;
wire \Reg_file|mem~52feeder_combout ;
wire \Reg_file|mem~52_q ;
wire \Reg_file|mem~180feeder_combout ;
wire \Reg_file|mem~180_q ;
wire \Reg_file|mem~436_q ;
wire \Reg_file|mem~613_combout ;
wire \Reg_file|mem~340feeder_combout ;
wire \Reg_file|mem~340_q ;
wire \Reg_file|mem~212_q ;
wire \Reg_file|mem~468_q ;
wire \Reg_file|mem~84feeder_combout ;
wire \Reg_file|mem~84_q ;
wire \Reg_file|mem~614_combout ;
wire \Reg_file|mem~276feeder_combout ;
wire \Reg_file|mem~276_q ;
wire \Reg_file|mem~148_q ;
wire \Reg_file|mem~404_q ;
wire \Reg_file|mem~20feeder_combout ;
wire \Reg_file|mem~20_q ;
wire \Reg_file|mem~612_combout ;
wire \Reg_file|mem~616_combout ;
wire \ALU_ins|Add0~78 ;
wire \ALU_ins|Add0~81_sumout ;
wire \readData[21]~input_o ;
wire \Reg_file|mem~181feeder_combout ;
wire \Reg_file|mem~181_q ;
wire \Reg_file|mem~213feeder_combout ;
wire \Reg_file|mem~213_q ;
wire \Reg_file|mem~149feeder_combout ;
wire \Reg_file|mem~149_q ;
wire \Reg_file|mem~245_q ;
wire \Reg_file|mem~618_combout ;
wire \Reg_file|mem~309feeder_combout ;
wire \Reg_file|mem~309_q ;
wire \Reg_file|mem~277feeder_combout ;
wire \Reg_file|mem~277_q ;
wire \Reg_file|mem~341feeder_combout ;
wire \Reg_file|mem~341_q ;
wire \Reg_file|mem~373_q ;
wire \Reg_file|mem~619_combout ;
wire \Reg_file|mem~405_q ;
wire \Reg_file|mem~469_q ;
wire \Reg_file|mem~501_q ;
wire \Reg_file|mem~437_q ;
wire \Reg_file|mem~620_combout ;
wire \Reg_file|mem~21feeder_combout ;
wire \Reg_file|mem~21_q ;
wire \Reg_file|mem~85_q ;
wire \Reg_file|mem~53feeder_combout ;
wire \Reg_file|mem~53_q ;
wire \Reg_file|mem~117_q ;
wire \Reg_file|mem~617_combout ;
wire \Reg_file|mem~621_combout ;
wire \ALU_ins|Add0~82 ;
wire \ALU_ins|Add0~85_sumout ;
wire \readData[22]~input_o ;
wire \Reg_file|mem~54_q ;
wire \Reg_file|mem~310_q ;
wire \Reg_file|mem~182_q ;
wire \Reg_file|mem~438_q ;
wire \Reg_file|mem~623_combout ;
wire \Reg_file|mem~246_q ;
wire \Reg_file|mem~374_q ;
wire \Reg_file|mem~502_q ;
wire \Reg_file|mem~118_q ;
wire \Reg_file|mem~625_combout ;
wire \Reg_file|mem~214_q ;
wire \Reg_file|mem~86_q ;
wire \Reg_file|mem~342_q ;
wire \Reg_file|mem~470_q ;
wire \Reg_file|mem~624_combout ;
wire \Reg_file|mem~150_q ;
wire \Reg_file|mem~22_q ;
wire \Reg_file|mem~406_q ;
wire \Reg_file|mem~278_q ;
wire \Reg_file|mem~622_combout ;
wire \Reg_file|mem~626_combout ;
wire \ALU_ins|Add0~86 ;
wire \ALU_ins|Add0~89_sumout ;
wire \readData[23]~input_o ;
wire \Reg_file|mem~439_q ;
wire \Reg_file|mem~407_q ;
wire \Reg_file|mem~503_q ;
wire \Reg_file|mem~471feeder_combout ;
wire \Reg_file|mem~471_q ;
wire \Reg_file|mem~630_combout ;
wire \Reg_file|mem~311feeder_combout ;
wire \Reg_file|mem~311_q ;
wire \Reg_file|mem~279feeder_combout ;
wire \Reg_file|mem~279_q ;
wire \Reg_file|mem~343feeder_combout ;
wire \Reg_file|mem~343_q ;
wire \Reg_file|mem~375_q ;
wire \Reg_file|mem~629_combout ;
wire \Reg_file|mem~55feeder_combout ;
wire \Reg_file|mem~55_q ;
wire \Reg_file|mem~23feeder_combout ;
wire \Reg_file|mem~23_q ;
wire \Reg_file|mem~87_q ;
wire \Reg_file|mem~119_q ;
wire \Reg_file|mem~627_combout ;
wire \Reg_file|mem~215feeder_combout ;
wire \Reg_file|mem~215_q ;
wire \Reg_file|mem~183feeder_combout ;
wire \Reg_file|mem~183_q ;
wire \Reg_file|mem~151feeder_combout ;
wire \Reg_file|mem~151_q ;
wire \Reg_file|mem~247_q ;
wire \Reg_file|mem~628_combout ;
wire \Reg_file|mem~631_combout ;
wire \ALU_ins|Add0~90 ;
wire \ALU_ins|Add0~93_sumout ;
wire \readData[24]~input_o ;
wire \Reg_file|mem~248feeder_combout ;
wire \Reg_file|mem~248_q ;
wire \Reg_file|mem~376_q ;
wire \Reg_file|mem~120feeder_combout ;
wire \Reg_file|mem~120_q ;
wire \Reg_file|mem~504_q ;
wire \Reg_file|mem~635_combout ;
wire \Reg_file|mem~184_q ;
wire \Reg_file|mem~56_q ;
wire \Reg_file|mem~440_q ;
wire \Reg_file|mem~312feeder_combout ;
wire \Reg_file|mem~312_q ;
wire \Reg_file|mem~633_combout ;
wire \Reg_file|mem~216_q ;
wire \Reg_file|mem~88_q ;
wire \Reg_file|mem~472_q ;
wire \Reg_file|mem~344_q ;
wire \Reg_file|mem~634_combout ;
wire \Reg_file|mem~24_q ;
wire \Reg_file|mem~152_q ;
wire \Reg_file|mem~408_q ;
wire \Reg_file|mem~280_q ;
wire \Reg_file|mem~632_combout ;
wire \Reg_file|mem~636_combout ;
wire \ALU_ins|Add0~94 ;
wire \ALU_ins|Add0~97_sumout ;
wire \readData[25]~input_o ;
wire \Reg_file|mem~281feeder_combout ;
wire \Reg_file|mem~281_q ;
wire \Reg_file|mem~345feeder_combout ;
wire \Reg_file|mem~345_q ;
wire \Reg_file|mem~377_q ;
wire \Reg_file|mem~313feeder_combout ;
wire \Reg_file|mem~313_q ;
wire \Reg_file|mem~639_combout ;
wire \Reg_file|mem~25_q ;
wire \Reg_file|mem~57_q ;
wire \Reg_file|mem~89_q ;
wire \Reg_file|mem~121_q ;
wire \Reg_file|mem~637_combout ;
wire \Reg_file|mem~217_q ;
wire \Reg_file|mem~153_q ;
wire \Reg_file|mem~185_q ;
wire \Reg_file|mem~249_q ;
wire \Reg_file|mem~638_combout ;
wire \Reg_file|mem~441_q ;
wire \Reg_file|mem~409_q ;
wire \Reg_file|mem~505_q ;
wire \Reg_file|mem~473_q ;
wire \Reg_file|mem~640_combout ;
wire \Reg_file|mem~641_combout ;
wire \ALU_ins|Add0~98 ;
wire \ALU_ins|Add0~101_sumout ;
wire \readData[26]~input_o ;
wire \Reg_file|mem~26_q ;
wire \Reg_file|mem~282feeder_combout ;
wire \Reg_file|mem~282_q ;
wire \Reg_file|mem~410_q ;
wire \Reg_file|mem~154feeder_combout ;
wire \Reg_file|mem~154_q ;
wire \Reg_file|mem~642_combout ;
wire \Reg_file|mem~250_q ;
wire \Reg_file|mem~378_q ;
wire \Reg_file|mem~506_q ;
wire \Reg_file|mem~122_q ;
wire \Reg_file|mem~645_combout ;
wire \Reg_file|mem~218feeder_combout ;
wire \Reg_file|mem~218_q ;
wire \Reg_file|mem~346feeder_combout ;
wire \Reg_file|mem~346_q ;
wire \Reg_file|mem~474_q ;
wire \Reg_file|mem~90_q ;
wire \Reg_file|mem~644_combout ;
wire \Reg_file|mem~186feeder_combout ;
wire \Reg_file|mem~186_q ;
wire \Reg_file|mem~314feeder_combout ;
wire \Reg_file|mem~314_q ;
wire \Reg_file|mem~442_q ;
wire \Reg_file|mem~58feeder_combout ;
wire \Reg_file|mem~58_q ;
wire \Reg_file|mem~643_combout ;
wire \Reg_file|mem~646_combout ;
wire \ALU_ins|Add0~102 ;
wire \ALU_ins|Add0~105_sumout ;
wire \readData[27]~input_o ;
wire \Reg_file|mem~27feeder_combout ;
wire \Reg_file|mem~27_q ;
wire \Reg_file|mem~91_q ;
wire \Reg_file|mem~123_q ;
wire \Reg_file|mem~59feeder_combout ;
wire \Reg_file|mem~59_q ;
wire \Reg_file|mem~647_combout ;
wire \Reg_file|mem~443_q ;
wire \Reg_file|mem~411_q ;
wire \Reg_file|mem~507_q ;
wire \Reg_file|mem~475_q ;
wire \Reg_file|mem~650_combout ;
wire \Reg_file|mem~219feeder_combout ;
wire \Reg_file|mem~219_q ;
wire \Reg_file|mem~187feeder_combout ;
wire \Reg_file|mem~187_q ;
wire \Reg_file|mem~251_q ;
wire \Reg_file|mem~155feeder_combout ;
wire \Reg_file|mem~155_q ;
wire \Reg_file|mem~648_combout ;
wire \Reg_file|mem~347feeder_combout ;
wire \Reg_file|mem~347_q ;
wire \Reg_file|mem~315feeder_combout ;
wire \Reg_file|mem~315_q ;
wire \Reg_file|mem~379_q ;
wire \Reg_file|mem~283feeder_combout ;
wire \Reg_file|mem~283_q ;
wire \Reg_file|mem~649_combout ;
wire \Reg_file|mem~651_combout ;
wire \ALU_ins|Add0~106 ;
wire \ALU_ins|Add0~109_sumout ;
wire \readData[28]~input_o ;
wire \Reg_file|mem~60feeder_combout ;
wire \Reg_file|mem~60_q ;
wire \Reg_file|mem~316feeder_combout ;
wire \Reg_file|mem~316_q ;
wire \Reg_file|mem~444_q ;
wire \Reg_file|mem~188feeder_combout ;
wire \Reg_file|mem~188_q ;
wire \Reg_file|mem~653_combout ;
wire \Reg_file|mem~92feeder_combout ;
wire \Reg_file|mem~92_q ;
wire \Reg_file|mem~220_q ;
wire \Reg_file|mem~348_q ;
wire \Reg_file|mem~476_q ;
wire \Reg_file|mem~654_combout ;
wire \Reg_file|mem~124_q ;
wire \Reg_file|mem~252_q ;
wire \Reg_file|mem~508_q ;
wire \Reg_file|mem~380_q ;
wire \Reg_file|mem~655_combout ;
wire \Reg_file|mem~284feeder_combout ;
wire \Reg_file|mem~284_q ;
wire \Reg_file|mem~28feeder_combout ;
wire \Reg_file|mem~28_q ;
wire \Reg_file|mem~412_q ;
wire \Reg_file|mem~156feeder_combout ;
wire \Reg_file|mem~156_q ;
wire \Reg_file|mem~652_combout ;
wire \Reg_file|mem~656_combout ;
wire \ALU_ins|Add0~110 ;
wire \ALU_ins|Add0~113_sumout ;
wire \readData[29]~input_o ;
wire \Reg_file|mem~189_q ;
wire \Reg_file|mem~221_q ;
wire \Reg_file|mem~253_q ;
wire \Reg_file|mem~157feeder_combout ;
wire \Reg_file|mem~157_q ;
wire \Reg_file|mem~658_combout ;
wire \Reg_file|mem~413_q ;
wire \Reg_file|mem~477_q ;
wire \Reg_file|mem~445_q ;
wire \Reg_file|mem~509_q ;
wire \Reg_file|mem~660_combout ;
wire \Reg_file|mem~29feeder_combout ;
wire \Reg_file|mem~29_q ;
wire \Reg_file|mem~93feeder_combout ;
wire \Reg_file|mem~93_q ;
wire \Reg_file|mem~125_q ;
wire \Reg_file|mem~61_q ;
wire \Reg_file|mem~657_combout ;
wire \Reg_file|mem~285feeder_combout ;
wire \Reg_file|mem~285_q ;
wire \Reg_file|mem~349_q ;
wire \Reg_file|mem~381_q ;
wire \Reg_file|mem~317feeder_combout ;
wire \Reg_file|mem~317_q ;
wire \Reg_file|mem~659_combout ;
wire \Reg_file|mem~661_combout ;
wire \ALU_ins|Add0~114 ;
wire \ALU_ins|Add0~117_sumout ;
wire \readData[30]~input_o ;
wire \Reg_file|mem~30feeder_combout ;
wire \Reg_file|mem~30_q ;
wire \Reg_file|mem~286feeder_combout ;
wire \Reg_file|mem~286_q ;
wire \Reg_file|mem~414_q ;
wire \Reg_file|mem~158_q ;
wire \Reg_file|mem~662_combout ;
wire \Reg_file|mem~222_q ;
wire \Reg_file|mem~350feeder_combout ;
wire \Reg_file|mem~350_q ;
wire \Reg_file|mem~478_q ;
wire \Reg_file|mem~94_q ;
wire \Reg_file|mem~664_combout ;
wire \Reg_file|mem~126_q ;
wire \Reg_file|mem~382_q ;
wire \Reg_file|mem~254_q ;
wire \Reg_file|mem~510_q ;
wire \Reg_file|mem~665_combout ;
wire \Reg_file|mem~62_q ;
wire \Reg_file|mem~190_q ;
wire \Reg_file|mem~446_q ;
wire \Reg_file|mem~318_q ;
wire \Reg_file|mem~663_combout ;
wire \Reg_file|mem~666_combout ;
wire \ALU_ins|Add0~118 ;
wire \ALU_ins|Add0~121_sumout ;
wire \readData[31]~input_o ;
wire \Reg_file|mem~415_q ;
wire \Reg_file|mem~479_q ;
wire \Reg_file|mem~511_q ;
wire \Reg_file|mem~447feeder_combout ;
wire \Reg_file|mem~447_q ;
wire \Reg_file|mem~670_combout ;
wire \Reg_file|mem~63feeder_combout ;
wire \Reg_file|mem~63_q ;
wire \Reg_file|mem~95feeder_combout ;
wire \Reg_file|mem~95_q ;
wire \Reg_file|mem~127_q ;
wire \Reg_file|mem~31feeder_combout ;
wire \Reg_file|mem~31_q ;
wire \Reg_file|mem~667_combout ;
wire \Reg_file|mem~351feeder_combout ;
wire \Reg_file|mem~351_q ;
wire \Reg_file|mem~319feeder_combout ;
wire \Reg_file|mem~319_q ;
wire \Reg_file|mem~287feeder_combout ;
wire \Reg_file|mem~287_q ;
wire \Reg_file|mem~383_q ;
wire \Reg_file|mem~669_combout ;
wire \Reg_file|mem~159feeder_combout ;
wire \Reg_file|mem~159_q ;
wire \Reg_file|mem~223feeder_combout ;
wire \Reg_file|mem~223_q ;
wire \Reg_file|mem~255_q ;
wire \Reg_file|mem~191feeder_combout ;
wire \Reg_file|mem~191_q ;
wire \Reg_file|mem~668_combout ;
wire \Reg_file|mem~671_combout ;
wire \ALU_ins|Add0~122 ;
wire \ALU_ins|Add0~125_sumout ;
wire [31:0] \PC_Register|Q ;


// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \WriteData[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[0]),
	.obar());
// synopsys translate_off
defparam \WriteData[0]~output .bus_hold = "false";
defparam \WriteData[0]~output .open_drain_output = "false";
defparam \WriteData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \WriteData[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[1]),
	.obar());
// synopsys translate_off
defparam \WriteData[1]~output .bus_hold = "false";
defparam \WriteData[1]~output .open_drain_output = "false";
defparam \WriteData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \WriteData[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[2]),
	.obar());
// synopsys translate_off
defparam \WriteData[2]~output .bus_hold = "false";
defparam \WriteData[2]~output .open_drain_output = "false";
defparam \WriteData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \WriteData[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[3]),
	.obar());
// synopsys translate_off
defparam \WriteData[3]~output .bus_hold = "false";
defparam \WriteData[3]~output .open_drain_output = "false";
defparam \WriteData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \WriteData[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[4]),
	.obar());
// synopsys translate_off
defparam \WriteData[4]~output .bus_hold = "false";
defparam \WriteData[4]~output .open_drain_output = "false";
defparam \WriteData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \WriteData[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[5]),
	.obar());
// synopsys translate_off
defparam \WriteData[5]~output .bus_hold = "false";
defparam \WriteData[5]~output .open_drain_output = "false";
defparam \WriteData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \WriteData[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[6]),
	.obar());
// synopsys translate_off
defparam \WriteData[6]~output .bus_hold = "false";
defparam \WriteData[6]~output .open_drain_output = "false";
defparam \WriteData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \WriteData[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[7]),
	.obar());
// synopsys translate_off
defparam \WriteData[7]~output .bus_hold = "false";
defparam \WriteData[7]~output .open_drain_output = "false";
defparam \WriteData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \WriteData[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[8]),
	.obar());
// synopsys translate_off
defparam \WriteData[8]~output .bus_hold = "false";
defparam \WriteData[8]~output .open_drain_output = "false";
defparam \WriteData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \WriteData[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[9]),
	.obar());
// synopsys translate_off
defparam \WriteData[9]~output .bus_hold = "false";
defparam \WriteData[9]~output .open_drain_output = "false";
defparam \WriteData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \WriteData[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[10]),
	.obar());
// synopsys translate_off
defparam \WriteData[10]~output .bus_hold = "false";
defparam \WriteData[10]~output .open_drain_output = "false";
defparam \WriteData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \WriteData[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[11]),
	.obar());
// synopsys translate_off
defparam \WriteData[11]~output .bus_hold = "false";
defparam \WriteData[11]~output .open_drain_output = "false";
defparam \WriteData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \WriteData[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[12]),
	.obar());
// synopsys translate_off
defparam \WriteData[12]~output .bus_hold = "false";
defparam \WriteData[12]~output .open_drain_output = "false";
defparam \WriteData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \WriteData[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[13]),
	.obar());
// synopsys translate_off
defparam \WriteData[13]~output .bus_hold = "false";
defparam \WriteData[13]~output .open_drain_output = "false";
defparam \WriteData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \WriteData[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[14]),
	.obar());
// synopsys translate_off
defparam \WriteData[14]~output .bus_hold = "false";
defparam \WriteData[14]~output .open_drain_output = "false";
defparam \WriteData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \WriteData[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[15]),
	.obar());
// synopsys translate_off
defparam \WriteData[15]~output .bus_hold = "false";
defparam \WriteData[15]~output .open_drain_output = "false";
defparam \WriteData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \WriteData[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[16]),
	.obar());
// synopsys translate_off
defparam \WriteData[16]~output .bus_hold = "false";
defparam \WriteData[16]~output .open_drain_output = "false";
defparam \WriteData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \WriteData[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[17]),
	.obar());
// synopsys translate_off
defparam \WriteData[17]~output .bus_hold = "false";
defparam \WriteData[17]~output .open_drain_output = "false";
defparam \WriteData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \WriteData[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[18]),
	.obar());
// synopsys translate_off
defparam \WriteData[18]~output .bus_hold = "false";
defparam \WriteData[18]~output .open_drain_output = "false";
defparam \WriteData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N36
cyclonev_io_obuf \WriteData[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[19]),
	.obar());
// synopsys translate_off
defparam \WriteData[19]~output .bus_hold = "false";
defparam \WriteData[19]~output .open_drain_output = "false";
defparam \WriteData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \WriteData[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[20]),
	.obar());
// synopsys translate_off
defparam \WriteData[20]~output .bus_hold = "false";
defparam \WriteData[20]~output .open_drain_output = "false";
defparam \WriteData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \WriteData[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[21]),
	.obar());
// synopsys translate_off
defparam \WriteData[21]~output .bus_hold = "false";
defparam \WriteData[21]~output .open_drain_output = "false";
defparam \WriteData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \WriteData[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[22]),
	.obar());
// synopsys translate_off
defparam \WriteData[22]~output .bus_hold = "false";
defparam \WriteData[22]~output .open_drain_output = "false";
defparam \WriteData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \WriteData[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[23]),
	.obar());
// synopsys translate_off
defparam \WriteData[23]~output .bus_hold = "false";
defparam \WriteData[23]~output .open_drain_output = "false";
defparam \WriteData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \WriteData[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[24]),
	.obar());
// synopsys translate_off
defparam \WriteData[24]~output .bus_hold = "false";
defparam \WriteData[24]~output .open_drain_output = "false";
defparam \WriteData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \WriteData[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[25]),
	.obar());
// synopsys translate_off
defparam \WriteData[25]~output .bus_hold = "false";
defparam \WriteData[25]~output .open_drain_output = "false";
defparam \WriteData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \WriteData[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[26]),
	.obar());
// synopsys translate_off
defparam \WriteData[26]~output .bus_hold = "false";
defparam \WriteData[26]~output .open_drain_output = "false";
defparam \WriteData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \WriteData[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[27]),
	.obar());
// synopsys translate_off
defparam \WriteData[27]~output .bus_hold = "false";
defparam \WriteData[27]~output .open_drain_output = "false";
defparam \WriteData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \WriteData[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[28]),
	.obar());
// synopsys translate_off
defparam \WriteData[28]~output .bus_hold = "false";
defparam \WriteData[28]~output .open_drain_output = "false";
defparam \WriteData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \WriteData[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[29]),
	.obar());
// synopsys translate_off
defparam \WriteData[29]~output .bus_hold = "false";
defparam \WriteData[29]~output .open_drain_output = "false";
defparam \WriteData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \WriteData[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[30]),
	.obar());
// synopsys translate_off
defparam \WriteData[30]~output .bus_hold = "false";
defparam \WriteData[30]~output .open_drain_output = "false";
defparam \WriteData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \WriteData[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[31]),
	.obar());
// synopsys translate_off
defparam \WriteData[31]~output .bus_hold = "false";
defparam \WriteData[31]~output .open_drain_output = "false";
defparam \WriteData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \MemWrite~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemWrite),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
defparam \MemWrite~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \PC_Addres[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[0]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[0]~output .bus_hold = "false";
defparam \PC_Addres[0]~output .open_drain_output = "false";
defparam \PC_Addres[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \PC_Addres[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[1]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[1]~output .bus_hold = "false";
defparam \PC_Addres[1]~output .open_drain_output = "false";
defparam \PC_Addres[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \PC_Addres[2]~output (
	.i(\PC_Register|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[2]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[2]~output .bus_hold = "false";
defparam \PC_Addres[2]~output .open_drain_output = "false";
defparam \PC_Addres[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \PC_Addres[3]~output (
	.i(\PC_Register|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[3]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[3]~output .bus_hold = "false";
defparam \PC_Addres[3]~output .open_drain_output = "false";
defparam \PC_Addres[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \PC_Addres[4]~output (
	.i(\PC_Register|Q[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[4]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[4]~output .bus_hold = "false";
defparam \PC_Addres[4]~output .open_drain_output = "false";
defparam \PC_Addres[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \PC_Addres[5]~output (
	.i(\PC_Register|Q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[5]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[5]~output .bus_hold = "false";
defparam \PC_Addres[5]~output .open_drain_output = "false";
defparam \PC_Addres[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \PC_Addres[6]~output (
	.i(\PC_Register|Q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[6]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[6]~output .bus_hold = "false";
defparam \PC_Addres[6]~output .open_drain_output = "false";
defparam \PC_Addres[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \PC_Addres[7]~output (
	.i(\PC_Register|Q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[7]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[7]~output .bus_hold = "false";
defparam \PC_Addres[7]~output .open_drain_output = "false";
defparam \PC_Addres[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \PC_Addres[8]~output (
	.i(\PC_Register|Q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[8]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[8]~output .bus_hold = "false";
defparam \PC_Addres[8]~output .open_drain_output = "false";
defparam \PC_Addres[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \PC_Addres[9]~output (
	.i(\PC_Register|Q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[9]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[9]~output .bus_hold = "false";
defparam \PC_Addres[9]~output .open_drain_output = "false";
defparam \PC_Addres[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \PC_Addres[10]~output (
	.i(\PC_Register|Q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[10]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[10]~output .bus_hold = "false";
defparam \PC_Addres[10]~output .open_drain_output = "false";
defparam \PC_Addres[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \PC_Addres[11]~output (
	.i(\PC_Register|Q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[11]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[11]~output .bus_hold = "false";
defparam \PC_Addres[11]~output .open_drain_output = "false";
defparam \PC_Addres[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \PC_Addres[12]~output (
	.i(\PC_Register|Q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[12]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[12]~output .bus_hold = "false";
defparam \PC_Addres[12]~output .open_drain_output = "false";
defparam \PC_Addres[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \PC_Addres[13]~output (
	.i(\PC_Register|Q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[13]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[13]~output .bus_hold = "false";
defparam \PC_Addres[13]~output .open_drain_output = "false";
defparam \PC_Addres[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \PC_Addres[14]~output (
	.i(\PC_Register|Q[14]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[14]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[14]~output .bus_hold = "false";
defparam \PC_Addres[14]~output .open_drain_output = "false";
defparam \PC_Addres[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \PC_Addres[15]~output (
	.i(\PC_Register|Q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[15]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[15]~output .bus_hold = "false";
defparam \PC_Addres[15]~output .open_drain_output = "false";
defparam \PC_Addres[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \PC_Addres[16]~output (
	.i(\PC_Register|Q [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[16]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[16]~output .bus_hold = "false";
defparam \PC_Addres[16]~output .open_drain_output = "false";
defparam \PC_Addres[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \PC_Addres[17]~output (
	.i(\PC_Register|Q [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[17]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[17]~output .bus_hold = "false";
defparam \PC_Addres[17]~output .open_drain_output = "false";
defparam \PC_Addres[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \PC_Addres[18]~output (
	.i(\PC_Register|Q[18]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[18]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[18]~output .bus_hold = "false";
defparam \PC_Addres[18]~output .open_drain_output = "false";
defparam \PC_Addres[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \PC_Addres[19]~output (
	.i(\PC_Register|Q [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[19]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[19]~output .bus_hold = "false";
defparam \PC_Addres[19]~output .open_drain_output = "false";
defparam \PC_Addres[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \PC_Addres[20]~output (
	.i(\PC_Register|Q[20]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[20]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[20]~output .bus_hold = "false";
defparam \PC_Addres[20]~output .open_drain_output = "false";
defparam \PC_Addres[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \PC_Addres[21]~output (
	.i(\PC_Register|Q [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[21]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[21]~output .bus_hold = "false";
defparam \PC_Addres[21]~output .open_drain_output = "false";
defparam \PC_Addres[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \PC_Addres[22]~output (
	.i(\PC_Register|Q [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[22]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[22]~output .bus_hold = "false";
defparam \PC_Addres[22]~output .open_drain_output = "false";
defparam \PC_Addres[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \PC_Addres[23]~output (
	.i(\PC_Register|Q [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[23]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[23]~output .bus_hold = "false";
defparam \PC_Addres[23]~output .open_drain_output = "false";
defparam \PC_Addres[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \PC_Addres[24]~output (
	.i(\PC_Register|Q [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[24]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[24]~output .bus_hold = "false";
defparam \PC_Addres[24]~output .open_drain_output = "false";
defparam \PC_Addres[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \PC_Addres[25]~output (
	.i(\PC_Register|Q [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[25]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[25]~output .bus_hold = "false";
defparam \PC_Addres[25]~output .open_drain_output = "false";
defparam \PC_Addres[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \PC_Addres[26]~output (
	.i(\PC_Register|Q [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[26]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[26]~output .bus_hold = "false";
defparam \PC_Addres[26]~output .open_drain_output = "false";
defparam \PC_Addres[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \PC_Addres[27]~output (
	.i(\PC_Register|Q [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[27]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[27]~output .bus_hold = "false";
defparam \PC_Addres[27]~output .open_drain_output = "false";
defparam \PC_Addres[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \PC_Addres[28]~output (
	.i(\PC_Register|Q [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[28]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[28]~output .bus_hold = "false";
defparam \PC_Addres[28]~output .open_drain_output = "false";
defparam \PC_Addres[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \PC_Addres[29]~output (
	.i(\PC_Register|Q [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[29]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[29]~output .bus_hold = "false";
defparam \PC_Addres[29]~output .open_drain_output = "false";
defparam \PC_Addres[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \PC_Addres[30]~output (
	.i(\PC_Register|Q [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[30]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[30]~output .bus_hold = "false";
defparam \PC_Addres[30]~output .open_drain_output = "false";
defparam \PC_Addres[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \PC_Addres[31]~output (
	.i(\PC_Register|Q [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[31]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[31]~output .bus_hold = "false";
defparam \PC_Addres[31]~output .open_drain_output = "false";
defparam \PC_Addres[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \Addres[0]~output (
	.i(\ALU_ins|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[0]),
	.obar());
// synopsys translate_off
defparam \Addres[0]~output .bus_hold = "false";
defparam \Addres[0]~output .open_drain_output = "false";
defparam \Addres[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \Addres[1]~output (
	.i(\ALU_ins|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[1]),
	.obar());
// synopsys translate_off
defparam \Addres[1]~output .bus_hold = "false";
defparam \Addres[1]~output .open_drain_output = "false";
defparam \Addres[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \Addres[2]~output (
	.i(\ALU_ins|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[2]),
	.obar());
// synopsys translate_off
defparam \Addres[2]~output .bus_hold = "false";
defparam \Addres[2]~output .open_drain_output = "false";
defparam \Addres[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \Addres[3]~output (
	.i(\ALU_ins|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[3]),
	.obar());
// synopsys translate_off
defparam \Addres[3]~output .bus_hold = "false";
defparam \Addres[3]~output .open_drain_output = "false";
defparam \Addres[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \Addres[4]~output (
	.i(\ALU_ins|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[4]),
	.obar());
// synopsys translate_off
defparam \Addres[4]~output .bus_hold = "false";
defparam \Addres[4]~output .open_drain_output = "false";
defparam \Addres[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \Addres[5]~output (
	.i(\ALU_ins|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[5]),
	.obar());
// synopsys translate_off
defparam \Addres[5]~output .bus_hold = "false";
defparam \Addres[5]~output .open_drain_output = "false";
defparam \Addres[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \Addres[6]~output (
	.i(\ALU_ins|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[6]),
	.obar());
// synopsys translate_off
defparam \Addres[6]~output .bus_hold = "false";
defparam \Addres[6]~output .open_drain_output = "false";
defparam \Addres[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \Addres[7]~output (
	.i(\ALU_ins|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[7]),
	.obar());
// synopsys translate_off
defparam \Addres[7]~output .bus_hold = "false";
defparam \Addres[7]~output .open_drain_output = "false";
defparam \Addres[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \Addres[8]~output (
	.i(\ALU_ins|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[8]),
	.obar());
// synopsys translate_off
defparam \Addres[8]~output .bus_hold = "false";
defparam \Addres[8]~output .open_drain_output = "false";
defparam \Addres[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \Addres[9]~output (
	.i(\ALU_ins|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[9]),
	.obar());
// synopsys translate_off
defparam \Addres[9]~output .bus_hold = "false";
defparam \Addres[9]~output .open_drain_output = "false";
defparam \Addres[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \Addres[10]~output (
	.i(\ALU_ins|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[10]),
	.obar());
// synopsys translate_off
defparam \Addres[10]~output .bus_hold = "false";
defparam \Addres[10]~output .open_drain_output = "false";
defparam \Addres[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \Addres[11]~output (
	.i(\ALU_ins|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[11]),
	.obar());
// synopsys translate_off
defparam \Addres[11]~output .bus_hold = "false";
defparam \Addres[11]~output .open_drain_output = "false";
defparam \Addres[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \Addres[12]~output (
	.i(\ALU_ins|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[12]),
	.obar());
// synopsys translate_off
defparam \Addres[12]~output .bus_hold = "false";
defparam \Addres[12]~output .open_drain_output = "false";
defparam \Addres[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \Addres[13]~output (
	.i(\ALU_ins|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[13]),
	.obar());
// synopsys translate_off
defparam \Addres[13]~output .bus_hold = "false";
defparam \Addres[13]~output .open_drain_output = "false";
defparam \Addres[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \Addres[14]~output (
	.i(\ALU_ins|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[14]),
	.obar());
// synopsys translate_off
defparam \Addres[14]~output .bus_hold = "false";
defparam \Addres[14]~output .open_drain_output = "false";
defparam \Addres[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \Addres[15]~output (
	.i(\ALU_ins|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[15]),
	.obar());
// synopsys translate_off
defparam \Addres[15]~output .bus_hold = "false";
defparam \Addres[15]~output .open_drain_output = "false";
defparam \Addres[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \Addres[16]~output (
	.i(\ALU_ins|Add0~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[16]),
	.obar());
// synopsys translate_off
defparam \Addres[16]~output .bus_hold = "false";
defparam \Addres[16]~output .open_drain_output = "false";
defparam \Addres[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \Addres[17]~output (
	.i(\ALU_ins|Add0~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[17]),
	.obar());
// synopsys translate_off
defparam \Addres[17]~output .bus_hold = "false";
defparam \Addres[17]~output .open_drain_output = "false";
defparam \Addres[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \Addres[18]~output (
	.i(\ALU_ins|Add0~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[18]),
	.obar());
// synopsys translate_off
defparam \Addres[18]~output .bus_hold = "false";
defparam \Addres[18]~output .open_drain_output = "false";
defparam \Addres[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \Addres[19]~output (
	.i(\ALU_ins|Add0~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[19]),
	.obar());
// synopsys translate_off
defparam \Addres[19]~output .bus_hold = "false";
defparam \Addres[19]~output .open_drain_output = "false";
defparam \Addres[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \Addres[20]~output (
	.i(\ALU_ins|Add0~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[20]),
	.obar());
// synopsys translate_off
defparam \Addres[20]~output .bus_hold = "false";
defparam \Addres[20]~output .open_drain_output = "false";
defparam \Addres[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \Addres[21]~output (
	.i(\ALU_ins|Add0~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[21]),
	.obar());
// synopsys translate_off
defparam \Addres[21]~output .bus_hold = "false";
defparam \Addres[21]~output .open_drain_output = "false";
defparam \Addres[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \Addres[22]~output (
	.i(\ALU_ins|Add0~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[22]),
	.obar());
// synopsys translate_off
defparam \Addres[22]~output .bus_hold = "false";
defparam \Addres[22]~output .open_drain_output = "false";
defparam \Addres[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \Addres[23]~output (
	.i(\ALU_ins|Add0~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[23]),
	.obar());
// synopsys translate_off
defparam \Addres[23]~output .bus_hold = "false";
defparam \Addres[23]~output .open_drain_output = "false";
defparam \Addres[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \Addres[24]~output (
	.i(\ALU_ins|Add0~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[24]),
	.obar());
// synopsys translate_off
defparam \Addres[24]~output .bus_hold = "false";
defparam \Addres[24]~output .open_drain_output = "false";
defparam \Addres[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \Addres[25]~output (
	.i(\ALU_ins|Add0~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[25]),
	.obar());
// synopsys translate_off
defparam \Addres[25]~output .bus_hold = "false";
defparam \Addres[25]~output .open_drain_output = "false";
defparam \Addres[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \Addres[26]~output (
	.i(\ALU_ins|Add0~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[26]),
	.obar());
// synopsys translate_off
defparam \Addres[26]~output .bus_hold = "false";
defparam \Addres[26]~output .open_drain_output = "false";
defparam \Addres[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \Addres[27]~output (
	.i(\ALU_ins|Add0~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[27]),
	.obar());
// synopsys translate_off
defparam \Addres[27]~output .bus_hold = "false";
defparam \Addres[27]~output .open_drain_output = "false";
defparam \Addres[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \Addres[28]~output (
	.i(\ALU_ins|Add0~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[28]),
	.obar());
// synopsys translate_off
defparam \Addres[28]~output .bus_hold = "false";
defparam \Addres[28]~output .open_drain_output = "false";
defparam \Addres[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \Addres[29]~output (
	.i(\ALU_ins|Add0~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[29]),
	.obar());
// synopsys translate_off
defparam \Addres[29]~output .bus_hold = "false";
defparam \Addres[29]~output .open_drain_output = "false";
defparam \Addres[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \Addres[30]~output (
	.i(\ALU_ins|Add0~121_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[30]),
	.obar());
// synopsys translate_off
defparam \Addres[30]~output .bus_hold = "false";
defparam \Addres[30]~output .open_drain_output = "false";
defparam \Addres[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \Addres[31]~output (
	.i(\ALU_ins|Add0~125_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[31]),
	.obar());
// synopsys translate_off
defparam \Addres[31]~output .bus_hold = "false";
defparam \Addres[31]~output .open_drain_output = "false";
defparam \Addres[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \PC_Register|Q[2]~0 (
// Equation(s):
// \PC_Register|Q[2]~0_combout  = ( !\PC_Register|Q [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC_Register|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[2]~0 .extended_lut = "off";
defparam \PC_Register|Q[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \PC_Register|Q[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y2_N7
dffeas \PC_Register|Q[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[2] .is_wysiwyg = "true";
defparam \PC_Register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N30
cyclonev_lcell_comb \PCPlus4|Add0~1 (
// Equation(s):
// \PCPlus4|Add0~1_sumout  = SUM(( \PC_Register|Q [2] ) + ( \PC_Register|Q [3] ) + ( !VCC ))
// \PCPlus4|Add0~2  = CARRY(( \PC_Register|Q [2] ) + ( \PC_Register|Q [3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [3]),
	.datac(!\PC_Register|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~1_sumout ),
	.cout(\PCPlus4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~1 .extended_lut = "off";
defparam \PCPlus4|Add0~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \PCPlus4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N32
dffeas \PC_Register|Q[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[3] .is_wysiwyg = "true";
defparam \PC_Register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N35
dffeas \PC_Register|Q[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[4] .is_wysiwyg = "true";
defparam \PC_Register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N33
cyclonev_lcell_comb \PCPlus4|Add0~5 (
// Equation(s):
// \PCPlus4|Add0~5_sumout  = SUM(( \PC_Register|Q [4] ) + ( GND ) + ( \PCPlus4|Add0~2  ))
// \PCPlus4|Add0~6  = CARRY(( \PC_Register|Q [4] ) + ( GND ) + ( \PCPlus4|Add0~2  ))

	.dataa(!\PC_Register|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~5_sumout ),
	.cout(\PCPlus4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~5 .extended_lut = "off";
defparam \PCPlus4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N34
dffeas \PC_Register|Q[4]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \PCPlus4|Add0~9 (
// Equation(s):
// \PCPlus4|Add0~9_sumout  = SUM(( \PC_Register|Q [5] ) + ( GND ) + ( \PCPlus4|Add0~6  ))
// \PCPlus4|Add0~10  = CARRY(( \PC_Register|Q [5] ) + ( GND ) + ( \PCPlus4|Add0~6  ))

	.dataa(!\PC_Register|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~9_sumout ),
	.cout(\PCPlus4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~9 .extended_lut = "off";
defparam \PCPlus4|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N38
dffeas \PC_Register|Q[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[5] .is_wysiwyg = "true";
defparam \PC_Register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \PCPlus4|Add0~13 (
// Equation(s):
// \PCPlus4|Add0~13_sumout  = SUM(( \PC_Register|Q [6] ) + ( GND ) + ( \PCPlus4|Add0~10  ))
// \PCPlus4|Add0~14  = CARRY(( \PC_Register|Q [6] ) + ( GND ) + ( \PCPlus4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~13_sumout ),
	.cout(\PCPlus4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~13 .extended_lut = "off";
defparam \PCPlus4|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N40
dffeas \PC_Register|Q[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[6] .is_wysiwyg = "true";
defparam \PC_Register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \PCPlus4|Add0~17 (
// Equation(s):
// \PCPlus4|Add0~17_sumout  = SUM(( \PC_Register|Q [7] ) + ( GND ) + ( \PCPlus4|Add0~14  ))
// \PCPlus4|Add0~18  = CARRY(( \PC_Register|Q [7] ) + ( GND ) + ( \PCPlus4|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~17_sumout ),
	.cout(\PCPlus4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~17 .extended_lut = "off";
defparam \PCPlus4|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N43
dffeas \PC_Register|Q[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[7] .is_wysiwyg = "true";
defparam \PC_Register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N45
cyclonev_lcell_comb \PCPlus4|Add0~21 (
// Equation(s):
// \PCPlus4|Add0~21_sumout  = SUM(( \PC_Register|Q [8] ) + ( GND ) + ( \PCPlus4|Add0~18  ))
// \PCPlus4|Add0~22  = CARRY(( \PC_Register|Q [8] ) + ( GND ) + ( \PCPlus4|Add0~18  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~21_sumout ),
	.cout(\PCPlus4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~21 .extended_lut = "off";
defparam \PCPlus4|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N47
dffeas \PC_Register|Q[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[8] .is_wysiwyg = "true";
defparam \PC_Register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \PCPlus4|Add0~25 (
// Equation(s):
// \PCPlus4|Add0~25_sumout  = SUM(( \PC_Register|Q [9] ) + ( GND ) + ( \PCPlus4|Add0~22  ))
// \PCPlus4|Add0~26  = CARRY(( \PC_Register|Q [9] ) + ( GND ) + ( \PCPlus4|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~25_sumout ),
	.cout(\PCPlus4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~25 .extended_lut = "off";
defparam \PCPlus4|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N49
dffeas \PC_Register|Q[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[9] .is_wysiwyg = "true";
defparam \PC_Register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N51
cyclonev_lcell_comb \PCPlus4|Add0~29 (
// Equation(s):
// \PCPlus4|Add0~29_sumout  = SUM(( \PC_Register|Q [10] ) + ( GND ) + ( \PCPlus4|Add0~26  ))
// \PCPlus4|Add0~30  = CARRY(( \PC_Register|Q [10] ) + ( GND ) + ( \PCPlus4|Add0~26  ))

	.dataa(!\PC_Register|Q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~29_sumout ),
	.cout(\PCPlus4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~29 .extended_lut = "off";
defparam \PCPlus4|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N53
dffeas \PC_Register|Q[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[10] .is_wysiwyg = "true";
defparam \PC_Register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \PCPlus4|Add0~33 (
// Equation(s):
// \PCPlus4|Add0~33_sumout  = SUM(( \PC_Register|Q [11] ) + ( GND ) + ( \PCPlus4|Add0~30  ))
// \PCPlus4|Add0~34  = CARRY(( \PC_Register|Q [11] ) + ( GND ) + ( \PCPlus4|Add0~30  ))

	.dataa(!\PC_Register|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~33_sumout ),
	.cout(\PCPlus4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~33 .extended_lut = "off";
defparam \PCPlus4|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N56
dffeas \PC_Register|Q[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[11] .is_wysiwyg = "true";
defparam \PC_Register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N57
cyclonev_lcell_comb \PCPlus4|Add0~37 (
// Equation(s):
// \PCPlus4|Add0~37_sumout  = SUM(( \PC_Register|Q [12] ) + ( GND ) + ( \PCPlus4|Add0~34  ))
// \PCPlus4|Add0~38  = CARRY(( \PC_Register|Q [12] ) + ( GND ) + ( \PCPlus4|Add0~34  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~37_sumout ),
	.cout(\PCPlus4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~37 .extended_lut = "off";
defparam \PCPlus4|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N59
dffeas \PC_Register|Q[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[12] .is_wysiwyg = "true";
defparam \PC_Register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N1
dffeas \PC_Register|Q[13]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[13]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N0
cyclonev_lcell_comb \PCPlus4|Add0~41 (
// Equation(s):
// \PCPlus4|Add0~41_sumout  = SUM(( \PC_Register|Q[13]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~38  ))
// \PCPlus4|Add0~42  = CARRY(( \PC_Register|Q[13]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~41_sumout ),
	.cout(\PCPlus4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~41 .extended_lut = "off";
defparam \PCPlus4|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N2
dffeas \PC_Register|Q[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[13] .is_wysiwyg = "true";
defparam \PC_Register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N5
dffeas \PC_Register|Q[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[14] .is_wysiwyg = "true";
defparam \PC_Register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N3
cyclonev_lcell_comb \PCPlus4|Add0~45 (
// Equation(s):
// \PCPlus4|Add0~45_sumout  = SUM(( \PC_Register|Q [14] ) + ( GND ) + ( \PCPlus4|Add0~42  ))
// \PCPlus4|Add0~46  = CARRY(( \PC_Register|Q [14] ) + ( GND ) + ( \PCPlus4|Add0~42  ))

	.dataa(!\PC_Register|Q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~45_sumout ),
	.cout(\PCPlus4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~45 .extended_lut = "off";
defparam \PCPlus4|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N4
dffeas \PC_Register|Q[14]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N6
cyclonev_lcell_comb \PCPlus4|Add0~49 (
// Equation(s):
// \PCPlus4|Add0~49_sumout  = SUM(( \PC_Register|Q [15] ) + ( GND ) + ( \PCPlus4|Add0~46  ))
// \PCPlus4|Add0~50  = CARRY(( \PC_Register|Q [15] ) + ( GND ) + ( \PCPlus4|Add0~46  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~49_sumout ),
	.cout(\PCPlus4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~49 .extended_lut = "off";
defparam \PCPlus4|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N8
dffeas \PC_Register|Q[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[15] .is_wysiwyg = "true";
defparam \PC_Register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N9
cyclonev_lcell_comb \PCPlus4|Add0~53 (
// Equation(s):
// \PCPlus4|Add0~53_sumout  = SUM(( \PC_Register|Q [16] ) + ( GND ) + ( \PCPlus4|Add0~50  ))
// \PCPlus4|Add0~54  = CARRY(( \PC_Register|Q [16] ) + ( GND ) + ( \PCPlus4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~53_sumout ),
	.cout(\PCPlus4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~53 .extended_lut = "off";
defparam \PCPlus4|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N10
dffeas \PC_Register|Q[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[16] .is_wysiwyg = "true";
defparam \PC_Register|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N14
dffeas \PC_Register|Q[17]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[17]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N12
cyclonev_lcell_comb \PCPlus4|Add0~57 (
// Equation(s):
// \PCPlus4|Add0~57_sumout  = SUM(( \PC_Register|Q[17]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~54  ))
// \PCPlus4|Add0~58  = CARRY(( \PC_Register|Q[17]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~54  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q[17]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~57_sumout ),
	.cout(\PCPlus4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~57 .extended_lut = "off";
defparam \PCPlus4|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N13
dffeas \PC_Register|Q[17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[17] .is_wysiwyg = "true";
defparam \PC_Register|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N16
dffeas \PC_Register|Q[18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[18] .is_wysiwyg = "true";
defparam \PC_Register|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N15
cyclonev_lcell_comb \PCPlus4|Add0~61 (
// Equation(s):
// \PCPlus4|Add0~61_sumout  = SUM(( \PC_Register|Q [18] ) + ( GND ) + ( \PCPlus4|Add0~58  ))
// \PCPlus4|Add0~62  = CARRY(( \PC_Register|Q [18] ) + ( GND ) + ( \PCPlus4|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~61_sumout ),
	.cout(\PCPlus4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~61 .extended_lut = "off";
defparam \PCPlus4|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N17
dffeas \PC_Register|Q[18]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[18]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N19
dffeas \PC_Register|Q[19]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[19]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N18
cyclonev_lcell_comb \PCPlus4|Add0~65 (
// Equation(s):
// \PCPlus4|Add0~65_sumout  = SUM(( \PC_Register|Q[19]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~62  ))
// \PCPlus4|Add0~66  = CARRY(( \PC_Register|Q[19]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~62  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q[19]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~65_sumout ),
	.cout(\PCPlus4|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~65 .extended_lut = "off";
defparam \PCPlus4|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N20
dffeas \PC_Register|Q[19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[19] .is_wysiwyg = "true";
defparam \PC_Register|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N23
dffeas \PC_Register|Q[20] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[20] .is_wysiwyg = "true";
defparam \PC_Register|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N21
cyclonev_lcell_comb \PCPlus4|Add0~69 (
// Equation(s):
// \PCPlus4|Add0~69_sumout  = SUM(( \PC_Register|Q [20] ) + ( GND ) + ( \PCPlus4|Add0~66  ))
// \PCPlus4|Add0~70  = CARRY(( \PC_Register|Q [20] ) + ( GND ) + ( \PCPlus4|Add0~66  ))

	.dataa(!\PC_Register|Q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~69_sumout ),
	.cout(\PCPlus4|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~69 .extended_lut = "off";
defparam \PCPlus4|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N22
dffeas \PC_Register|Q[20]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[20]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N24
cyclonev_lcell_comb \PCPlus4|Add0~73 (
// Equation(s):
// \PCPlus4|Add0~73_sumout  = SUM(( \PC_Register|Q [21] ) + ( GND ) + ( \PCPlus4|Add0~70  ))
// \PCPlus4|Add0~74  = CARRY(( \PC_Register|Q [21] ) + ( GND ) + ( \PCPlus4|Add0~70  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~73_sumout ),
	.cout(\PCPlus4|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~73 .extended_lut = "off";
defparam \PCPlus4|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N25
dffeas \PC_Register|Q[21] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[21] .is_wysiwyg = "true";
defparam \PC_Register|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N29
dffeas \PC_Register|Q[22]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[22]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N27
cyclonev_lcell_comb \PCPlus4|Add0~77 (
// Equation(s):
// \PCPlus4|Add0~77_sumout  = SUM(( \PC_Register|Q[22]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~74  ))
// \PCPlus4|Add0~78  = CARRY(( \PC_Register|Q[22]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~74  ))

	.dataa(!\PC_Register|Q[22]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~77_sumout ),
	.cout(\PCPlus4|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~77 .extended_lut = "off";
defparam \PCPlus4|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N28
dffeas \PC_Register|Q[22] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[22] .is_wysiwyg = "true";
defparam \PC_Register|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N30
cyclonev_lcell_comb \PCPlus4|Add0~81 (
// Equation(s):
// \PCPlus4|Add0~81_sumout  = SUM(( \PC_Register|Q [23] ) + ( GND ) + ( \PCPlus4|Add0~78  ))
// \PCPlus4|Add0~82  = CARRY(( \PC_Register|Q [23] ) + ( GND ) + ( \PCPlus4|Add0~78  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~81_sumout ),
	.cout(\PCPlus4|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~81 .extended_lut = "off";
defparam \PCPlus4|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N32
dffeas \PC_Register|Q[23] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[23] .is_wysiwyg = "true";
defparam \PC_Register|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N33
cyclonev_lcell_comb \PCPlus4|Add0~85 (
// Equation(s):
// \PCPlus4|Add0~85_sumout  = SUM(( \PC_Register|Q [24] ) + ( GND ) + ( \PCPlus4|Add0~82  ))
// \PCPlus4|Add0~86  = CARRY(( \PC_Register|Q [24] ) + ( GND ) + ( \PCPlus4|Add0~82  ))

	.dataa(!\PC_Register|Q [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~85_sumout ),
	.cout(\PCPlus4|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~85 .extended_lut = "off";
defparam \PCPlus4|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N35
dffeas \PC_Register|Q[24] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[24] .is_wysiwyg = "true";
defparam \PC_Register|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N36
cyclonev_lcell_comb \PCPlus4|Add0~89 (
// Equation(s):
// \PCPlus4|Add0~89_sumout  = SUM(( \PC_Register|Q [25] ) + ( GND ) + ( \PCPlus4|Add0~86  ))
// \PCPlus4|Add0~90  = CARRY(( \PC_Register|Q [25] ) + ( GND ) + ( \PCPlus4|Add0~86  ))

	.dataa(!\PC_Register|Q [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~89_sumout ),
	.cout(\PCPlus4|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~89 .extended_lut = "off";
defparam \PCPlus4|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N38
dffeas \PC_Register|Q[25] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[25] .is_wysiwyg = "true";
defparam \PC_Register|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N39
cyclonev_lcell_comb \PCPlus4|Add0~93 (
// Equation(s):
// \PCPlus4|Add0~93_sumout  = SUM(( \PC_Register|Q [26] ) + ( GND ) + ( \PCPlus4|Add0~90  ))
// \PCPlus4|Add0~94  = CARRY(( \PC_Register|Q [26] ) + ( GND ) + ( \PCPlus4|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~93_sumout ),
	.cout(\PCPlus4|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~93 .extended_lut = "off";
defparam \PCPlus4|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N40
dffeas \PC_Register|Q[26] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[26] .is_wysiwyg = "true";
defparam \PC_Register|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N44
dffeas \PC_Register|Q[27]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[27]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N42
cyclonev_lcell_comb \PCPlus4|Add0~97 (
// Equation(s):
// \PCPlus4|Add0~97_sumout  = SUM(( \PC_Register|Q[27]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~94  ))
// \PCPlus4|Add0~98  = CARRY(( \PC_Register|Q[27]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~94  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q[27]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~97_sumout ),
	.cout(\PCPlus4|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~97 .extended_lut = "off";
defparam \PCPlus4|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N43
dffeas \PC_Register|Q[27] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[27] .is_wysiwyg = "true";
defparam \PC_Register|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N45
cyclonev_lcell_comb \PCPlus4|Add0~101 (
// Equation(s):
// \PCPlus4|Add0~101_sumout  = SUM(( \PC_Register|Q [28] ) + ( GND ) + ( \PCPlus4|Add0~98  ))
// \PCPlus4|Add0~102  = CARRY(( \PC_Register|Q [28] ) + ( GND ) + ( \PCPlus4|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~101_sumout ),
	.cout(\PCPlus4|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~101 .extended_lut = "off";
defparam \PCPlus4|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N46
dffeas \PC_Register|Q[28] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[28] .is_wysiwyg = "true";
defparam \PC_Register|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N48
cyclonev_lcell_comb \PCPlus4|Add0~105 (
// Equation(s):
// \PCPlus4|Add0~105_sumout  = SUM(( \PC_Register|Q [29] ) + ( GND ) + ( \PCPlus4|Add0~102  ))
// \PCPlus4|Add0~106  = CARRY(( \PC_Register|Q [29] ) + ( GND ) + ( \PCPlus4|Add0~102  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~105_sumout ),
	.cout(\PCPlus4|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~105 .extended_lut = "off";
defparam \PCPlus4|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N49
dffeas \PC_Register|Q[29] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[29] .is_wysiwyg = "true";
defparam \PC_Register|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N53
dffeas \PC_Register|Q[30]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[30]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N51
cyclonev_lcell_comb \PCPlus4|Add0~109 (
// Equation(s):
// \PCPlus4|Add0~109_sumout  = SUM(( \PC_Register|Q[30]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~106  ))
// \PCPlus4|Add0~110  = CARRY(( \PC_Register|Q[30]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~106  ))

	.dataa(!\PC_Register|Q[30]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~109_sumout ),
	.cout(\PCPlus4|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~109 .extended_lut = "off";
defparam \PCPlus4|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N52
dffeas \PC_Register|Q[30] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[30] .is_wysiwyg = "true";
defparam \PC_Register|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N54
cyclonev_lcell_comb \PCPlus4|Add0~113 (
// Equation(s):
// \PCPlus4|Add0~113_sumout  = SUM(( \PC_Register|Q [31] ) + ( GND ) + ( \PCPlus4|Add0~110  ))

	.dataa(!\PC_Register|Q [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~113 .extended_lut = "off";
defparam \PCPlus4|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N56
dffeas \PC_Register|Q[31] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[31] .is_wysiwyg = "true";
defparam \PC_Register|Q[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \readData[0]~input (
	.i(readData[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[0]~input_o ));
// synopsys translate_off
defparam \readData[0]~input .bus_hold = "false";
defparam \readData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \Reg_file|mem~288feeder (
// Equation(s):
// \Reg_file|mem~288feeder_combout  = ( \readData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~288feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~288feeder .extended_lut = "off";
defparam \Reg_file|mem~288feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~288feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \Instruction[15]~input (
	.i(Instruction[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[15]~input_o ));
// synopsys translate_off
defparam \Instruction[15]~input .bus_hold = "false";
defparam \Instruction[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \Instruction[14]~input (
	.i(Instruction[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[14]~input_o ));
// synopsys translate_off
defparam \Instruction[14]~input .bus_hold = "false";
defparam \Instruction[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \Instruction[12]~input (
	.i(Instruction[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[12]~input_o ));
// synopsys translate_off
defparam \Instruction[12]~input .bus_hold = "false";
defparam \Instruction[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \Instruction[13]~input (
	.i(Instruction[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[13]~input_o ));
// synopsys translate_off
defparam \Instruction[13]~input .bus_hold = "false";
defparam \Instruction[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N21
cyclonev_lcell_comb \Reg_file|mem~678 (
// Equation(s):
// \Reg_file|mem~678_combout  = ( !\Instruction[13]~input_o  & ( (\Instruction[15]~input_o  & (!\Instruction[14]~input_o  & \Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(gnd),
	.datad(!\Instruction[12]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~678 .extended_lut = "off";
defparam \Reg_file|mem~678 .lut_mask = 64'h0044004400000000;
defparam \Reg_file|mem~678 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \Reg_file|mem~288 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~288 .is_wysiwyg = "true";
defparam \Reg_file|mem~288 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \Instruction[18]~input (
	.i(Instruction[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[18]~input_o ));
// synopsys translate_off
defparam \Instruction[18]~input .bus_hold = "false";
defparam \Instruction[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \Reg_file|mem~160feeder (
// Equation(s):
// \Reg_file|mem~160feeder_combout  = ( \readData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~160feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~160feeder .extended_lut = "off";
defparam \Reg_file|mem~160feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~160feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N18
cyclonev_lcell_comb \Reg_file|mem~677 (
// Equation(s):
// \Reg_file|mem~677_combout  = ( !\Instruction[13]~input_o  & ( (!\Instruction[15]~input_o  & (\Instruction[14]~input_o  & \Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~677 .extended_lut = "off";
defparam \Reg_file|mem~677 .lut_mask = 64'h0202020200000000;
defparam \Reg_file|mem~677 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N34
dffeas \Reg_file|mem~160 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~160 .is_wysiwyg = "true";
defparam \Reg_file|mem~160 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \Reg_file|mem~32feeder (
// Equation(s):
// \Reg_file|mem~32feeder_combout  = ( \readData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~32feeder .extended_lut = "off";
defparam \Reg_file|mem~32feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N51
cyclonev_lcell_comb \Reg_file|mem~676 (
// Equation(s):
// \Reg_file|mem~676_combout  = ( !\Instruction[13]~input_o  & ( (!\Instruction[15]~input_o  & (!\Instruction[14]~input_o  & \Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(gnd),
	.datad(!\Instruction[12]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~676 .extended_lut = "off";
defparam \Reg_file|mem~676 .lut_mask = 64'h0088008800000000;
defparam \Reg_file|mem~676 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N28
dffeas \Reg_file|mem~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~32 .is_wysiwyg = "true";
defparam \Reg_file|mem~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N0
cyclonev_lcell_comb \Reg_file|mem~679 (
// Equation(s):
// \Reg_file|mem~679_combout  = ( !\Instruction[13]~input_o  & ( (\Instruction[15]~input_o  & (\Instruction[14]~input_o  & \Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~679 .extended_lut = "off";
defparam \Reg_file|mem~679 .lut_mask = 64'h0101010100000000;
defparam \Reg_file|mem~679 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N56
dffeas \Reg_file|mem~416 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~416 .is_wysiwyg = "true";
defparam \Reg_file|mem~416 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \Instruction[19]~input (
	.i(Instruction[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[19]~input_o ));
// synopsys translate_off
defparam \Instruction[19]~input .bus_hold = "false";
defparam \Instruction[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \Reg_file|mem~513 (
// Equation(s):
// \Reg_file|mem~513_combout  = ( \Reg_file|mem~416_q  & ( \Instruction[19]~input_o  & ( (\Instruction[18]~input_o ) # (\Reg_file|mem~288_q ) ) ) ) # ( !\Reg_file|mem~416_q  & ( \Instruction[19]~input_o  & ( (\Reg_file|mem~288_q  & !\Instruction[18]~input_o 
// ) ) ) ) # ( \Reg_file|mem~416_q  & ( !\Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & ((\Reg_file|mem~32_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~160_q )) ) ) ) # ( !\Reg_file|mem~416_q  & ( !\Instruction[19]~input_o  & ( 
// (!\Instruction[18]~input_o  & ((\Reg_file|mem~32_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~160_q )) ) ) )

	.dataa(!\Reg_file|mem~288_q ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|mem~160_q ),
	.datad(!\Reg_file|mem~32_q ),
	.datae(!\Reg_file|mem~416_q ),
	.dataf(!\Instruction[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~513_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~513 .extended_lut = "off";
defparam \Reg_file|mem~513 .lut_mask = 64'h03CF03CF44447777;
defparam \Reg_file|mem~513 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \Reg_file|mem~128feeder (
// Equation(s):
// \Reg_file|mem~128feeder_combout  = \readData[0]~input_o 

	.dataa(!\readData[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~128feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~128feeder .extended_lut = "off";
defparam \Reg_file|mem~128feeder .lut_mask = 64'h5555555555555555;
defparam \Reg_file|mem~128feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N30
cyclonev_lcell_comb \Reg_file|mem~673 (
// Equation(s):
// \Reg_file|mem~673_combout  = ( !\Instruction[13]~input_o  & ( (!\Instruction[15]~input_o  & (\Instruction[14]~input_o  & !\Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~673 .extended_lut = "off";
defparam \Reg_file|mem~673 .lut_mask = 64'h2020202000000000;
defparam \Reg_file|mem~673 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N10
dffeas \Reg_file|mem~128 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~128 .is_wysiwyg = "true";
defparam \Reg_file|mem~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \Reg_file|mem~0feeder (
// Equation(s):
// \Reg_file|mem~0feeder_combout  = ( \readData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~0feeder .extended_lut = "off";
defparam \Reg_file|mem~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N9
cyclonev_lcell_comb \Reg_file|mem~672 (
// Equation(s):
// \Reg_file|mem~672_combout  = ( !\Instruction[13]~input_o  & ( (!\Instruction[15]~input_o  & (!\Instruction[14]~input_o  & !\Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(gnd),
	.datad(!\Instruction[12]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~672 .extended_lut = "off";
defparam \Reg_file|mem~672 .lut_mask = 64'h8800880000000000;
defparam \Reg_file|mem~672 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N52
dffeas \Reg_file|mem~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~0 .is_wysiwyg = "true";
defparam \Reg_file|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N48
cyclonev_lcell_comb \Reg_file|mem~675 (
// Equation(s):
// \Reg_file|mem~675_combout  = ( !\Instruction[13]~input_o  & ( (\Instruction[15]~input_o  & (\Instruction[14]~input_o  & !\Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~675 .extended_lut = "off";
defparam \Reg_file|mem~675 .lut_mask = 64'h1010101000000000;
defparam \Reg_file|mem~675 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \Reg_file|mem~384 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~384 .is_wysiwyg = "true";
defparam \Reg_file|mem~384 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \Reg_file|mem~256feeder (
// Equation(s):
// \Reg_file|mem~256feeder_combout  = ( \readData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~256feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~256feeder .extended_lut = "off";
defparam \Reg_file|mem~256feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~256feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N33
cyclonev_lcell_comb \Reg_file|mem~674 (
// Equation(s):
// \Reg_file|mem~674_combout  = ( !\Instruction[13]~input_o  & ( (\Instruction[15]~input_o  & (!\Instruction[14]~input_o  & !\Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(gnd),
	.datad(!\Instruction[12]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~674 .extended_lut = "off";
defparam \Reg_file|mem~674 .lut_mask = 64'h4400440000000000;
defparam \Reg_file|mem~674 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N16
dffeas \Reg_file|mem~256 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~256 .is_wysiwyg = "true";
defparam \Reg_file|mem~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \Reg_file|mem~512 (
// Equation(s):
// \Reg_file|mem~512_combout  = ( \Reg_file|mem~384_q  & ( \Reg_file|mem~256_q  & ( ((!\Instruction[18]~input_o  & ((\Reg_file|mem~0_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~128_q ))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~384_q  & 
// ( \Reg_file|mem~256_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~0_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~128_q )))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~384_q  & ( !\Reg_file|mem~256_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~0_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~128_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~384_q  & ( !\Reg_file|mem~256_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~0_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~128_q )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~128_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~0_q ),
	.datae(!\Reg_file|mem~384_q ),
	.dataf(!\Reg_file|mem~256_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~512 .extended_lut = "off";
defparam \Reg_file|mem~512 .lut_mask = 64'h02A207A752F257F7;
defparam \Reg_file|mem~512 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \Instruction[17]~input (
	.i(Instruction[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[17]~input_o ));
// synopsys translate_off
defparam \Instruction[17]~input .bus_hold = "false";
defparam \Instruction[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \Instruction[16]~input (
	.i(Instruction[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[16]~input_o ));
// synopsys translate_off
defparam \Instruction[16]~input .bus_hold = "false";
defparam \Instruction[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N3
cyclonev_lcell_comb \Reg_file|mem~680 (
// Equation(s):
// \Reg_file|mem~680_combout  = ( \Instruction[13]~input_o  & ( (!\Instruction[15]~input_o  & (!\Instruction[14]~input_o  & !\Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(gnd),
	.datad(!\Instruction[12]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~680 .extended_lut = "off";
defparam \Reg_file|mem~680 .lut_mask = 64'h0000000088008800;
defparam \Reg_file|mem~680 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N37
dffeas \Reg_file|mem~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~64 .is_wysiwyg = "true";
defparam \Reg_file|mem~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N45
cyclonev_lcell_comb \Reg_file|mem~682 (
// Equation(s):
// \Reg_file|mem~682_combout  = ( \Instruction[13]~input_o  & ( (\Instruction[15]~input_o  & (!\Instruction[14]~input_o  & !\Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(gnd),
	.datad(!\Instruction[12]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~682 .extended_lut = "off";
defparam \Reg_file|mem~682 .lut_mask = 64'h0000000044004400;
defparam \Reg_file|mem~682 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N40
dffeas \Reg_file|mem~320 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~320 .is_wysiwyg = "true";
defparam \Reg_file|mem~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N12
cyclonev_lcell_comb \Reg_file|mem~683 (
// Equation(s):
// \Reg_file|mem~683_combout  = ( \Instruction[13]~input_o  & ( (\Instruction[15]~input_o  & (\Instruction[14]~input_o  & !\Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~683 .extended_lut = "off";
defparam \Reg_file|mem~683 .lut_mask = 64'h0000000010101010;
defparam \Reg_file|mem~683 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N38
dffeas \Reg_file|mem~448 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~448 .is_wysiwyg = "true";
defparam \Reg_file|mem~448 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N42
cyclonev_lcell_comb \Reg_file|mem~681 (
// Equation(s):
// \Reg_file|mem~681_combout  = ( \Instruction[13]~input_o  & ( (!\Instruction[15]~input_o  & (\Instruction[14]~input_o  & !\Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~681 .extended_lut = "off";
defparam \Reg_file|mem~681 .lut_mask = 64'h0000000020202020;
defparam \Reg_file|mem~681 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N22
dffeas \Reg_file|mem~192 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~192 .is_wysiwyg = "true";
defparam \Reg_file|mem~192 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \Reg_file|mem~514 (
// Equation(s):
// \Reg_file|mem~514_combout  = ( \Reg_file|mem~448_q  & ( \Reg_file|mem~192_q  & ( ((!\Instruction[19]~input_o  & (\Reg_file|mem~64_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~320_q )))) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~448_q  
// & ( \Reg_file|mem~192_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~64_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~320_q ))))) # (\Instruction[18]~input_o  & (!\Instruction[19]~input_o )) ) ) ) # ( 
// \Reg_file|mem~448_q  & ( !\Reg_file|mem~192_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~64_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~320_q ))))) # (\Instruction[18]~input_o  & (\Instruction[19]~input_o )) ) 
// ) ) # ( !\Reg_file|mem~448_q  & ( !\Reg_file|mem~192_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~64_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~320_q ))))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~64_q ),
	.datad(!\Reg_file|mem~320_q ),
	.datae(!\Reg_file|mem~448_q ),
	.dataf(!\Reg_file|mem~192_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~514 .extended_lut = "off";
defparam \Reg_file|mem~514 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Reg_file|mem~514 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N54
cyclonev_lcell_comb \Reg_file|mem~685 (
// Equation(s):
// \Reg_file|mem~685_combout  = ( \Instruction[13]~input_o  & ( (!\Instruction[15]~input_o  & (\Instruction[14]~input_o  & \Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~685 .extended_lut = "off";
defparam \Reg_file|mem~685 .lut_mask = 64'h0000000002020202;
defparam \Reg_file|mem~685 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N59
dffeas \Reg_file|mem~224 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~224 .is_wysiwyg = "true";
defparam \Reg_file|mem~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N15
cyclonev_lcell_comb \Reg_file|mem~684 (
// Equation(s):
// \Reg_file|mem~684_combout  = ( \Instruction[13]~input_o  & ( (!\Instruction[15]~input_o  & (!\Instruction[14]~input_o  & \Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(gnd),
	.datad(!\Instruction[12]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~684 .extended_lut = "off";
defparam \Reg_file|mem~684 .lut_mask = 64'h0000000000880088;
defparam \Reg_file|mem~684 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \Reg_file|mem~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~96 .is_wysiwyg = "true";
defparam \Reg_file|mem~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \Reg_file|mem~352feeder (
// Equation(s):
// \Reg_file|mem~352feeder_combout  = ( \readData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~352feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~352feeder .extended_lut = "off";
defparam \Reg_file|mem~352feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~352feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N57
cyclonev_lcell_comb \Reg_file|mem~686 (
// Equation(s):
// \Reg_file|mem~686_combout  = ( \Instruction[13]~input_o  & ( (\Instruction[15]~input_o  & (!\Instruction[14]~input_o  & \Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(gnd),
	.datad(!\Instruction[12]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~686 .extended_lut = "off";
defparam \Reg_file|mem~686 .lut_mask = 64'h0000000000440044;
defparam \Reg_file|mem~686 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \Reg_file|mem~352 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~352 .is_wysiwyg = "true";
defparam \Reg_file|mem~352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N6
cyclonev_lcell_comb \Reg_file|mem~687 (
// Equation(s):
// \Reg_file|mem~687_combout  = ( \Instruction[13]~input_o  & ( (\Instruction[15]~input_o  & (\Instruction[14]~input_o  & \Instruction[12]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~687 .extended_lut = "off";
defparam \Reg_file|mem~687 .lut_mask = 64'h0000000001010101;
defparam \Reg_file|mem~687 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N50
dffeas \Reg_file|mem~480 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~480 .is_wysiwyg = "true";
defparam \Reg_file|mem~480 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \Reg_file|mem~515 (
// Equation(s):
// \Reg_file|mem~515_combout  = ( \Reg_file|mem~480_q  & ( \Instruction[19]~input_o  & ( (\Reg_file|mem~352_q ) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~480_q  & ( \Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & \Reg_file|mem~352_q 
// ) ) ) ) # ( \Reg_file|mem~480_q  & ( !\Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & ((\Reg_file|mem~96_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~224_q )) ) ) ) # ( !\Reg_file|mem~480_q  & ( !\Instruction[19]~input_o  & ( 
// (!\Instruction[18]~input_o  & ((\Reg_file|mem~96_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~224_q )) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|mem~224_q ),
	.datac(!\Reg_file|mem~96_q ),
	.datad(!\Reg_file|mem~352_q ),
	.datae(!\Reg_file|mem~480_q ),
	.dataf(!\Instruction[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~515_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~515 .extended_lut = "off";
defparam \Reg_file|mem~515 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Reg_file|mem~515 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \Reg_file|mem~516 (
// Equation(s):
// \Reg_file|mem~516_combout  = ( \Reg_file|mem~514_combout  & ( \Reg_file|mem~515_combout  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|mem~512_combout ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~513_combout ))) # (\Instruction[17]~input_o ) ) ) ) # 
// ( !\Reg_file|mem~514_combout  & ( \Reg_file|mem~515_combout  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~512_combout ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~513_combout )))) # (\Instruction[17]~input_o  & 
// (((\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|mem~514_combout  & ( !\Reg_file|mem~515_combout  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~512_combout ))) # (\Instruction[16]~input_o  & 
// (\Reg_file|mem~513_combout )))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|mem~514_combout  & ( !\Reg_file|mem~515_combout  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// ((\Reg_file|mem~512_combout ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~513_combout )))) ) ) )

	.dataa(!\Reg_file|mem~513_combout ),
	.datab(!\Reg_file|mem~512_combout ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~514_combout ),
	.dataf(!\Reg_file|mem~515_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~516 .extended_lut = "off";
defparam \Reg_file|mem~516 .lut_mask = 64'h30503F50305F3F5F;
defparam \Reg_file|mem~516 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \Instruction[0]~input (
	.i(Instruction[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[0]~input_o ));
// synopsys translate_off
defparam \Instruction[0]~input .bus_hold = "false";
defparam \Instruction[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \ALU_ins|Add0~1 (
// Equation(s):
// \ALU_ins|Add0~1_sumout  = SUM(( \Reg_file|mem~516_combout  ) + ( \Instruction[0]~input_o  ) + ( !VCC ))
// \ALU_ins|Add0~2  = CARRY(( \Reg_file|mem~516_combout  ) + ( \Instruction[0]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Reg_file|mem~516_combout ),
	.datac(!\Instruction[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~1_sumout ),
	.cout(\ALU_ins|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~1 .extended_lut = "off";
defparam \ALU_ins|Add0~1 .lut_mask = 64'h0000F0F000003333;
defparam \ALU_ins|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \readData[1]~input (
	.i(readData[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[1]~input_o ));
// synopsys translate_off
defparam \readData[1]~input .bus_hold = "false";
defparam \readData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N53
dffeas \Reg_file|mem~321 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~321 .is_wysiwyg = "true";
defparam \Reg_file|mem~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N23
dffeas \Reg_file|mem~257 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~257 .is_wysiwyg = "true";
defparam \Reg_file|mem~257 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N6
cyclonev_lcell_comb \Reg_file|mem~289feeder (
// Equation(s):
// \Reg_file|mem~289feeder_combout  = \readData[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\readData[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~289feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~289feeder .extended_lut = "off";
defparam \Reg_file|mem~289feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Reg_file|mem~289feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N8
dffeas \Reg_file|mem~289 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~289 .is_wysiwyg = "true";
defparam \Reg_file|mem~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N26
dffeas \Reg_file|mem~353 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~353 .is_wysiwyg = "true";
defparam \Reg_file|mem~353 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N24
cyclonev_lcell_comb \Reg_file|mem~519 (
// Equation(s):
// \Reg_file|mem~519_combout  = ( \Reg_file|mem~353_q  & ( \Instruction[17]~input_o  & ( (\Instruction[16]~input_o ) # (\Reg_file|mem~321_q ) ) ) ) # ( !\Reg_file|mem~353_q  & ( \Instruction[17]~input_o  & ( (\Reg_file|mem~321_q  & !\Instruction[16]~input_o 
// ) ) ) ) # ( \Reg_file|mem~353_q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~257_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~289_q ))) ) ) ) # ( !\Reg_file|mem~353_q  & ( !\Instruction[17]~input_o  & ( 
// (!\Instruction[16]~input_o  & (\Reg_file|mem~257_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~289_q ))) ) ) )

	.dataa(!\Reg_file|mem~321_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~257_q ),
	.datad(!\Reg_file|mem~289_q ),
	.datae(!\Reg_file|mem~353_q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~519_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~519 .extended_lut = "off";
defparam \Reg_file|mem~519 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Reg_file|mem~519 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N13
dffeas \Reg_file|mem~449 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~449 .is_wysiwyg = "true";
defparam \Reg_file|mem~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N7
dffeas \Reg_file|mem~417 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~417 .is_wysiwyg = "true";
defparam \Reg_file|mem~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N32
dffeas \Reg_file|mem~481 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~481 .is_wysiwyg = "true";
defparam \Reg_file|mem~481 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \Reg_file|mem~385feeder (
// Equation(s):
// \Reg_file|mem~385feeder_combout  = \readData[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\readData[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~385feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~385feeder .extended_lut = "off";
defparam \Reg_file|mem~385feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Reg_file|mem~385feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N37
dffeas \Reg_file|mem~385 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~385feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~385 .is_wysiwyg = "true";
defparam \Reg_file|mem~385 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \Reg_file|mem~520 (
// Equation(s):
// \Reg_file|mem~520_combout  = ( \Reg_file|mem~481_q  & ( \Reg_file|mem~385_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|mem~417_q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~449_q 
// ))) ) ) ) # ( !\Reg_file|mem~481_q  & ( \Reg_file|mem~385_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|mem~417_q )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~449_q  & ((!\Instruction[16]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~481_q  & ( !\Reg_file|mem~385_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~417_q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~449_q ))) ) ) ) # ( 
// !\Reg_file|mem~481_q  & ( !\Reg_file|mem~385_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~417_q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~449_q  & ((!\Instruction[16]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~449_q ),
	.datab(!\Reg_file|mem~417_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~481_q ),
	.dataf(!\Reg_file|mem~385_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~520 .extended_lut = "off";
defparam \Reg_file|mem~520 .lut_mask = 64'h0530053FF530F53F;
defparam \Reg_file|mem~520 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \Reg_file|mem~65feeder (
// Equation(s):
// \Reg_file|mem~65feeder_combout  = \readData[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\readData[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~65feeder .extended_lut = "off";
defparam \Reg_file|mem~65feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Reg_file|mem~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N14
dffeas \Reg_file|mem~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~65 .is_wysiwyg = "true";
defparam \Reg_file|mem~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N13
dffeas \Reg_file|mem~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~33 .is_wysiwyg = "true";
defparam \Reg_file|mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N8
dffeas \Reg_file|mem~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~97 .is_wysiwyg = "true";
defparam \Reg_file|mem~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \Reg_file|mem~1feeder (
// Equation(s):
// \Reg_file|mem~1feeder_combout  = ( \readData[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~1feeder .extended_lut = "off";
defparam \Reg_file|mem~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N37
dffeas \Reg_file|mem~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~1 .is_wysiwyg = "true";
defparam \Reg_file|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \Reg_file|mem~517 (
// Equation(s):
// \Reg_file|mem~517_combout  = ( \Reg_file|mem~97_q  & ( \Reg_file|mem~1_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|mem~65_q ))) # (\Instruction[16]~input_o  & (((\Reg_file|mem~33_q ) # (\Instruction[17]~input_o )))) ) 
// ) ) # ( !\Reg_file|mem~97_q  & ( \Reg_file|mem~1_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|mem~65_q ))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & \Reg_file|mem~33_q )))) ) ) ) # ( 
// \Reg_file|mem~97_q  & ( !\Reg_file|mem~1_q  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~65_q  & (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & (((\Reg_file|mem~33_q ) # (\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|mem~97_q  & ( 
// !\Reg_file|mem~1_q  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~65_q  & (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & \Reg_file|mem~33_q )))) ) ) )

	.dataa(!\Reg_file|mem~65_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~33_q ),
	.datae(!\Reg_file|mem~97_q ),
	.dataf(!\Reg_file|mem~1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~517 .extended_lut = "off";
defparam \Reg_file|mem~517 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Reg_file|mem~517 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N53
dffeas \Reg_file|mem~193 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~193 .is_wysiwyg = "true";
defparam \Reg_file|mem~193 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \Reg_file|mem~129feeder (
// Equation(s):
// \Reg_file|mem~129feeder_combout  = ( \readData[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~129feeder .extended_lut = "off";
defparam \Reg_file|mem~129feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~129feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N55
dffeas \Reg_file|mem~129 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~129 .is_wysiwyg = "true";
defparam \Reg_file|mem~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N26
dffeas \Reg_file|mem~225 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~225 .is_wysiwyg = "true";
defparam \Reg_file|mem~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N40
dffeas \Reg_file|mem~161 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~161 .is_wysiwyg = "true";
defparam \Reg_file|mem~161 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \Reg_file|mem~518 (
// Equation(s):
// \Reg_file|mem~518_combout  = ( \Reg_file|mem~225_q  & ( \Reg_file|mem~161_q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|mem~129_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~193_q ))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~225_q  
// & ( \Reg_file|mem~161_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~129_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~193_q )))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~225_q  & ( !\Reg_file|mem~161_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~129_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~193_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~225_q  & ( !\Reg_file|mem~161_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~129_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~193_q )))) ) ) )

	.dataa(!\Reg_file|mem~193_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~129_q ),
	.datae(!\Reg_file|mem~225_q ),
	.dataf(!\Reg_file|mem~161_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~518 .extended_lut = "off";
defparam \Reg_file|mem~518 .lut_mask = 64'h04C407C734F437F7;
defparam \Reg_file|mem~518 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \Reg_file|mem~521 (
// Equation(s):
// \Reg_file|mem~521_combout  = ( \Instruction[18]~input_o  & ( \Reg_file|mem~518_combout  & ( (!\Instruction[19]~input_o ) # (\Reg_file|mem~520_combout ) ) ) ) # ( !\Instruction[18]~input_o  & ( \Reg_file|mem~518_combout  & ( (!\Instruction[19]~input_o  & 
// ((\Reg_file|mem~517_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~519_combout )) ) ) ) # ( \Instruction[18]~input_o  & ( !\Reg_file|mem~518_combout  & ( (\Reg_file|mem~520_combout  & \Instruction[19]~input_o ) ) ) ) # ( 
// !\Instruction[18]~input_o  & ( !\Reg_file|mem~518_combout  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~517_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~519_combout )) ) ) )

	.dataa(!\Reg_file|mem~519_combout ),
	.datab(!\Reg_file|mem~520_combout ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~517_combout ),
	.datae(!\Instruction[18]~input_o ),
	.dataf(!\Reg_file|mem~518_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~521 .extended_lut = "off";
defparam \Reg_file|mem~521 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Reg_file|mem~521 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \Instruction[1]~input (
	.i(Instruction[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[1]~input_o ));
// synopsys translate_off
defparam \Instruction[1]~input .bus_hold = "false";
defparam \Instruction[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \ALU_ins|Add0~5 (
// Equation(s):
// \ALU_ins|Add0~5_sumout  = SUM(( \Reg_file|mem~521_combout  ) + ( \Instruction[1]~input_o  ) + ( \ALU_ins|Add0~2  ))
// \ALU_ins|Add0~6  = CARRY(( \Reg_file|mem~521_combout  ) + ( \Instruction[1]~input_o  ) + ( \ALU_ins|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|mem~521_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[1]~input_o ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~5_sumout ),
	.cout(\ALU_ins|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~5 .extended_lut = "off";
defparam \ALU_ins|Add0~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \ALU_ins|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \Instruction[2]~input (
	.i(Instruction[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[2]~input_o ));
// synopsys translate_off
defparam \Instruction[2]~input .bus_hold = "false";
defparam \Instruction[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \readData[2]~input (
	.i(readData[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[2]~input_o ));
// synopsys translate_off
defparam \readData[2]~input .bus_hold = "false";
defparam \readData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \Reg_file|mem~290feeder (
// Equation(s):
// \Reg_file|mem~290feeder_combout  = ( \readData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~290feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~290feeder .extended_lut = "off";
defparam \Reg_file|mem~290feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~290feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N37
dffeas \Reg_file|mem~290 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~290 .is_wysiwyg = "true";
defparam \Reg_file|mem~290 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \Reg_file|mem~162feeder (
// Equation(s):
// \Reg_file|mem~162feeder_combout  = ( \readData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~162feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~162feeder .extended_lut = "off";
defparam \Reg_file|mem~162feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~162feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \Reg_file|mem~162 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~162 .is_wysiwyg = "true";
defparam \Reg_file|mem~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N8
dffeas \Reg_file|mem~418 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~418 .is_wysiwyg = "true";
defparam \Reg_file|mem~418 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \Reg_file|mem~34feeder (
// Equation(s):
// \Reg_file|mem~34feeder_combout  = ( \readData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~34feeder .extended_lut = "off";
defparam \Reg_file|mem~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \Reg_file|mem~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~34 .is_wysiwyg = "true";
defparam \Reg_file|mem~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \Reg_file|mem~523 (
// Equation(s):
// \Reg_file|mem~523_combout  = ( \Reg_file|mem~418_q  & ( \Reg_file|mem~34_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o ) # ((\Reg_file|mem~162_q )))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~290_q )) # (\Instruction[18]~input_o 
// ))) ) ) ) # ( !\Reg_file|mem~418_q  & ( \Reg_file|mem~34_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o ) # ((\Reg_file|mem~162_q )))) # (\Instruction[19]~input_o  & (!\Instruction[18]~input_o  & (\Reg_file|mem~290_q ))) ) ) ) # ( 
// \Reg_file|mem~418_q  & ( !\Reg_file|mem~34_q  & ( (!\Instruction[19]~input_o  & (\Instruction[18]~input_o  & ((\Reg_file|mem~162_q )))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~290_q )) # (\Instruction[18]~input_o ))) ) ) ) # ( !\Reg_file|mem~418_q 
//  & ( !\Reg_file|mem~34_q  & ( (!\Instruction[19]~input_o  & (\Instruction[18]~input_o  & ((\Reg_file|mem~162_q )))) # (\Instruction[19]~input_o  & (!\Instruction[18]~input_o  & (\Reg_file|mem~290_q ))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|mem~290_q ),
	.datad(!\Reg_file|mem~162_q ),
	.datae(!\Reg_file|mem~418_q ),
	.dataf(!\Reg_file|mem~34_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~523_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~523 .extended_lut = "off";
defparam \Reg_file|mem~523 .lut_mask = 64'h042615378CAE9DBF;
defparam \Reg_file|mem~523 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N9
cyclonev_lcell_comb \Reg_file|mem~354feeder (
// Equation(s):
// \Reg_file|mem~354feeder_combout  = ( \readData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~354feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~354feeder .extended_lut = "off";
defparam \Reg_file|mem~354feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~354feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N10
dffeas \Reg_file|mem~354 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~354 .is_wysiwyg = "true";
defparam \Reg_file|mem~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N22
dffeas \Reg_file|mem~226 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~226 .is_wysiwyg = "true";
defparam \Reg_file|mem~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N14
dffeas \Reg_file|mem~482 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~482 .is_wysiwyg = "true";
defparam \Reg_file|mem~482 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \Reg_file|mem~98feeder (
// Equation(s):
// \Reg_file|mem~98feeder_combout  = ( \readData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~98feeder .extended_lut = "off";
defparam \Reg_file|mem~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N41
dffeas \Reg_file|mem~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~98 .is_wysiwyg = "true";
defparam \Reg_file|mem~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \Reg_file|mem~525 (
// Equation(s):
// \Reg_file|mem~525_combout  = ( \Reg_file|mem~482_q  & ( \Reg_file|mem~98_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o ) # (\Reg_file|mem~226_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~354_q 
// ))) ) ) ) # ( !\Reg_file|mem~482_q  & ( \Reg_file|mem~98_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o ) # (\Reg_file|mem~226_q )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~354_q  & (!\Instruction[18]~input_o ))) ) ) ) # ( 
// \Reg_file|mem~482_q  & ( !\Reg_file|mem~98_q  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o  & \Reg_file|mem~226_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~354_q ))) ) ) ) # ( !\Reg_file|mem~482_q 
//  & ( !\Reg_file|mem~98_q  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o  & \Reg_file|mem~226_q )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~354_q  & (!\Instruction[18]~input_o ))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~354_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~226_q ),
	.datae(!\Reg_file|mem~482_q ),
	.dataf(!\Reg_file|mem~98_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~525 .extended_lut = "off";
defparam \Reg_file|mem~525 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file|mem~525 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \Reg_file|mem~258feeder (
// Equation(s):
// \Reg_file|mem~258feeder_combout  = ( \readData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~258feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~258feeder .extended_lut = "off";
defparam \Reg_file|mem~258feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~258feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \Reg_file|mem~258 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~258 .is_wysiwyg = "true";
defparam \Reg_file|mem~258 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \Reg_file|mem~2feeder (
// Equation(s):
// \Reg_file|mem~2feeder_combout  = ( \readData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~2feeder .extended_lut = "off";
defparam \Reg_file|mem~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \Reg_file|mem~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~2 .is_wysiwyg = "true";
defparam \Reg_file|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \Reg_file|mem~130feeder (
// Equation(s):
// \Reg_file|mem~130feeder_combout  = ( \readData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~130feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~130feeder .extended_lut = "off";
defparam \Reg_file|mem~130feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~130feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N8
dffeas \Reg_file|mem~130 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~130 .is_wysiwyg = "true";
defparam \Reg_file|mem~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N14
dffeas \Reg_file|mem~386 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~386 .is_wysiwyg = "true";
defparam \Reg_file|mem~386 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \Reg_file|mem~522 (
// Equation(s):
// \Reg_file|mem~522_combout  = ( \Reg_file|mem~386_q  & ( \Instruction[19]~input_o  & ( (\Instruction[18]~input_o ) # (\Reg_file|mem~258_q ) ) ) ) # ( !\Reg_file|mem~386_q  & ( \Instruction[19]~input_o  & ( (\Reg_file|mem~258_q  & !\Instruction[18]~input_o 
// ) ) ) ) # ( \Reg_file|mem~386_q  & ( !\Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~2_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~130_q ))) ) ) ) # ( !\Reg_file|mem~386_q  & ( !\Instruction[19]~input_o  & ( 
// (!\Instruction[18]~input_o  & (\Reg_file|mem~2_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~130_q ))) ) ) )

	.dataa(!\Reg_file|mem~258_q ),
	.datab(!\Reg_file|mem~2_q ),
	.datac(!\Reg_file|mem~130_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~386_q ),
	.dataf(!\Instruction[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~522 .extended_lut = "off";
defparam \Reg_file|mem~522 .lut_mask = 64'h330F330F550055FF;
defparam \Reg_file|mem~522 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N43
dffeas \Reg_file|mem~194 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~194 .is_wysiwyg = "true";
defparam \Reg_file|mem~194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \Reg_file|mem~322feeder (
// Equation(s):
// \Reg_file|mem~322feeder_combout  = ( \readData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~322feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~322feeder .extended_lut = "off";
defparam \Reg_file|mem~322feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~322feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N19
dffeas \Reg_file|mem~322 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~322 .is_wysiwyg = "true";
defparam \Reg_file|mem~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N40
dffeas \Reg_file|mem~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~66 .is_wysiwyg = "true";
defparam \Reg_file|mem~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N50
dffeas \Reg_file|mem~450 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~450 .is_wysiwyg = "true";
defparam \Reg_file|mem~450 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \Reg_file|mem~524 (
// Equation(s):
// \Reg_file|mem~524_combout  = ( \Reg_file|mem~450_q  & ( \Instruction[18]~input_o  & ( (\Instruction[19]~input_o ) # (\Reg_file|mem~194_q ) ) ) ) # ( !\Reg_file|mem~450_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~194_q  & !\Instruction[19]~input_o 
// ) ) ) ) # ( \Reg_file|mem~450_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~66_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~322_q )) ) ) ) # ( !\Reg_file|mem~450_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & ((\Reg_file|mem~66_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~322_q )) ) ) )

	.dataa(!\Reg_file|mem~194_q ),
	.datab(!\Reg_file|mem~322_q ),
	.datac(!\Reg_file|mem~66_q ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~450_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~524 .extended_lut = "off";
defparam \Reg_file|mem~524 .lut_mask = 64'h0F330F33550055FF;
defparam \Reg_file|mem~524 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \Reg_file|mem~526 (
// Equation(s):
// \Reg_file|mem~526_combout  = ( \Reg_file|mem~524_combout  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o ) # (\Reg_file|mem~525_combout ) ) ) ) # ( !\Reg_file|mem~524_combout  & ( \Instruction[17]~input_o  & ( (\Instruction[16]~input_o  & 
// \Reg_file|mem~525_combout ) ) ) ) # ( \Reg_file|mem~524_combout  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~522_combout ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~523_combout )) ) ) ) # ( 
// !\Reg_file|mem~524_combout  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~522_combout ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~523_combout )) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~523_combout ),
	.datac(!\Reg_file|mem~525_combout ),
	.datad(!\Reg_file|mem~522_combout ),
	.datae(!\Reg_file|mem~524_combout ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~526 .extended_lut = "off";
defparam \Reg_file|mem~526 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Reg_file|mem~526 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \ALU_ins|Add0~9 (
// Equation(s):
// \ALU_ins|Add0~9_sumout  = SUM(( \Reg_file|mem~526_combout  ) + ( \Instruction[2]~input_o  ) + ( \ALU_ins|Add0~6  ))
// \ALU_ins|Add0~10  = CARRY(( \Reg_file|mem~526_combout  ) + ( \Instruction[2]~input_o  ) + ( \ALU_ins|Add0~6  ))

	.dataa(!\Instruction[2]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|mem~526_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~9_sumout ),
	.cout(\ALU_ins|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~9 .extended_lut = "off";
defparam \ALU_ins|Add0~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALU_ins|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \Instruction[3]~input (
	.i(Instruction[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[3]~input_o ));
// synopsys translate_off
defparam \Instruction[3]~input .bus_hold = "false";
defparam \Instruction[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \readData[3]~input (
	.i(readData[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[3]~input_o ));
// synopsys translate_off
defparam \readData[3]~input .bus_hold = "false";
defparam \readData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \Reg_file|mem~387feeder (
// Equation(s):
// \Reg_file|mem~387feeder_combout  = ( \readData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~387feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~387feeder .extended_lut = "off";
defparam \Reg_file|mem~387feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~387feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N43
dffeas \Reg_file|mem~387 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~387feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~387 .is_wysiwyg = "true";
defparam \Reg_file|mem~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \Reg_file|mem~451feeder (
// Equation(s):
// \Reg_file|mem~451feeder_combout  = ( \readData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~451feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~451feeder .extended_lut = "off";
defparam \Reg_file|mem~451feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~451feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N49
dffeas \Reg_file|mem~451 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~451feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~451 .is_wysiwyg = "true";
defparam \Reg_file|mem~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N26
dffeas \Reg_file|mem~483 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~483 .is_wysiwyg = "true";
defparam \Reg_file|mem~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N43
dffeas \Reg_file|mem~419 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~419 .is_wysiwyg = "true";
defparam \Reg_file|mem~419 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \Reg_file|mem~530 (
// Equation(s):
// \Reg_file|mem~530_combout  = ( \Reg_file|mem~483_q  & ( \Reg_file|mem~419_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~387_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~451_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~483_q  
// & ( \Reg_file|mem~419_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~387_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~451_q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~483_q  & ( !\Reg_file|mem~419_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~387_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~451_q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~483_q  & ( !\Reg_file|mem~419_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~387_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~451_q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~387_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~451_q ),
	.datae(!\Reg_file|mem~483_q ),
	.dataf(!\Reg_file|mem~419_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~530 .extended_lut = "off";
defparam \Reg_file|mem~530 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|mem~530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N9
cyclonev_lcell_comb \Reg_file|mem~195feeder (
// Equation(s):
// \Reg_file|mem~195feeder_combout  = ( \readData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~195feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~195feeder .extended_lut = "off";
defparam \Reg_file|mem~195feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~195feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N10
dffeas \Reg_file|mem~195 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~195 .is_wysiwyg = "true";
defparam \Reg_file|mem~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N13
dffeas \Reg_file|mem~163 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~163 .is_wysiwyg = "true";
defparam \Reg_file|mem~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N59
dffeas \Reg_file|mem~227 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~227 .is_wysiwyg = "true";
defparam \Reg_file|mem~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N13
dffeas \Reg_file|mem~131 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~131 .is_wysiwyg = "true";
defparam \Reg_file|mem~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \Reg_file|mem~528 (
// Equation(s):
// \Reg_file|mem~528_combout  = ( \Reg_file|mem~227_q  & ( \Reg_file|mem~131_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|mem~195_q ))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|mem~163_q 
// )))) ) ) ) # ( !\Reg_file|mem~227_q  & ( \Reg_file|mem~131_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|mem~195_q ))) # (\Instruction[16]~input_o  & (((\Reg_file|mem~163_q  & !\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~227_q  & ( !\Reg_file|mem~131_q  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~195_q  & ((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|mem~163_q )))) ) ) ) # ( 
// !\Reg_file|mem~227_q  & ( !\Reg_file|mem~131_q  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~195_q  & ((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Reg_file|mem~163_q  & !\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~195_q ),
	.datac(!\Reg_file|mem~163_q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~227_q ),
	.dataf(!\Reg_file|mem~131_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~528 .extended_lut = "off";
defparam \Reg_file|mem~528 .lut_mask = 64'h05220577AF22AF77;
defparam \Reg_file|mem~528 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N31
dffeas \Reg_file|mem~323 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~323 .is_wysiwyg = "true";
defparam \Reg_file|mem~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N55
dffeas \Reg_file|mem~259 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~259 .is_wysiwyg = "true";
defparam \Reg_file|mem~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \Reg_file|mem~355 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~355 .is_wysiwyg = "true";
defparam \Reg_file|mem~355 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \Reg_file|mem~291feeder (
// Equation(s):
// \Reg_file|mem~291feeder_combout  = ( \readData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~291feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~291feeder .extended_lut = "off";
defparam \Reg_file|mem~291feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~291feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N13
dffeas \Reg_file|mem~291 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~291 .is_wysiwyg = "true";
defparam \Reg_file|mem~291 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \Reg_file|mem~529 (
// Equation(s):
// \Reg_file|mem~529_combout  = ( \Reg_file|mem~355_q  & ( \Reg_file|mem~291_q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|mem~259_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~323_q ))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~355_q  
// & ( \Reg_file|mem~291_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~259_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~323_q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o )) ) ) ) # ( 
// \Reg_file|mem~355_q  & ( !\Reg_file|mem~291_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~259_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~323_q )))) # (\Instruction[16]~input_o  & (\Instruction[17]~input_o )) 
// ) ) ) # ( !\Reg_file|mem~355_q  & ( !\Reg_file|mem~291_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~259_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~323_q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|mem~323_q ),
	.datad(!\Reg_file|mem~259_q ),
	.datae(!\Reg_file|mem~355_q ),
	.dataf(!\Reg_file|mem~291_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~529 .extended_lut = "off";
defparam \Reg_file|mem~529 .lut_mask = 64'h028A139B46CE57DF;
defparam \Reg_file|mem~529 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \Reg_file|mem~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~35 .is_wysiwyg = "true";
defparam \Reg_file|mem~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N24
cyclonev_lcell_comb \Reg_file|mem~67feeder (
// Equation(s):
// \Reg_file|mem~67feeder_combout  = ( \readData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~67feeder .extended_lut = "off";
defparam \Reg_file|mem~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N26
dffeas \Reg_file|mem~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~67 .is_wysiwyg = "true";
defparam \Reg_file|mem~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N38
dffeas \Reg_file|mem~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~3 .is_wysiwyg = "true";
defparam \Reg_file|mem~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N53
dffeas \Reg_file|mem~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~99 .is_wysiwyg = "true";
defparam \Reg_file|mem~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \Reg_file|mem~527 (
// Equation(s):
// \Reg_file|mem~527_combout  = ( \Reg_file|mem~99_q  & ( \Instruction[16]~input_o  & ( (\Instruction[17]~input_o ) # (\Reg_file|mem~35_q ) ) ) ) # ( !\Reg_file|mem~99_q  & ( \Instruction[16]~input_o  & ( (\Reg_file|mem~35_q  & !\Instruction[17]~input_o ) ) 
// ) ) # ( \Reg_file|mem~99_q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|mem~3_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~67_q )) ) ) ) # ( !\Reg_file|mem~99_q  & ( !\Instruction[16]~input_o  & ( 
// (!\Instruction[17]~input_o  & ((\Reg_file|mem~3_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~67_q )) ) ) )

	.dataa(!\Reg_file|mem~35_q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|mem~67_q ),
	.datad(!\Reg_file|mem~3_q ),
	.datae(!\Reg_file|mem~99_q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~527 .extended_lut = "off";
defparam \Reg_file|mem~527 .lut_mask = 64'h03CF03CF44447777;
defparam \Reg_file|mem~527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \Reg_file|mem~531 (
// Equation(s):
// \Reg_file|mem~531_combout  = ( \Reg_file|mem~527_combout  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~528_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~530_combout )) ) ) ) # ( !\Reg_file|mem~527_combout  & 
// ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~528_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~530_combout )) ) ) ) # ( \Reg_file|mem~527_combout  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o ) 
// # (\Reg_file|mem~529_combout ) ) ) ) # ( !\Reg_file|mem~527_combout  & ( !\Instruction[18]~input_o  & ( (\Reg_file|mem~529_combout  & \Instruction[19]~input_o ) ) ) )

	.dataa(!\Reg_file|mem~530_combout ),
	.datab(!\Reg_file|mem~528_combout ),
	.datac(!\Reg_file|mem~529_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~527_combout ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~531 .extended_lut = "off";
defparam \Reg_file|mem~531 .lut_mask = 64'h000FFF0F33553355;
defparam \Reg_file|mem~531 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N9
cyclonev_lcell_comb \ALU_ins|Add0~13 (
// Equation(s):
// \ALU_ins|Add0~13_sumout  = SUM(( \Reg_file|mem~531_combout  ) + ( \Instruction[3]~input_o  ) + ( \ALU_ins|Add0~10  ))
// \ALU_ins|Add0~14  = CARRY(( \Reg_file|mem~531_combout  ) + ( \Instruction[3]~input_o  ) + ( \ALU_ins|Add0~10  ))

	.dataa(gnd),
	.datab(!\Instruction[3]~input_o ),
	.datac(!\Reg_file|mem~531_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~13_sumout ),
	.cout(\ALU_ins|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~13 .extended_lut = "off";
defparam \ALU_ins|Add0~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \ALU_ins|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \Instruction[4]~input (
	.i(Instruction[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[4]~input_o ));
// synopsys translate_off
defparam \Instruction[4]~input .bus_hold = "false";
defparam \Instruction[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \readData[4]~input (
	.i(readData[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[4]~input_o ));
// synopsys translate_off
defparam \readData[4]~input .bus_hold = "false";
defparam \readData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y2_N34
dffeas \Reg_file|mem~196 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~196 .is_wysiwyg = "true";
defparam \Reg_file|mem~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N4
dffeas \Reg_file|mem~324 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~324 .is_wysiwyg = "true";
defparam \Reg_file|mem~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N44
dffeas \Reg_file|mem~452 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~452 .is_wysiwyg = "true";
defparam \Reg_file|mem~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N29
dffeas \Reg_file|mem~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~68 .is_wysiwyg = "true";
defparam \Reg_file|mem~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \Reg_file|mem~534 (
// Equation(s):
// \Reg_file|mem~534_combout  = ( \Reg_file|mem~452_q  & ( \Reg_file|mem~68_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~196_q ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~324_q ) # (\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~452_q  & ( \Reg_file|mem~68_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~196_q ))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o  & \Reg_file|mem~324_q )))) ) ) ) # ( 
// \Reg_file|mem~452_q  & ( !\Reg_file|mem~68_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~196_q  & (\Instruction[18]~input_o ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~324_q ) # (\Instruction[18]~input_o )))) ) ) ) # ( !\Reg_file|mem~452_q  
// & ( !\Reg_file|mem~68_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~196_q  & (\Instruction[18]~input_o ))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o  & \Reg_file|mem~324_q )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~196_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~324_q ),
	.datae(!\Reg_file|mem~452_q ),
	.dataf(!\Reg_file|mem~68_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~534 .extended_lut = "off";
defparam \Reg_file|mem~534 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Reg_file|mem~534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N51
cyclonev_lcell_comb \Reg_file|mem~356feeder (
// Equation(s):
// \Reg_file|mem~356feeder_combout  = \readData[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\readData[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~356feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~356feeder .extended_lut = "off";
defparam \Reg_file|mem~356feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Reg_file|mem~356feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N53
dffeas \Reg_file|mem~356 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~356 .is_wysiwyg = "true";
defparam \Reg_file|mem~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N22
dffeas \Reg_file|mem~228 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~228 .is_wysiwyg = "true";
defparam \Reg_file|mem~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N44
dffeas \Reg_file|mem~484 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~484 .is_wysiwyg = "true";
defparam \Reg_file|mem~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N16
dffeas \Reg_file|mem~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~100 .is_wysiwyg = "true";
defparam \Reg_file|mem~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \Reg_file|mem~535 (
// Equation(s):
// \Reg_file|mem~535_combout  = ( \Reg_file|mem~484_q  & ( \Reg_file|mem~100_q  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|mem~356_q ))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o ) # (\Reg_file|mem~228_q 
// )))) ) ) ) # ( !\Reg_file|mem~484_q  & ( \Reg_file|mem~100_q  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|mem~356_q ))) # (\Instruction[18]~input_o  & (((\Reg_file|mem~228_q  & !\Instruction[19]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~484_q  & ( !\Reg_file|mem~100_q  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~356_q  & ((\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o ) # (\Reg_file|mem~228_q )))) ) ) ) # ( 
// !\Reg_file|mem~484_q  & ( !\Reg_file|mem~100_q  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~356_q  & ((\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & (((\Reg_file|mem~228_q  & !\Instruction[19]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~356_q ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|mem~228_q ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~484_q ),
	.dataf(!\Reg_file|mem~100_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~535 .extended_lut = "off";
defparam \Reg_file|mem~535 .lut_mask = 64'h03440377CF44CF77;
defparam \Reg_file|mem~535 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N10
dffeas \Reg_file|mem~164 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~164 .is_wysiwyg = "true";
defparam \Reg_file|mem~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N17
dffeas \Reg_file|mem~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~36 .is_wysiwyg = "true";
defparam \Reg_file|mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N28
dffeas \Reg_file|mem~292 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~292 .is_wysiwyg = "true";
defparam \Reg_file|mem~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N2
dffeas \Reg_file|mem~420 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~420 .is_wysiwyg = "true";
defparam \Reg_file|mem~420 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \Reg_file|mem~533 (
// Equation(s):
// \Reg_file|mem~533_combout  = ( \Reg_file|mem~420_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~164_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~420_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~164_q 
// ) ) ) ) # ( \Reg_file|mem~420_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~36_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~292_q ))) ) ) ) # ( !\Reg_file|mem~420_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & (\Reg_file|mem~36_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~292_q ))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~164_q ),
	.datac(!\Reg_file|mem~36_q ),
	.datad(!\Reg_file|mem~292_q ),
	.datae(!\Reg_file|mem~420_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~533 .extended_lut = "off";
defparam \Reg_file|mem~533 .lut_mask = 64'h0A5F0A5F22227777;
defparam \Reg_file|mem~533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \Reg_file|mem~260feeder (
// Equation(s):
// \Reg_file|mem~260feeder_combout  = ( \readData[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~260feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~260feeder .extended_lut = "off";
defparam \Reg_file|mem~260feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~260feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N50
dffeas \Reg_file|mem~260 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~260 .is_wysiwyg = "true";
defparam \Reg_file|mem~260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \Reg_file|mem~132feeder (
// Equation(s):
// \Reg_file|mem~132feeder_combout  = ( \readData[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~132feeder .extended_lut = "off";
defparam \Reg_file|mem~132feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N7
dffeas \Reg_file|mem~132 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~132 .is_wysiwyg = "true";
defparam \Reg_file|mem~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \Reg_file|mem~4feeder (
// Equation(s):
// \Reg_file|mem~4feeder_combout  = ( \readData[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~4feeder .extended_lut = "off";
defparam \Reg_file|mem~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N40
dffeas \Reg_file|mem~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~4 .is_wysiwyg = "true";
defparam \Reg_file|mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N32
dffeas \Reg_file|mem~388 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~388 .is_wysiwyg = "true";
defparam \Reg_file|mem~388 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \Reg_file|mem~532 (
// Equation(s):
// \Reg_file|mem~532_combout  = ( \Reg_file|mem~388_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~132_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~388_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~132_q 
// ) ) ) ) # ( \Reg_file|mem~388_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~4_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~260_q )) ) ) ) # ( !\Reg_file|mem~388_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & ((\Reg_file|mem~4_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~260_q )) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~260_q ),
	.datac(!\Reg_file|mem~132_q ),
	.datad(!\Reg_file|mem~4_q ),
	.datae(!\Reg_file|mem~388_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~532 .extended_lut = "off";
defparam \Reg_file|mem~532 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \Reg_file|mem~532 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N24
cyclonev_lcell_comb \Reg_file|mem~536 (
// Equation(s):
// \Reg_file|mem~536_combout  = ( \Reg_file|mem~533_combout  & ( \Reg_file|mem~532_combout  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & (\Reg_file|mem~534_combout )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~535_combout )))) ) ) ) 
// # ( !\Reg_file|mem~533_combout  & ( \Reg_file|mem~532_combout  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~534_combout )) # (\Instruction[16]~input_o  & 
// ((\Reg_file|mem~535_combout ))))) ) ) ) # ( \Reg_file|mem~533_combout  & ( !\Reg_file|mem~532_combout  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// (\Reg_file|mem~534_combout )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~535_combout ))))) ) ) ) # ( !\Reg_file|mem~533_combout  & ( !\Reg_file|mem~532_combout  & ( (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~534_combout 
// )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~535_combout ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|mem~534_combout ),
	.datac(!\Reg_file|mem~535_combout ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~533_combout ),
	.dataf(!\Reg_file|mem~532_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~536 .extended_lut = "off";
defparam \Reg_file|mem~536 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Reg_file|mem~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \ALU_ins|Add0~17 (
// Equation(s):
// \ALU_ins|Add0~17_sumout  = SUM(( \Instruction[4]~input_o  ) + ( \Reg_file|mem~536_combout  ) + ( \ALU_ins|Add0~14  ))
// \ALU_ins|Add0~18  = CARRY(( \Instruction[4]~input_o  ) + ( \Reg_file|mem~536_combout  ) + ( \ALU_ins|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|mem~536_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~17_sumout ),
	.cout(\ALU_ins|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~17 .extended_lut = "off";
defparam \ALU_ins|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \ALU_ins|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \readData[5]~input (
	.i(readData[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[5]~input_o ));
// synopsys translate_off
defparam \readData[5]~input .bus_hold = "false";
defparam \readData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \Reg_file|mem~37feeder (
// Equation(s):
// \Reg_file|mem~37feeder_combout  = ( \readData[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~37feeder .extended_lut = "off";
defparam \Reg_file|mem~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N56
dffeas \Reg_file|mem~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~37 .is_wysiwyg = "true";
defparam \Reg_file|mem~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N8
dffeas \Reg_file|mem~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~69 .is_wysiwyg = "true";
defparam \Reg_file|mem~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N38
dffeas \Reg_file|mem~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~101 .is_wysiwyg = "true";
defparam \Reg_file|mem~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N46
dffeas \Reg_file|mem~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~5 .is_wysiwyg = "true";
defparam \Reg_file|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N36
cyclonev_lcell_comb \Reg_file|mem~537 (
// Equation(s):
// \Reg_file|mem~537_combout  = ( \Reg_file|mem~101_q  & ( \Reg_file|mem~5_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~69_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~37_q ))) 
// ) ) ) # ( !\Reg_file|mem~101_q  & ( \Reg_file|mem~5_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~69_q )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~37_q  & (!\Instruction[17]~input_o ))) ) ) ) # ( 
// \Reg_file|mem~101_q  & ( !\Reg_file|mem~5_q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o  & \Reg_file|mem~69_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~37_q ))) ) ) ) # ( !\Reg_file|mem~101_q  & 
// ( !\Reg_file|mem~5_q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o  & \Reg_file|mem~69_q )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~37_q  & (!\Instruction[17]~input_o ))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~37_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~69_q ),
	.datae(!\Reg_file|mem~101_q ),
	.dataf(!\Reg_file|mem~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~537 .extended_lut = "off";
defparam \Reg_file|mem~537 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file|mem~537 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N14
dffeas \Reg_file|mem~197 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~197 .is_wysiwyg = "true";
defparam \Reg_file|mem~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N16
dffeas \Reg_file|mem~133 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~133 .is_wysiwyg = "true";
defparam \Reg_file|mem~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N8
dffeas \Reg_file|mem~229 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~229 .is_wysiwyg = "true";
defparam \Reg_file|mem~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N48
cyclonev_lcell_comb \Reg_file|mem~165feeder (
// Equation(s):
// \Reg_file|mem~165feeder_combout  = ( \readData[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~165feeder .extended_lut = "off";
defparam \Reg_file|mem~165feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~165feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N49
dffeas \Reg_file|mem~165 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~165 .is_wysiwyg = "true";
defparam \Reg_file|mem~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \Reg_file|mem~538 (
// Equation(s):
// \Reg_file|mem~538_combout  = ( \Reg_file|mem~229_q  & ( \Reg_file|mem~165_q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|mem~133_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~197_q ))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~229_q  
// & ( \Reg_file|mem~165_q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|mem~133_q )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~197_q  & ((!\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|mem~229_q  & ( 
// !\Reg_file|mem~165_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~133_q  & !\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~197_q ))) ) ) ) # ( !\Reg_file|mem~229_q  & ( 
// !\Reg_file|mem~165_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~133_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~197_q )))) ) ) )

	.dataa(!\Reg_file|mem~197_q ),
	.datab(!\Reg_file|mem~133_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~229_q ),
	.dataf(!\Reg_file|mem~165_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~538 .extended_lut = "off";
defparam \Reg_file|mem~538 .lut_mask = 64'h3500350F35F035FF;
defparam \Reg_file|mem~538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N28
dffeas \Reg_file|mem~421 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~421 .is_wysiwyg = "true";
defparam \Reg_file|mem~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N46
dffeas \Reg_file|mem~453 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~453 .is_wysiwyg = "true";
defparam \Reg_file|mem~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N14
dffeas \Reg_file|mem~485 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~485 .is_wysiwyg = "true";
defparam \Reg_file|mem~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N34
dffeas \Reg_file|mem~389 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~389 .is_wysiwyg = "true";
defparam \Reg_file|mem~389 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N12
cyclonev_lcell_comb \Reg_file|mem~540 (
// Equation(s):
// \Reg_file|mem~540_combout  = ( \Reg_file|mem~485_q  & ( \Reg_file|mem~389_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|mem~421_q ))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|mem~453_q 
// )))) ) ) ) # ( !\Reg_file|mem~485_q  & ( \Reg_file|mem~389_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|mem~421_q ))) # (\Instruction[17]~input_o  & (((\Reg_file|mem~453_q  & !\Instruction[16]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~485_q  & ( !\Reg_file|mem~389_q  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~421_q  & ((\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|mem~453_q )))) ) ) ) # ( 
// !\Reg_file|mem~485_q  & ( !\Reg_file|mem~389_q  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~421_q  & ((\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Reg_file|mem~453_q  & !\Instruction[16]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~421_q ),
	.datab(!\Reg_file|mem~453_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~485_q ),
	.dataf(!\Reg_file|mem~389_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~540 .extended_lut = "off";
defparam \Reg_file|mem~540 .lut_mask = 64'h0350035FF350F35F;
defparam \Reg_file|mem~540 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N55
dffeas \Reg_file|mem~325 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~325 .is_wysiwyg = "true";
defparam \Reg_file|mem~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \Reg_file|mem~293feeder (
// Equation(s):
// \Reg_file|mem~293feeder_combout  = ( \readData[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~293feeder .extended_lut = "off";
defparam \Reg_file|mem~293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N43
dffeas \Reg_file|mem~293 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~293 .is_wysiwyg = "true";
defparam \Reg_file|mem~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N20
dffeas \Reg_file|mem~357 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~357 .is_wysiwyg = "true";
defparam \Reg_file|mem~357 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \Reg_file|mem~261feeder (
// Equation(s):
// \Reg_file|mem~261feeder_combout  = ( \readData[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~261feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~261feeder .extended_lut = "off";
defparam \Reg_file|mem~261feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~261feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N41
dffeas \Reg_file|mem~261 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~261 .is_wysiwyg = "true";
defparam \Reg_file|mem~261 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \Reg_file|mem~539 (
// Equation(s):
// \Reg_file|mem~539_combout  = ( \Reg_file|mem~357_q  & ( \Reg_file|mem~261_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|mem~293_q )))) # (\Instruction[17]~input_o  & (((\Reg_file|mem~325_q )) # (\Instruction[16]~input_o 
// ))) ) ) ) # ( !\Reg_file|mem~357_q  & ( \Reg_file|mem~261_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|mem~293_q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & (\Reg_file|mem~325_q ))) ) ) ) # ( 
// \Reg_file|mem~357_q  & ( !\Reg_file|mem~261_q  & ( (!\Instruction[17]~input_o  & (\Instruction[16]~input_o  & ((\Reg_file|mem~293_q )))) # (\Instruction[17]~input_o  & (((\Reg_file|mem~325_q )) # (\Instruction[16]~input_o ))) ) ) ) # ( 
// !\Reg_file|mem~357_q  & ( !\Reg_file|mem~261_q  & ( (!\Instruction[17]~input_o  & (\Instruction[16]~input_o  & ((\Reg_file|mem~293_q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & (\Reg_file|mem~325_q ))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~325_q ),
	.datad(!\Reg_file|mem~293_q ),
	.datae(!\Reg_file|mem~357_q ),
	.dataf(!\Reg_file|mem~261_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~539 .extended_lut = "off";
defparam \Reg_file|mem~539 .lut_mask = 64'h042615378CAE9DBF;
defparam \Reg_file|mem~539 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N54
cyclonev_lcell_comb \Reg_file|mem~541 (
// Equation(s):
// \Reg_file|mem~541_combout  = ( \Instruction[18]~input_o  & ( \Reg_file|mem~539_combout  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~538_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~540_combout ))) ) ) ) # ( !\Instruction[18]~input_o  & ( 
// \Reg_file|mem~539_combout  & ( (\Instruction[19]~input_o ) # (\Reg_file|mem~537_combout ) ) ) ) # ( \Instruction[18]~input_o  & ( !\Reg_file|mem~539_combout  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~538_combout )) # (\Instruction[19]~input_o  & 
// ((\Reg_file|mem~540_combout ))) ) ) ) # ( !\Instruction[18]~input_o  & ( !\Reg_file|mem~539_combout  & ( (\Reg_file|mem~537_combout  & !\Instruction[19]~input_o ) ) ) )

	.dataa(!\Reg_file|mem~537_combout ),
	.datab(!\Reg_file|mem~538_combout ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~540_combout ),
	.datae(!\Instruction[18]~input_o ),
	.dataf(!\Reg_file|mem~539_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~541 .extended_lut = "off";
defparam \Reg_file|mem~541 .lut_mask = 64'h5050303F5F5F303F;
defparam \Reg_file|mem~541 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \Instruction[5]~input (
	.i(Instruction[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[5]~input_o ));
// synopsys translate_off
defparam \Instruction[5]~input .bus_hold = "false";
defparam \Instruction[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N15
cyclonev_lcell_comb \ALU_ins|Add0~21 (
// Equation(s):
// \ALU_ins|Add0~21_sumout  = SUM(( \Reg_file|mem~541_combout  ) + ( \Instruction[5]~input_o  ) + ( \ALU_ins|Add0~18  ))
// \ALU_ins|Add0~22  = CARRY(( \Reg_file|mem~541_combout  ) + ( \Instruction[5]~input_o  ) + ( \ALU_ins|Add0~18  ))

	.dataa(gnd),
	.datab(!\Reg_file|mem~541_combout ),
	.datac(!\Instruction[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~21_sumout ),
	.cout(\ALU_ins|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~21 .extended_lut = "off";
defparam \ALU_ins|Add0~21 .lut_mask = 64'h0000F0F000003333;
defparam \ALU_ins|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \readData[6]~input (
	.i(readData[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[6]~input_o ));
// synopsys translate_off
defparam \readData[6]~input .bus_hold = "false";
defparam \readData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N27
cyclonev_lcell_comb \Reg_file|mem~70feeder (
// Equation(s):
// \Reg_file|mem~70feeder_combout  = ( \readData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~70feeder .extended_lut = "off";
defparam \Reg_file|mem~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N28
dffeas \Reg_file|mem~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~70 .is_wysiwyg = "true";
defparam \Reg_file|mem~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N18
cyclonev_lcell_comb \Reg_file|mem~198feeder (
// Equation(s):
// \Reg_file|mem~198feeder_combout  = ( \readData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~198feeder .extended_lut = "off";
defparam \Reg_file|mem~198feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~198feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N19
dffeas \Reg_file|mem~198 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~198 .is_wysiwyg = "true";
defparam \Reg_file|mem~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N14
dffeas \Reg_file|mem~454 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~454 .is_wysiwyg = "true";
defparam \Reg_file|mem~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N7
dffeas \Reg_file|mem~326 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~326 .is_wysiwyg = "true";
defparam \Reg_file|mem~326 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \Reg_file|mem~544 (
// Equation(s):
// \Reg_file|mem~544_combout  = ( \Reg_file|mem~454_q  & ( \Reg_file|mem~326_q  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~70_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~198_q )))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~454_q  
// & ( \Reg_file|mem~326_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~70_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~198_q ))))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~454_q  & ( !\Reg_file|mem~326_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~70_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~198_q ))))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~454_q  & ( !\Reg_file|mem~326_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~70_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~198_q ))))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~70_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~198_q ),
	.datae(!\Reg_file|mem~454_q ),
	.dataf(!\Reg_file|mem~326_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~544 .extended_lut = "off";
defparam \Reg_file|mem~544 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|mem~544 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \Reg_file|mem~38feeder (
// Equation(s):
// \Reg_file|mem~38feeder_combout  = ( \readData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~38feeder .extended_lut = "off";
defparam \Reg_file|mem~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N22
dffeas \Reg_file|mem~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~38 .is_wysiwyg = "true";
defparam \Reg_file|mem~38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \Reg_file|mem~166feeder (
// Equation(s):
// \Reg_file|mem~166feeder_combout  = ( \readData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~166feeder .extended_lut = "off";
defparam \Reg_file|mem~166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~166feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N16
dffeas \Reg_file|mem~166 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~166 .is_wysiwyg = "true";
defparam \Reg_file|mem~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N32
dffeas \Reg_file|mem~422 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~422 .is_wysiwyg = "true";
defparam \Reg_file|mem~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N55
dffeas \Reg_file|mem~294 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~294 .is_wysiwyg = "true";
defparam \Reg_file|mem~294 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \Reg_file|mem~543 (
// Equation(s):
// \Reg_file|mem~543_combout  = ( \Reg_file|mem~422_q  & ( \Reg_file|mem~294_q  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~38_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~166_q )))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~422_q  
// & ( \Reg_file|mem~294_q  & ( (!\Instruction[18]~input_o  & (((\Reg_file|mem~38_q )) # (\Instruction[19]~input_o ))) # (\Instruction[18]~input_o  & (!\Instruction[19]~input_o  & ((\Reg_file|mem~166_q )))) ) ) ) # ( \Reg_file|mem~422_q  & ( 
// !\Reg_file|mem~294_q  & ( (!\Instruction[18]~input_o  & (!\Instruction[19]~input_o  & (\Reg_file|mem~38_q ))) # (\Instruction[18]~input_o  & (((\Reg_file|mem~166_q )) # (\Instruction[19]~input_o ))) ) ) ) # ( !\Reg_file|mem~422_q  & ( !\Reg_file|mem~294_q 
//  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~38_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~166_q ))))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~38_q ),
	.datad(!\Reg_file|mem~166_q ),
	.datae(!\Reg_file|mem~422_q ),
	.dataf(!\Reg_file|mem~294_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~543 .extended_lut = "off";
defparam \Reg_file|mem~543 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Reg_file|mem~543 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N33
cyclonev_lcell_comb \Reg_file|mem~134feeder (
// Equation(s):
// \Reg_file|mem~134feeder_combout  = ( \readData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~134feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~134feeder .extended_lut = "off";
defparam \Reg_file|mem~134feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~134feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N34
dffeas \Reg_file|mem~134 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~134 .is_wysiwyg = "true";
defparam \Reg_file|mem~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \Reg_file|mem~6feeder (
// Equation(s):
// \Reg_file|mem~6feeder_combout  = ( \readData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~6feeder .extended_lut = "off";
defparam \Reg_file|mem~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N40
dffeas \Reg_file|mem~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~6 .is_wysiwyg = "true";
defparam \Reg_file|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \Reg_file|mem~262feeder (
// Equation(s):
// \Reg_file|mem~262feeder_combout  = ( \readData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~262feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~262feeder .extended_lut = "off";
defparam \Reg_file|mem~262feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~262feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N58
dffeas \Reg_file|mem~262 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~262 .is_wysiwyg = "true";
defparam \Reg_file|mem~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N53
dffeas \Reg_file|mem~390 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~390 .is_wysiwyg = "true";
defparam \Reg_file|mem~390 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N51
cyclonev_lcell_comb \Reg_file|mem~542 (
// Equation(s):
// \Reg_file|mem~542_combout  = ( \Reg_file|mem~390_q  & ( \Instruction[19]~input_o  & ( (\Reg_file|mem~262_q ) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~390_q  & ( \Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & \Reg_file|mem~262_q 
// ) ) ) ) # ( \Reg_file|mem~390_q  & ( !\Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & ((\Reg_file|mem~6_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~134_q )) ) ) ) # ( !\Reg_file|mem~390_q  & ( !\Instruction[19]~input_o  & ( 
// (!\Instruction[18]~input_o  & ((\Reg_file|mem~6_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~134_q )) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|mem~134_q ),
	.datac(!\Reg_file|mem~6_q ),
	.datad(!\Reg_file|mem~262_q ),
	.datae(!\Reg_file|mem~390_q ),
	.dataf(!\Instruction[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~542 .extended_lut = "off";
defparam \Reg_file|mem~542 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Reg_file|mem~542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N16
dffeas \Reg_file|mem~358 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~358 .is_wysiwyg = "true";
defparam \Reg_file|mem~358 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \Reg_file|mem~486feeder (
// Equation(s):
// \Reg_file|mem~486feeder_combout  = ( \readData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~486feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~486feeder .extended_lut = "off";
defparam \Reg_file|mem~486feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~486feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N44
dffeas \Reg_file|mem~486 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~486feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~486 .is_wysiwyg = "true";
defparam \Reg_file|mem~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \Reg_file|mem~230 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~230 .is_wysiwyg = "true";
defparam \Reg_file|mem~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N11
dffeas \Reg_file|mem~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~102 .is_wysiwyg = "true";
defparam \Reg_file|mem~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \Reg_file|mem~545 (
// Equation(s):
// \Reg_file|mem~545_combout  = ( \Reg_file|mem~230_q  & ( \Reg_file|mem~102_q  & ( (!\Instruction[19]~input_o ) # ((!\Instruction[18]~input_o  & (\Reg_file|mem~358_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~486_q )))) ) ) ) # ( !\Reg_file|mem~230_q 
//  & ( \Reg_file|mem~102_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~358_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~486_q ))))) ) ) ) # ( 
// \Reg_file|mem~230_q  & ( !\Reg_file|mem~102_q  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~358_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~486_q 
// ))))) ) ) ) # ( !\Reg_file|mem~230_q  & ( !\Reg_file|mem~102_q  & ( (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~358_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~486_q ))))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~358_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~486_q ),
	.datae(!\Reg_file|mem~230_q ),
	.dataf(!\Reg_file|mem~102_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~545 .extended_lut = "off";
defparam \Reg_file|mem~545 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Reg_file|mem~545 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N57
cyclonev_lcell_comb \Reg_file|mem~546 (
// Equation(s):
// \Reg_file|mem~546_combout  = ( \Instruction[17]~input_o  & ( \Reg_file|mem~545_combout  & ( (\Reg_file|mem~544_combout ) # (\Instruction[16]~input_o ) ) ) ) # ( !\Instruction[17]~input_o  & ( \Reg_file|mem~545_combout  & ( (!\Instruction[16]~input_o  & 
// ((\Reg_file|mem~542_combout ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~543_combout )) ) ) ) # ( \Instruction[17]~input_o  & ( !\Reg_file|mem~545_combout  & ( (!\Instruction[16]~input_o  & \Reg_file|mem~544_combout ) ) ) ) # ( 
// !\Instruction[17]~input_o  & ( !\Reg_file|mem~545_combout  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~542_combout ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~543_combout )) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~544_combout ),
	.datac(!\Reg_file|mem~543_combout ),
	.datad(!\Reg_file|mem~542_combout ),
	.datae(!\Instruction[17]~input_o ),
	.dataf(!\Reg_file|mem~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~546 .extended_lut = "off";
defparam \Reg_file|mem~546 .lut_mask = 64'h05AF222205AF7777;
defparam \Reg_file|mem~546 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \Instruction[6]~input (
	.i(Instruction[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[6]~input_o ));
// synopsys translate_off
defparam \Instruction[6]~input .bus_hold = "false";
defparam \Instruction[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \ALU_ins|Add0~25 (
// Equation(s):
// \ALU_ins|Add0~25_sumout  = SUM(( \Reg_file|mem~546_combout  ) + ( \Instruction[6]~input_o  ) + ( \ALU_ins|Add0~22  ))
// \ALU_ins|Add0~26  = CARRY(( \Reg_file|mem~546_combout  ) + ( \Instruction[6]~input_o  ) + ( \ALU_ins|Add0~22  ))

	.dataa(gnd),
	.datab(!\Reg_file|mem~546_combout ),
	.datac(!\Instruction[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~25_sumout ),
	.cout(\ALU_ins|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~25 .extended_lut = "off";
defparam \ALU_ins|Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \ALU_ins|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \Instruction[7]~input (
	.i(Instruction[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[7]~input_o ));
// synopsys translate_off
defparam \Instruction[7]~input .bus_hold = "false";
defparam \Instruction[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \readData[7]~input (
	.i(readData[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[7]~input_o ));
// synopsys translate_off
defparam \readData[7]~input .bus_hold = "false";
defparam \readData[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N57
cyclonev_lcell_comb \Reg_file|mem~39feeder (
// Equation(s):
// \Reg_file|mem~39feeder_combout  = ( \readData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~39feeder .extended_lut = "off";
defparam \Reg_file|mem~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N58
dffeas \Reg_file|mem~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~39 .is_wysiwyg = "true";
defparam \Reg_file|mem~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N15
cyclonev_lcell_comb \Reg_file|mem~7feeder (
// Equation(s):
// \Reg_file|mem~7feeder_combout  = ( \readData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~7feeder .extended_lut = "off";
defparam \Reg_file|mem~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N16
dffeas \Reg_file|mem~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~7 .is_wysiwyg = "true";
defparam \Reg_file|mem~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N50
dffeas \Reg_file|mem~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~103 .is_wysiwyg = "true";
defparam \Reg_file|mem~103 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N9
cyclonev_lcell_comb \Reg_file|mem~71feeder (
// Equation(s):
// \Reg_file|mem~71feeder_combout  = ( \readData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~71feeder .extended_lut = "off";
defparam \Reg_file|mem~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N10
dffeas \Reg_file|mem~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~71 .is_wysiwyg = "true";
defparam \Reg_file|mem~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N48
cyclonev_lcell_comb \Reg_file|mem~547 (
// Equation(s):
// \Reg_file|mem~547_combout  = ( \Reg_file|mem~103_q  & ( \Reg_file|mem~71_q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|mem~7_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~39_q ))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~103_q  & ( 
// \Reg_file|mem~71_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~7_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~39_q )))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~103_q  & ( !\Reg_file|mem~71_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~7_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~39_q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )))) 
// ) ) ) # ( !\Reg_file|mem~103_q  & ( !\Reg_file|mem~71_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~7_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~39_q )))) ) ) )

	.dataa(!\Reg_file|mem~39_q ),
	.datab(!\Reg_file|mem~7_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~103_q ),
	.dataf(!\Reg_file|mem~71_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~547 .extended_lut = "off";
defparam \Reg_file|mem~547 .lut_mask = 64'h3050305F3F503F5F;
defparam \Reg_file|mem~547 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N15
cyclonev_lcell_comb \Reg_file|mem~199feeder (
// Equation(s):
// \Reg_file|mem~199feeder_combout  = ( \readData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~199feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~199feeder .extended_lut = "off";
defparam \Reg_file|mem~199feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~199feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N16
dffeas \Reg_file|mem~199 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~199 .is_wysiwyg = "true";
defparam \Reg_file|mem~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N33
cyclonev_lcell_comb \Reg_file|mem~135feeder (
// Equation(s):
// \Reg_file|mem~135feeder_combout  = ( \readData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~135feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~135feeder .extended_lut = "off";
defparam \Reg_file|mem~135feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~135feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N34
dffeas \Reg_file|mem~135 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~135 .is_wysiwyg = "true";
defparam \Reg_file|mem~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N11
dffeas \Reg_file|mem~231 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~231 .is_wysiwyg = "true";
defparam \Reg_file|mem~231 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N51
cyclonev_lcell_comb \Reg_file|mem~167feeder (
// Equation(s):
// \Reg_file|mem~167feeder_combout  = ( \readData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~167feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~167feeder .extended_lut = "off";
defparam \Reg_file|mem~167feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~167feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N52
dffeas \Reg_file|mem~167 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~167 .is_wysiwyg = "true";
defparam \Reg_file|mem~167 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N9
cyclonev_lcell_comb \Reg_file|mem~548 (
// Equation(s):
// \Reg_file|mem~548_combout  = ( \Reg_file|mem~231_q  & ( \Reg_file|mem~167_q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|mem~135_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~199_q ))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~231_q  
// & ( \Reg_file|mem~167_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~135_q ) # (\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~199_q  & (!\Instruction[16]~input_o ))) ) ) ) # ( \Reg_file|mem~231_q  & ( 
// !\Reg_file|mem~167_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o  & \Reg_file|mem~135_q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~199_q ))) ) ) ) # ( !\Reg_file|mem~231_q  & ( 
// !\Reg_file|mem~167_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~135_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~199_q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|mem~199_q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|mem~135_q ),
	.datae(!\Reg_file|mem~231_q ),
	.dataf(!\Reg_file|mem~167_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~548 .extended_lut = "off";
defparam \Reg_file|mem~548 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Reg_file|mem~548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N45
cyclonev_lcell_comb \Reg_file|mem~295feeder (
// Equation(s):
// \Reg_file|mem~295feeder_combout  = ( \readData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~295feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~295feeder .extended_lut = "off";
defparam \Reg_file|mem~295feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~295feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N46
dffeas \Reg_file|mem~295 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~295 .is_wysiwyg = "true";
defparam \Reg_file|mem~295 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \Reg_file|mem~327feeder (
// Equation(s):
// \Reg_file|mem~327feeder_combout  = ( \readData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~327feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~327feeder .extended_lut = "off";
defparam \Reg_file|mem~327feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~327feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N58
dffeas \Reg_file|mem~327 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~327feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~327 .is_wysiwyg = "true";
defparam \Reg_file|mem~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N8
dffeas \Reg_file|mem~359 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~359 .is_wysiwyg = "true";
defparam \Reg_file|mem~359 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \Reg_file|mem~263feeder (
// Equation(s):
// \Reg_file|mem~263feeder_combout  = ( \readData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~263feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~263feeder .extended_lut = "off";
defparam \Reg_file|mem~263feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~263feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N17
dffeas \Reg_file|mem~263 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~263 .is_wysiwyg = "true";
defparam \Reg_file|mem~263 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \Reg_file|mem~549 (
// Equation(s):
// \Reg_file|mem~549_combout  = ( \Reg_file|mem~359_q  & ( \Reg_file|mem~263_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~327_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~295_q 
// ))) ) ) ) # ( !\Reg_file|mem~359_q  & ( \Reg_file|mem~263_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~327_q )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~295_q  & ((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~359_q  & ( !\Reg_file|mem~263_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~327_q  & \Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~295_q ))) ) ) ) # ( 
// !\Reg_file|mem~359_q  & ( !\Reg_file|mem~263_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~327_q  & \Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~295_q  & ((!\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~295_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~327_q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~359_q ),
	.dataf(!\Reg_file|mem~263_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~549 .extended_lut = "off";
defparam \Reg_file|mem~549 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Reg_file|mem~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N55
dffeas \Reg_file|mem~391 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~391 .is_wysiwyg = "true";
defparam \Reg_file|mem~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N4
dffeas \Reg_file|mem~423 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~423 .is_wysiwyg = "true";
defparam \Reg_file|mem~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N26
dffeas \Reg_file|mem~487 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~487 .is_wysiwyg = "true";
defparam \Reg_file|mem~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N50
dffeas \Reg_file|mem~455 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~455 .is_wysiwyg = "true";
defparam \Reg_file|mem~455 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N24
cyclonev_lcell_comb \Reg_file|mem~550 (
// Equation(s):
// \Reg_file|mem~550_combout  = ( \Reg_file|mem~487_q  & ( \Reg_file|mem~455_q  & ( ((!\Instruction[16]~input_o  & (\Reg_file|mem~391_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~423_q )))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~487_q  
// & ( \Reg_file|mem~455_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~391_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~423_q ))))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~487_q  & ( !\Reg_file|mem~455_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~391_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~423_q ))))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~487_q  & ( !\Reg_file|mem~455_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~391_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~423_q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|mem~391_q ),
	.datac(!\Reg_file|mem~423_q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~487_q ),
	.dataf(!\Reg_file|mem~455_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~550 .extended_lut = "off";
defparam \Reg_file|mem~550 .lut_mask = 64'h220A225F770A775F;
defparam \Reg_file|mem~550 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N42
cyclonev_lcell_comb \Reg_file|mem~551 (
// Equation(s):
// \Reg_file|mem~551_combout  = ( \Reg_file|mem~549_combout  & ( \Reg_file|mem~550_combout  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~547_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~548_combout )))) # (\Instruction[19]~input_o ) ) ) ) # 
// ( !\Reg_file|mem~549_combout  & ( \Reg_file|mem~550_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~547_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~548_combout ))))) # (\Instruction[19]~input_o  & 
// (((\Instruction[18]~input_o )))) ) ) ) # ( \Reg_file|mem~549_combout  & ( !\Reg_file|mem~550_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~547_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~548_combout 
// ))))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( !\Reg_file|mem~549_combout  & ( !\Reg_file|mem~550_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~547_combout )) # 
// (\Instruction[18]~input_o  & ((\Reg_file|mem~548_combout ))))) ) ) )

	.dataa(!\Reg_file|mem~547_combout ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~548_combout ),
	.datae(!\Reg_file|mem~549_combout ),
	.dataf(!\Reg_file|mem~550_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~551 .extended_lut = "off";
defparam \Reg_file|mem~551 .lut_mask = 64'h404C707C434F737F;
defparam \Reg_file|mem~551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N21
cyclonev_lcell_comb \ALU_ins|Add0~29 (
// Equation(s):
// \ALU_ins|Add0~29_sumout  = SUM(( \Instruction[7]~input_o  ) + ( \Reg_file|mem~551_combout  ) + ( \ALU_ins|Add0~26  ))
// \ALU_ins|Add0~30  = CARRY(( \Instruction[7]~input_o  ) + ( \Reg_file|mem~551_combout  ) + ( \ALU_ins|Add0~26  ))

	.dataa(!\Instruction[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|mem~551_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~29_sumout ),
	.cout(\ALU_ins|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~29 .extended_lut = "off";
defparam \ALU_ins|Add0~29 .lut_mask = 64'h0000FF0000005555;
defparam \ALU_ins|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \Instruction[8]~input (
	.i(Instruction[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[8]~input_o ));
// synopsys translate_off
defparam \Instruction[8]~input .bus_hold = "false";
defparam \Instruction[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \readData[8]~input (
	.i(readData[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[8]~input_o ));
// synopsys translate_off
defparam \readData[8]~input .bus_hold = "false";
defparam \readData[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \Reg_file|mem~72feeder (
// Equation(s):
// \Reg_file|mem~72feeder_combout  = ( \readData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~72feeder .extended_lut = "off";
defparam \Reg_file|mem~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N49
dffeas \Reg_file|mem~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~72 .is_wysiwyg = "true";
defparam \Reg_file|mem~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \Reg_file|mem~328feeder (
// Equation(s):
// \Reg_file|mem~328feeder_combout  = ( \readData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~328feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~328feeder .extended_lut = "off";
defparam \Reg_file|mem~328feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~328feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N37
dffeas \Reg_file|mem~328 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~328 .is_wysiwyg = "true";
defparam \Reg_file|mem~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N41
dffeas \Reg_file|mem~456 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~456 .is_wysiwyg = "true";
defparam \Reg_file|mem~456 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \Reg_file|mem~200feeder (
// Equation(s):
// \Reg_file|mem~200feeder_combout  = ( \readData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~200feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~200feeder .extended_lut = "off";
defparam \Reg_file|mem~200feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~200feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N43
dffeas \Reg_file|mem~200 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~200 .is_wysiwyg = "true";
defparam \Reg_file|mem~200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N39
cyclonev_lcell_comb \Reg_file|mem~554 (
// Equation(s):
// \Reg_file|mem~554_combout  = ( \Reg_file|mem~456_q  & ( \Reg_file|mem~200_q  & ( ((!\Instruction[19]~input_o  & (\Reg_file|mem~72_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~328_q )))) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~456_q  
// & ( \Reg_file|mem~200_q  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~72_q ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~328_q  & !\Instruction[18]~input_o )))) ) ) ) # ( \Reg_file|mem~456_q  & ( 
// !\Reg_file|mem~200_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~72_q  & ((!\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~328_q )))) ) ) ) # ( !\Reg_file|mem~456_q  & ( 
// !\Reg_file|mem~200_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~72_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~328_q ))))) ) ) )

	.dataa(!\Reg_file|mem~72_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~328_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~456_q ),
	.dataf(!\Reg_file|mem~200_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~554 .extended_lut = "off";
defparam \Reg_file|mem~554 .lut_mask = 64'h4700473347CC47FF;
defparam \Reg_file|mem~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N39
cyclonev_lcell_comb \Reg_file|mem~104feeder (
// Equation(s):
// \Reg_file|mem~104feeder_combout  = ( \readData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~104feeder .extended_lut = "off";
defparam \Reg_file|mem~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N40
dffeas \Reg_file|mem~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~104 .is_wysiwyg = "true";
defparam \Reg_file|mem~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N2
dffeas \Reg_file|mem~360 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~360 .is_wysiwyg = "true";
defparam \Reg_file|mem~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N32
dffeas \Reg_file|mem~488 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~488 .is_wysiwyg = "true";
defparam \Reg_file|mem~488 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N57
cyclonev_lcell_comb \Reg_file|mem~232feeder (
// Equation(s):
// \Reg_file|mem~232feeder_combout  = ( \readData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~232feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~232feeder .extended_lut = "off";
defparam \Reg_file|mem~232feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~232feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N58
dffeas \Reg_file|mem~232 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~232 .is_wysiwyg = "true";
defparam \Reg_file|mem~232 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \Reg_file|mem~555 (
// Equation(s):
// \Reg_file|mem~555_combout  = ( \Reg_file|mem~488_q  & ( \Reg_file|mem~232_q  & ( ((!\Instruction[19]~input_o  & (\Reg_file|mem~104_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~360_q )))) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~488_q  
// & ( \Reg_file|mem~232_q  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~104_q ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~360_q  & !\Instruction[18]~input_o )))) ) ) ) # ( \Reg_file|mem~488_q  & ( 
// !\Reg_file|mem~232_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~104_q  & ((!\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~360_q )))) ) ) ) # ( !\Reg_file|mem~488_q  & ( 
// !\Reg_file|mem~232_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~104_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~360_q ))))) ) ) )

	.dataa(!\Reg_file|mem~104_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~360_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~488_q ),
	.dataf(!\Reg_file|mem~232_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~555 .extended_lut = "off";
defparam \Reg_file|mem~555 .lut_mask = 64'h4700473347CC47FF;
defparam \Reg_file|mem~555 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \Reg_file|mem~264feeder (
// Equation(s):
// \Reg_file|mem~264feeder_combout  = ( \readData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~264feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~264feeder .extended_lut = "off";
defparam \Reg_file|mem~264feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~264feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N28
dffeas \Reg_file|mem~264 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~264 .is_wysiwyg = "true";
defparam \Reg_file|mem~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N49
dffeas \Reg_file|mem~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~8 .is_wysiwyg = "true";
defparam \Reg_file|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \Reg_file|mem~136feeder (
// Equation(s):
// \Reg_file|mem~136feeder_combout  = ( \readData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~136feeder .extended_lut = "off";
defparam \Reg_file|mem~136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~136feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N19
dffeas \Reg_file|mem~136 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~136 .is_wysiwyg = "true";
defparam \Reg_file|mem~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N59
dffeas \Reg_file|mem~392 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~392 .is_wysiwyg = "true";
defparam \Reg_file|mem~392 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N57
cyclonev_lcell_comb \Reg_file|mem~552 (
// Equation(s):
// \Reg_file|mem~552_combout  = ( \Reg_file|mem~392_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~136_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~392_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~136_q 
// ) ) ) ) # ( \Reg_file|mem~392_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~8_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~264_q )) ) ) ) # ( !\Reg_file|mem~392_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & ((\Reg_file|mem~8_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~264_q )) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~264_q ),
	.datac(!\Reg_file|mem~8_q ),
	.datad(!\Reg_file|mem~136_q ),
	.datae(!\Reg_file|mem~392_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~552 .extended_lut = "off";
defparam \Reg_file|mem~552 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Reg_file|mem~552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \Reg_file|mem~168feeder (
// Equation(s):
// \Reg_file|mem~168feeder_combout  = ( \readData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~168feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~168feeder .extended_lut = "off";
defparam \Reg_file|mem~168feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~168feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N32
dffeas \Reg_file|mem~168 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~168 .is_wysiwyg = "true";
defparam \Reg_file|mem~168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \Reg_file|mem~40feeder (
// Equation(s):
// \Reg_file|mem~40feeder_combout  = ( \readData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~40feeder .extended_lut = "off";
defparam \Reg_file|mem~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N1
dffeas \Reg_file|mem~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~40 .is_wysiwyg = "true";
defparam \Reg_file|mem~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \Reg_file|mem~296feeder (
// Equation(s):
// \Reg_file|mem~296feeder_combout  = ( \readData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~296feeder .extended_lut = "off";
defparam \Reg_file|mem~296feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~296feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N38
dffeas \Reg_file|mem~296 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~296 .is_wysiwyg = "true";
defparam \Reg_file|mem~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N20
dffeas \Reg_file|mem~424 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~424 .is_wysiwyg = "true";
defparam \Reg_file|mem~424 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N18
cyclonev_lcell_comb \Reg_file|mem~553 (
// Equation(s):
// \Reg_file|mem~553_combout  = ( \Reg_file|mem~424_q  & ( \Instruction[18]~input_o  & ( (\Instruction[19]~input_o ) # (\Reg_file|mem~168_q ) ) ) ) # ( !\Reg_file|mem~424_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~168_q  & !\Instruction[19]~input_o 
// ) ) ) ) # ( \Reg_file|mem~424_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~40_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~296_q ))) ) ) ) # ( !\Reg_file|mem~424_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & (\Reg_file|mem~40_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~296_q ))) ) ) )

	.dataa(!\Reg_file|mem~168_q ),
	.datab(!\Reg_file|mem~40_q ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~296_q ),
	.datae(!\Reg_file|mem~424_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~553 .extended_lut = "off";
defparam \Reg_file|mem~553 .lut_mask = 64'h303F303F50505F5F;
defparam \Reg_file|mem~553 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N51
cyclonev_lcell_comb \Reg_file|mem~556 (
// Equation(s):
// \Reg_file|mem~556_combout  = ( \Reg_file|mem~552_combout  & ( \Reg_file|mem~553_combout  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & (\Reg_file|mem~554_combout )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~555_combout )))) ) ) ) 
// # ( !\Reg_file|mem~552_combout  & ( \Reg_file|mem~553_combout  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~554_combout  & ((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~555_combout )))) 
// ) ) ) # ( \Reg_file|mem~552_combout  & ( !\Reg_file|mem~553_combout  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|mem~554_combout ))) # (\Instruction[16]~input_o  & (((\Reg_file|mem~555_combout  & \Instruction[17]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~552_combout  & ( !\Reg_file|mem~553_combout  & ( (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~554_combout )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~555_combout ))))) ) ) )

	.dataa(!\Reg_file|mem~554_combout ),
	.datab(!\Reg_file|mem~555_combout ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~552_combout ),
	.dataf(!\Reg_file|mem~553_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~556 .extended_lut = "off";
defparam \Reg_file|mem~556 .lut_mask = 64'h0053F0530F53FF53;
defparam \Reg_file|mem~556 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \ALU_ins|Add0~33 (
// Equation(s):
// \ALU_ins|Add0~33_sumout  = SUM(( \Reg_file|mem~556_combout  ) + ( \Instruction[8]~input_o  ) + ( \ALU_ins|Add0~30  ))
// \ALU_ins|Add0~34  = CARRY(( \Reg_file|mem~556_combout  ) + ( \Instruction[8]~input_o  ) + ( \ALU_ins|Add0~30  ))

	.dataa(gnd),
	.datab(!\Instruction[8]~input_o ),
	.datac(!\Reg_file|mem~556_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~33_sumout ),
	.cout(\ALU_ins|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~33 .extended_lut = "off";
defparam \ALU_ins|Add0~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \ALU_ins|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \readData[9]~input (
	.i(readData[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[9]~input_o ));
// synopsys translate_off
defparam \readData[9]~input .bus_hold = "false";
defparam \readData[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \Reg_file|mem~201feeder (
// Equation(s):
// \Reg_file|mem~201feeder_combout  = ( \readData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~201feeder .extended_lut = "off";
defparam \Reg_file|mem~201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~201feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N46
dffeas \Reg_file|mem~201 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~201 .is_wysiwyg = "true";
defparam \Reg_file|mem~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N34
dffeas \Reg_file|mem~169 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~169 .is_wysiwyg = "true";
defparam \Reg_file|mem~169 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N21
cyclonev_lcell_comb \Reg_file|mem~137feeder (
// Equation(s):
// \Reg_file|mem~137feeder_combout  = ( \readData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~137feeder .extended_lut = "off";
defparam \Reg_file|mem~137feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~137feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N22
dffeas \Reg_file|mem~137 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~137 .is_wysiwyg = "true";
defparam \Reg_file|mem~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N50
dffeas \Reg_file|mem~233 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~233 .is_wysiwyg = "true";
defparam \Reg_file|mem~233 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \Reg_file|mem~558 (
// Equation(s):
// \Reg_file|mem~558_combout  = ( \Reg_file|mem~233_q  & ( \Instruction[16]~input_o  & ( (\Reg_file|mem~169_q ) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~233_q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & \Reg_file|mem~169_q 
// ) ) ) ) # ( \Reg_file|mem~233_q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|mem~137_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~201_q )) ) ) ) # ( !\Reg_file|mem~233_q  & ( !\Instruction[16]~input_o  & ( 
// (!\Instruction[17]~input_o  & ((\Reg_file|mem~137_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~201_q )) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|mem~201_q ),
	.datac(!\Reg_file|mem~169_q ),
	.datad(!\Reg_file|mem~137_q ),
	.datae(!\Reg_file|mem~233_q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~558 .extended_lut = "off";
defparam \Reg_file|mem~558 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \Reg_file|mem~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N4
dffeas \Reg_file|mem~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~41 .is_wysiwyg = "true";
defparam \Reg_file|mem~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N51
cyclonev_lcell_comb \Reg_file|mem~9feeder (
// Equation(s):
// \Reg_file|mem~9feeder_combout  = ( \readData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~9feeder .extended_lut = "off";
defparam \Reg_file|mem~9feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N52
dffeas \Reg_file|mem~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~9 .is_wysiwyg = "true";
defparam \Reg_file|mem~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N2
dffeas \Reg_file|mem~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~105 .is_wysiwyg = "true";
defparam \Reg_file|mem~105 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N51
cyclonev_lcell_comb \Reg_file|mem~73feeder (
// Equation(s):
// \Reg_file|mem~73feeder_combout  = ( \readData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~73feeder .extended_lut = "off";
defparam \Reg_file|mem~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N52
dffeas \Reg_file|mem~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~73 .is_wysiwyg = "true";
defparam \Reg_file|mem~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N0
cyclonev_lcell_comb \Reg_file|mem~557 (
// Equation(s):
// \Reg_file|mem~557_combout  = ( \Reg_file|mem~105_q  & ( \Reg_file|mem~73_q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|mem~9_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~41_q ))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~105_q  & ( 
// \Reg_file|mem~73_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~9_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~41_q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o )) ) ) ) # ( \Reg_file|mem~105_q 
//  & ( !\Reg_file|mem~73_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~9_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~41_q )))) # (\Instruction[17]~input_o  & (\Instruction[16]~input_o )) ) ) ) # ( 
// !\Reg_file|mem~105_q  & ( !\Reg_file|mem~73_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~9_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~41_q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~41_q ),
	.datad(!\Reg_file|mem~9_q ),
	.datae(!\Reg_file|mem~105_q ),
	.dataf(!\Reg_file|mem~73_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~557 .extended_lut = "off";
defparam \Reg_file|mem~557 .lut_mask = 64'h028A139B46CE57DF;
defparam \Reg_file|mem~557 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N12
cyclonev_lcell_comb \Reg_file|mem~297feeder (
// Equation(s):
// \Reg_file|mem~297feeder_combout  = ( \readData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~297feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~297feeder .extended_lut = "off";
defparam \Reg_file|mem~297feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~297feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N13
dffeas \Reg_file|mem~297 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~297 .is_wysiwyg = "true";
defparam \Reg_file|mem~297 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N3
cyclonev_lcell_comb \Reg_file|mem~265feeder (
// Equation(s):
// \Reg_file|mem~265feeder_combout  = ( \readData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~265feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~265feeder .extended_lut = "off";
defparam \Reg_file|mem~265feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~265feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N4
dffeas \Reg_file|mem~265 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~265 .is_wysiwyg = "true";
defparam \Reg_file|mem~265 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N20
dffeas \Reg_file|mem~361 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~361 .is_wysiwyg = "true";
defparam \Reg_file|mem~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N17
dffeas \Reg_file|mem~329 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~329 .is_wysiwyg = "true";
defparam \Reg_file|mem~329 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \Reg_file|mem~559 (
// Equation(s):
// \Reg_file|mem~559_combout  = ( \Reg_file|mem~361_q  & ( \Reg_file|mem~329_q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|mem~265_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~297_q ))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~361_q  
// & ( \Reg_file|mem~329_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~265_q ) # (\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~297_q  & (!\Instruction[17]~input_o ))) ) ) ) # ( \Reg_file|mem~361_q  & ( 
// !\Reg_file|mem~329_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & \Reg_file|mem~265_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~297_q ))) ) ) ) # ( !\Reg_file|mem~361_q  & ( 
// !\Reg_file|mem~329_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~265_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~297_q )))) ) ) )

	.dataa(!\Reg_file|mem~297_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~265_q ),
	.datae(!\Reg_file|mem~361_q ),
	.dataf(!\Reg_file|mem~329_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~559 .extended_lut = "off";
defparam \Reg_file|mem~559 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Reg_file|mem~559 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N38
dffeas \Reg_file|mem~393 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~393 .is_wysiwyg = "true";
defparam \Reg_file|mem~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N22
dffeas \Reg_file|mem~425 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~425 .is_wysiwyg = "true";
defparam \Reg_file|mem~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N50
dffeas \Reg_file|mem~489 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~489 .is_wysiwyg = "true";
defparam \Reg_file|mem~489 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \Reg_file|mem~457feeder (
// Equation(s):
// \Reg_file|mem~457feeder_combout  = ( \readData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~457feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~457feeder .extended_lut = "off";
defparam \Reg_file|mem~457feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~457feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N40
dffeas \Reg_file|mem~457 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~457 .is_wysiwyg = "true";
defparam \Reg_file|mem~457 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \Reg_file|mem~560 (
// Equation(s):
// \Reg_file|mem~560_combout  = ( \Reg_file|mem~489_q  & ( \Reg_file|mem~457_q  & ( ((!\Instruction[16]~input_o  & (\Reg_file|mem~393_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~425_q )))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~489_q  
// & ( \Reg_file|mem~457_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~393_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~425_q ))))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o )) ) ) ) # ( 
// \Reg_file|mem~489_q  & ( !\Reg_file|mem~457_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~393_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~425_q ))))) # (\Instruction[17]~input_o  & (\Instruction[16]~input_o )) 
// ) ) ) # ( !\Reg_file|mem~489_q  & ( !\Reg_file|mem~457_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~393_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~425_q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~393_q ),
	.datad(!\Reg_file|mem~425_q ),
	.datae(!\Reg_file|mem~489_q ),
	.dataf(!\Reg_file|mem~457_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~560 .extended_lut = "off";
defparam \Reg_file|mem~560 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Reg_file|mem~560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N12
cyclonev_lcell_comb \Reg_file|mem~561 (
// Equation(s):
// \Reg_file|mem~561_combout  = ( \Instruction[19]~input_o  & ( \Reg_file|mem~560_combout  & ( (\Instruction[18]~input_o ) # (\Reg_file|mem~559_combout ) ) ) ) # ( !\Instruction[19]~input_o  & ( \Reg_file|mem~560_combout  & ( (!\Instruction[18]~input_o  & 
// ((\Reg_file|mem~557_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~558_combout )) ) ) ) # ( \Instruction[19]~input_o  & ( !\Reg_file|mem~560_combout  & ( (\Reg_file|mem~559_combout  & !\Instruction[18]~input_o ) ) ) ) # ( 
// !\Instruction[19]~input_o  & ( !\Reg_file|mem~560_combout  & ( (!\Instruction[18]~input_o  & ((\Reg_file|mem~557_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~558_combout )) ) ) )

	.dataa(!\Reg_file|mem~558_combout ),
	.datab(!\Reg_file|mem~557_combout ),
	.datac(!\Reg_file|mem~559_combout ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Instruction[19]~input_o ),
	.dataf(!\Reg_file|mem~560_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~561 .extended_lut = "off";
defparam \Reg_file|mem~561 .lut_mask = 64'h33550F0033550FFF;
defparam \Reg_file|mem~561 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \Instruction[9]~input (
	.i(Instruction[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[9]~input_o ));
// synopsys translate_off
defparam \Instruction[9]~input .bus_hold = "false";
defparam \Instruction[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N27
cyclonev_lcell_comb \ALU_ins|Add0~37 (
// Equation(s):
// \ALU_ins|Add0~37_sumout  = SUM(( \Reg_file|mem~561_combout  ) + ( \Instruction[9]~input_o  ) + ( \ALU_ins|Add0~34  ))
// \ALU_ins|Add0~38  = CARRY(( \Reg_file|mem~561_combout  ) + ( \Instruction[9]~input_o  ) + ( \ALU_ins|Add0~34  ))

	.dataa(!\Reg_file|mem~561_combout ),
	.datab(gnd),
	.datac(!\Instruction[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~37_sumout ),
	.cout(\ALU_ins|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~37 .extended_lut = "off";
defparam \ALU_ins|Add0~37 .lut_mask = 64'h0000F0F000005555;
defparam \ALU_ins|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \readData[10]~input (
	.i(readData[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[10]~input_o ));
// synopsys translate_off
defparam \readData[10]~input .bus_hold = "false";
defparam \readData[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N45
cyclonev_lcell_comb \Reg_file|mem~106feeder (
// Equation(s):
// \Reg_file|mem~106feeder_combout  = ( \readData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~106feeder .extended_lut = "off";
defparam \Reg_file|mem~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N46
dffeas \Reg_file|mem~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~106 .is_wysiwyg = "true";
defparam \Reg_file|mem~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N49
dffeas \Reg_file|mem~362 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~362 .is_wysiwyg = "true";
defparam \Reg_file|mem~362 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N27
cyclonev_lcell_comb \Reg_file|mem~234feeder (
// Equation(s):
// \Reg_file|mem~234feeder_combout  = ( \readData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~234feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~234feeder .extended_lut = "off";
defparam \Reg_file|mem~234feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~234feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N29
dffeas \Reg_file|mem~234 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~234 .is_wysiwyg = "true";
defparam \Reg_file|mem~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N23
dffeas \Reg_file|mem~490 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~490 .is_wysiwyg = "true";
defparam \Reg_file|mem~490 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N21
cyclonev_lcell_comb \Reg_file|mem~565 (
// Equation(s):
// \Reg_file|mem~565_combout  = ( \Reg_file|mem~490_q  & ( \Instruction[19]~input_o  & ( (\Instruction[18]~input_o ) # (\Reg_file|mem~362_q ) ) ) ) # ( !\Reg_file|mem~490_q  & ( \Instruction[19]~input_o  & ( (\Reg_file|mem~362_q  & !\Instruction[18]~input_o 
// ) ) ) ) # ( \Reg_file|mem~490_q  & ( !\Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~106_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~234_q ))) ) ) ) # ( !\Reg_file|mem~490_q  & ( !\Instruction[19]~input_o  & ( 
// (!\Instruction[18]~input_o  & (\Reg_file|mem~106_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~234_q ))) ) ) )

	.dataa(!\Reg_file|mem~106_q ),
	.datab(!\Reg_file|mem~362_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~234_q ),
	.datae(!\Reg_file|mem~490_q ),
	.dataf(!\Instruction[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~565 .extended_lut = "off";
defparam \Reg_file|mem~565 .lut_mask = 64'h505F505F30303F3F;
defparam \Reg_file|mem~565 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N7
dffeas \Reg_file|mem~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~10 .is_wysiwyg = "true";
defparam \Reg_file|mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N37
dffeas \Reg_file|mem~138 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~138 .is_wysiwyg = "true";
defparam \Reg_file|mem~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N14
dffeas \Reg_file|mem~394 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~394 .is_wysiwyg = "true";
defparam \Reg_file|mem~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N43
dffeas \Reg_file|mem~266 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~266 .is_wysiwyg = "true";
defparam \Reg_file|mem~266 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \Reg_file|mem~562 (
// Equation(s):
// \Reg_file|mem~562_combout  = ( \Reg_file|mem~394_q  & ( \Reg_file|mem~266_q  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~10_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~138_q )))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~394_q  
// & ( \Reg_file|mem~266_q  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o )) # (\Reg_file|mem~10_q ))) # (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o  & \Reg_file|mem~138_q )))) ) ) ) # ( \Reg_file|mem~394_q  & ( 
// !\Reg_file|mem~266_q  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~10_q  & (!\Instruction[19]~input_o ))) # (\Instruction[18]~input_o  & (((\Reg_file|mem~138_q ) # (\Instruction[19]~input_o )))) ) ) ) # ( !\Reg_file|mem~394_q  & ( !\Reg_file|mem~266_q 
//  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~10_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~138_q ))))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|mem~10_q ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~138_q ),
	.datae(!\Reg_file|mem~394_q ),
	.dataf(!\Reg_file|mem~266_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~562 .extended_lut = "off";
defparam \Reg_file|mem~562 .lut_mask = 64'h207025752A7A2F7F;
defparam \Reg_file|mem~562 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \Reg_file|mem~74feeder (
// Equation(s):
// \Reg_file|mem~74feeder_combout  = ( \readData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~74feeder .extended_lut = "off";
defparam \Reg_file|mem~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N19
dffeas \Reg_file|mem~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~74 .is_wysiwyg = "true";
defparam \Reg_file|mem~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \Reg_file|mem~202feeder (
// Equation(s):
// \Reg_file|mem~202feeder_combout  = ( \readData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~202feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~202feeder .extended_lut = "off";
defparam \Reg_file|mem~202feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~202feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N31
dffeas \Reg_file|mem~202 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~202 .is_wysiwyg = "true";
defparam \Reg_file|mem~202 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \Reg_file|mem~330feeder (
// Equation(s):
// \Reg_file|mem~330feeder_combout  = ( \readData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~330feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~330feeder .extended_lut = "off";
defparam \Reg_file|mem~330feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~330feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N40
dffeas \Reg_file|mem~330 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~330 .is_wysiwyg = "true";
defparam \Reg_file|mem~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N38
dffeas \Reg_file|mem~458 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~458 .is_wysiwyg = "true";
defparam \Reg_file|mem~458 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \Reg_file|mem~564 (
// Equation(s):
// \Reg_file|mem~564_combout  = ( \Reg_file|mem~458_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~202_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~458_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~202_q 
// ) ) ) ) # ( \Reg_file|mem~458_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~74_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~330_q ))) ) ) ) # ( !\Reg_file|mem~458_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & (\Reg_file|mem~74_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~330_q ))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~74_q ),
	.datac(!\Reg_file|mem~202_q ),
	.datad(!\Reg_file|mem~330_q ),
	.datae(!\Reg_file|mem~458_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~564 .extended_lut = "off";
defparam \Reg_file|mem~564 .lut_mask = 64'h227722770A0A5F5F;
defparam \Reg_file|mem~564 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N19
dffeas \Reg_file|mem~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~42 .is_wysiwyg = "true";
defparam \Reg_file|mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N40
dffeas \Reg_file|mem~298 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~298 .is_wysiwyg = "true";
defparam \Reg_file|mem~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N8
dffeas \Reg_file|mem~170 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~170 .is_wysiwyg = "true";
defparam \Reg_file|mem~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N32
dffeas \Reg_file|mem~426 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~426 .is_wysiwyg = "true";
defparam \Reg_file|mem~426 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \Reg_file|mem~563 (
// Equation(s):
// \Reg_file|mem~563_combout  = ( \Reg_file|mem~426_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~170_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~426_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~170_q 
// ) ) ) ) # ( \Reg_file|mem~426_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~42_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~298_q ))) ) ) ) # ( !\Reg_file|mem~426_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & (\Reg_file|mem~42_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~298_q ))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~42_q ),
	.datac(!\Reg_file|mem~298_q ),
	.datad(!\Reg_file|mem~170_q ),
	.datae(!\Reg_file|mem~426_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~563 .extended_lut = "off";
defparam \Reg_file|mem~563 .lut_mask = 64'h2727272700AA55FF;
defparam \Reg_file|mem~563 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \Reg_file|mem~566 (
// Equation(s):
// \Reg_file|mem~566_combout  = ( \Reg_file|mem~564_combout  & ( \Reg_file|mem~563_combout  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~562_combout ) # (\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # 
// (\Reg_file|mem~565_combout ))) ) ) ) # ( !\Reg_file|mem~564_combout  & ( \Reg_file|mem~563_combout  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & \Reg_file|mem~562_combout )))) # (\Instruction[16]~input_o  & 
// (((!\Instruction[17]~input_o )) # (\Reg_file|mem~565_combout ))) ) ) ) # ( \Reg_file|mem~564_combout  & ( !\Reg_file|mem~563_combout  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~562_combout ) # (\Instruction[17]~input_o )))) # 
// (\Instruction[16]~input_o  & (\Reg_file|mem~565_combout  & (\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|mem~564_combout  & ( !\Reg_file|mem~563_combout  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & \Reg_file|mem~562_combout )))) 
// # (\Instruction[16]~input_o  & (\Reg_file|mem~565_combout  & (\Instruction[17]~input_o ))) ) ) )

	.dataa(!\Reg_file|mem~565_combout ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~562_combout ),
	.datae(!\Reg_file|mem~564_combout ),
	.dataf(!\Reg_file|mem~563_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~566 .extended_lut = "off";
defparam \Reg_file|mem~566 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Reg_file|mem~566 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \Instruction[10]~input (
	.i(Instruction[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[10]~input_o ));
// synopsys translate_off
defparam \Instruction[10]~input .bus_hold = "false";
defparam \Instruction[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \ALU_ins|Add0~41 (
// Equation(s):
// \ALU_ins|Add0~41_sumout  = SUM(( \Reg_file|mem~566_combout  ) + ( \Instruction[10]~input_o  ) + ( \ALU_ins|Add0~38  ))
// \ALU_ins|Add0~42  = CARRY(( \Reg_file|mem~566_combout  ) + ( \Instruction[10]~input_o  ) + ( \ALU_ins|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|mem~566_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[10]~input_o ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~41_sumout ),
	.cout(\ALU_ins|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~41 .extended_lut = "off";
defparam \ALU_ins|Add0~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \ALU_ins|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \Instruction[11]~input (
	.i(Instruction[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[11]~input_o ));
// synopsys translate_off
defparam \Instruction[11]~input .bus_hold = "false";
defparam \Instruction[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \readData[11]~input (
	.i(readData[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[11]~input_o ));
// synopsys translate_off
defparam \readData[11]~input .bus_hold = "false";
defparam \readData[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N6
cyclonev_lcell_comb \Reg_file|mem~203feeder (
// Equation(s):
// \Reg_file|mem~203feeder_combout  = ( \readData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~203feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~203feeder .extended_lut = "off";
defparam \Reg_file|mem~203feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~203feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N7
dffeas \Reg_file|mem~203 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~203 .is_wysiwyg = "true";
defparam \Reg_file|mem~203 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \Reg_file|mem~139feeder (
// Equation(s):
// \Reg_file|mem~139feeder_combout  = ( \readData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~139feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~139feeder .extended_lut = "off";
defparam \Reg_file|mem~139feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~139feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \Reg_file|mem~139 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~139 .is_wysiwyg = "true";
defparam \Reg_file|mem~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N2
dffeas \Reg_file|mem~235 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~235 .is_wysiwyg = "true";
defparam \Reg_file|mem~235 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \Reg_file|mem~171feeder (
// Equation(s):
// \Reg_file|mem~171feeder_combout  = ( \readData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~171feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~171feeder .extended_lut = "off";
defparam \Reg_file|mem~171feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~171feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \Reg_file|mem~171 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~171 .is_wysiwyg = "true";
defparam \Reg_file|mem~171 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \Reg_file|mem~568 (
// Equation(s):
// \Reg_file|mem~568_combout  = ( \Reg_file|mem~235_q  & ( \Reg_file|mem~171_q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|mem~139_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~203_q ))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~235_q  
// & ( \Reg_file|mem~171_q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|mem~139_q )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~203_q  & ((!\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|mem~235_q  & ( 
// !\Reg_file|mem~171_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~139_q  & !\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~203_q ))) ) ) ) # ( !\Reg_file|mem~235_q  & ( 
// !\Reg_file|mem~171_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~139_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~203_q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|mem~203_q ),
	.datac(!\Reg_file|mem~139_q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~235_q ),
	.dataf(!\Reg_file|mem~171_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~568 .extended_lut = "off";
defparam \Reg_file|mem~568 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Reg_file|mem~568 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \Reg_file|mem~43feeder (
// Equation(s):
// \Reg_file|mem~43feeder_combout  = ( \readData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~43feeder .extended_lut = "off";
defparam \Reg_file|mem~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N43
dffeas \Reg_file|mem~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~43 .is_wysiwyg = "true";
defparam \Reg_file|mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N16
dffeas \Reg_file|mem~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~75 .is_wysiwyg = "true";
defparam \Reg_file|mem~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N17
dffeas \Reg_file|mem~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~107 .is_wysiwyg = "true";
defparam \Reg_file|mem~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \Reg_file|mem~11feeder (
// Equation(s):
// \Reg_file|mem~11feeder_combout  = ( \readData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~11feeder .extended_lut = "off";
defparam \Reg_file|mem~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \Reg_file|mem~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~11 .is_wysiwyg = "true";
defparam \Reg_file|mem~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N15
cyclonev_lcell_comb \Reg_file|mem~567 (
// Equation(s):
// \Reg_file|mem~567_combout  = ( \Reg_file|mem~107_q  & ( \Reg_file|mem~11_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~75_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~43_q ))) 
// ) ) ) # ( !\Reg_file|mem~107_q  & ( \Reg_file|mem~11_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~75_q )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~43_q  & (!\Instruction[17]~input_o ))) ) ) ) # ( 
// \Reg_file|mem~107_q  & ( !\Reg_file|mem~11_q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o  & \Reg_file|mem~75_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~43_q ))) ) ) ) # ( !\Reg_file|mem~107_q  
// & ( !\Reg_file|mem~11_q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o  & \Reg_file|mem~75_q )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~43_q  & (!\Instruction[17]~input_o ))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~43_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~75_q ),
	.datae(!\Reg_file|mem~107_q ),
	.dataf(!\Reg_file|mem~11_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~567 .extended_lut = "off";
defparam \Reg_file|mem~567 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file|mem~567 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N25
dffeas \Reg_file|mem~331 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~331 .is_wysiwyg = "true";
defparam \Reg_file|mem~331 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N57
cyclonev_lcell_comb \Reg_file|mem~299feeder (
// Equation(s):
// \Reg_file|mem~299feeder_combout  = \readData[11]~input_o 

	.dataa(!\readData[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~299feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~299feeder .extended_lut = "off";
defparam \Reg_file|mem~299feeder .lut_mask = 64'h5555555555555555;
defparam \Reg_file|mem~299feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N59
dffeas \Reg_file|mem~299 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~299 .is_wysiwyg = "true";
defparam \Reg_file|mem~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \Reg_file|mem~267feeder (
// Equation(s):
// \Reg_file|mem~267feeder_combout  = ( \readData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~267feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~267feeder .extended_lut = "off";
defparam \Reg_file|mem~267feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~267feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \Reg_file|mem~267 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~267 .is_wysiwyg = "true";
defparam \Reg_file|mem~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N8
dffeas \Reg_file|mem~363 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~363 .is_wysiwyg = "true";
defparam \Reg_file|mem~363 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \Reg_file|mem~569 (
// Equation(s):
// \Reg_file|mem~569_combout  = ( \Reg_file|mem~363_q  & ( \Instruction[16]~input_o  & ( (\Reg_file|mem~299_q ) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~363_q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & \Reg_file|mem~299_q 
// ) ) ) ) # ( \Reg_file|mem~363_q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|mem~267_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~331_q )) ) ) ) # ( !\Reg_file|mem~363_q  & ( !\Instruction[16]~input_o  & ( 
// (!\Instruction[17]~input_o  & ((\Reg_file|mem~267_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~331_q )) ) ) )

	.dataa(!\Reg_file|mem~331_q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|mem~299_q ),
	.datad(!\Reg_file|mem~267_q ),
	.datae(!\Reg_file|mem~363_q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~569 .extended_lut = "off";
defparam \Reg_file|mem~569 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Reg_file|mem~569 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \Reg_file|mem~395 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~395 .is_wysiwyg = "true";
defparam \Reg_file|mem~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N22
dffeas \Reg_file|mem~459 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~459 .is_wysiwyg = "true";
defparam \Reg_file|mem~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N44
dffeas \Reg_file|mem~491 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~491 .is_wysiwyg = "true";
defparam \Reg_file|mem~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \Reg_file|mem~427 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~427 .is_wysiwyg = "true";
defparam \Reg_file|mem~427 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \Reg_file|mem~570 (
// Equation(s):
// \Reg_file|mem~570_combout  = ( \Reg_file|mem~491_q  & ( \Reg_file|mem~427_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~395_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~459_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~491_q  
// & ( \Reg_file|mem~427_q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~395_q ))) # (\Instruction[17]~input_o  & (((\Reg_file|mem~459_q  & !\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|mem~491_q  & ( 
// !\Reg_file|mem~427_q  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~395_q  & ((!\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|mem~459_q )))) ) ) ) # ( !\Reg_file|mem~491_q  & ( 
// !\Reg_file|mem~427_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~395_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~459_q ))))) ) ) )

	.dataa(!\Reg_file|mem~395_q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|mem~459_q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~491_q ),
	.dataf(!\Reg_file|mem~427_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~570 .extended_lut = "off";
defparam \Reg_file|mem~570 .lut_mask = 64'h4700473347CC47FF;
defparam \Reg_file|mem~570 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N3
cyclonev_lcell_comb \Reg_file|mem~571 (
// Equation(s):
// \Reg_file|mem~571_combout  = ( \Reg_file|mem~570_combout  & ( \Instruction[19]~input_o  & ( (\Instruction[18]~input_o ) # (\Reg_file|mem~569_combout ) ) ) ) # ( !\Reg_file|mem~570_combout  & ( \Instruction[19]~input_o  & ( (\Reg_file|mem~569_combout  & 
// !\Instruction[18]~input_o ) ) ) ) # ( \Reg_file|mem~570_combout  & ( !\Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & ((\Reg_file|mem~567_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~568_combout )) ) ) ) # ( 
// !\Reg_file|mem~570_combout  & ( !\Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & ((\Reg_file|mem~567_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~568_combout )) ) ) )

	.dataa(!\Reg_file|mem~568_combout ),
	.datab(!\Reg_file|mem~567_combout ),
	.datac(!\Reg_file|mem~569_combout ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~570_combout ),
	.dataf(!\Instruction[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~571 .extended_lut = "off";
defparam \Reg_file|mem~571 .lut_mask = 64'h335533550F000FFF;
defparam \Reg_file|mem~571 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N33
cyclonev_lcell_comb \ALU_ins|Add0~45 (
// Equation(s):
// \ALU_ins|Add0~45_sumout  = SUM(( \Reg_file|mem~571_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~42  ))
// \ALU_ins|Add0~46  = CARRY(( \Reg_file|mem~571_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~42  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|mem~571_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~45_sumout ),
	.cout(\ALU_ins|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~45 .extended_lut = "off";
defparam \ALU_ins|Add0~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALU_ins|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \readData[12]~input (
	.i(readData[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[12]~input_o ));
// synopsys translate_off
defparam \readData[12]~input .bus_hold = "false";
defparam \readData[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N46
dffeas \Reg_file|mem~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~44 .is_wysiwyg = "true";
defparam \Reg_file|mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N4
dffeas \Reg_file|mem~172 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~172 .is_wysiwyg = "true";
defparam \Reg_file|mem~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N32
dffeas \Reg_file|mem~428 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~428 .is_wysiwyg = "true";
defparam \Reg_file|mem~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N10
dffeas \Reg_file|mem~300 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~300 .is_wysiwyg = "true";
defparam \Reg_file|mem~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \Reg_file|mem~573 (
// Equation(s):
// \Reg_file|mem~573_combout  = ( \Reg_file|mem~428_q  & ( \Reg_file|mem~300_q  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~44_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~172_q )))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~428_q  
// & ( \Reg_file|mem~300_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~44_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~172_q ))))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~428_q  & ( !\Reg_file|mem~300_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~44_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~172_q ))))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~428_q  & ( !\Reg_file|mem~300_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~44_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~172_q ))))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~44_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~172_q ),
	.datae(!\Reg_file|mem~428_q ),
	.dataf(!\Reg_file|mem~300_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~573 .extended_lut = "off";
defparam \Reg_file|mem~573 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|mem~573 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N51
cyclonev_lcell_comb \Reg_file|mem~108feeder (
// Equation(s):
// \Reg_file|mem~108feeder_combout  = ( \readData[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~108feeder .extended_lut = "off";
defparam \Reg_file|mem~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N52
dffeas \Reg_file|mem~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~108 .is_wysiwyg = "true";
defparam \Reg_file|mem~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N34
dffeas \Reg_file|mem~364 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~364 .is_wysiwyg = "true";
defparam \Reg_file|mem~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N59
dffeas \Reg_file|mem~236 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~236 .is_wysiwyg = "true";
defparam \Reg_file|mem~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N38
dffeas \Reg_file|mem~492 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~492 .is_wysiwyg = "true";
defparam \Reg_file|mem~492 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \Reg_file|mem~575 (
// Equation(s):
// \Reg_file|mem~575_combout  = ( \Reg_file|mem~492_q  & ( \Instruction[19]~input_o  & ( (\Instruction[18]~input_o ) # (\Reg_file|mem~364_q ) ) ) ) # ( !\Reg_file|mem~492_q  & ( \Instruction[19]~input_o  & ( (\Reg_file|mem~364_q  & !\Instruction[18]~input_o 
// ) ) ) ) # ( \Reg_file|mem~492_q  & ( !\Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~108_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~236_q ))) ) ) ) # ( !\Reg_file|mem~492_q  & ( !\Instruction[19]~input_o  & ( 
// (!\Instruction[18]~input_o  & (\Reg_file|mem~108_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~236_q ))) ) ) )

	.dataa(!\Reg_file|mem~108_q ),
	.datab(!\Reg_file|mem~364_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~236_q ),
	.datae(!\Reg_file|mem~492_q ),
	.dataf(!\Instruction[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~575 .extended_lut = "off";
defparam \Reg_file|mem~575 .lut_mask = 64'h505F505F30303F3F;
defparam \Reg_file|mem~575 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N28
dffeas \Reg_file|mem~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~12 .is_wysiwyg = "true";
defparam \Reg_file|mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N34
dffeas \Reg_file|mem~140 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~140 .is_wysiwyg = "true";
defparam \Reg_file|mem~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N20
dffeas \Reg_file|mem~396 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~396 .is_wysiwyg = "true";
defparam \Reg_file|mem~396 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \Reg_file|mem~268feeder (
// Equation(s):
// \Reg_file|mem~268feeder_combout  = ( \readData[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~268feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~268feeder .extended_lut = "off";
defparam \Reg_file|mem~268feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~268feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N4
dffeas \Reg_file|mem~268 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~268 .is_wysiwyg = "true";
defparam \Reg_file|mem~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \Reg_file|mem~572 (
// Equation(s):
// \Reg_file|mem~572_combout  = ( \Reg_file|mem~396_q  & ( \Reg_file|mem~268_q  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~12_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~140_q )))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~396_q  
// & ( \Reg_file|mem~268_q  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o )) # (\Reg_file|mem~12_q ))) # (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o  & \Reg_file|mem~140_q )))) ) ) ) # ( \Reg_file|mem~396_q  & ( 
// !\Reg_file|mem~268_q  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~12_q  & (!\Instruction[19]~input_o ))) # (\Instruction[18]~input_o  & (((\Reg_file|mem~140_q ) # (\Instruction[19]~input_o )))) ) ) ) # ( !\Reg_file|mem~396_q  & ( !\Reg_file|mem~268_q 
//  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~12_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~140_q ))))) ) ) )

	.dataa(!\Reg_file|mem~12_q ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~140_q ),
	.datae(!\Reg_file|mem~396_q ),
	.dataf(!\Reg_file|mem~268_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~572 .extended_lut = "off";
defparam \Reg_file|mem~572 .lut_mask = 64'h407043734C7C4F7F;
defparam \Reg_file|mem~572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N43
dffeas \Reg_file|mem~332 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~332 .is_wysiwyg = "true";
defparam \Reg_file|mem~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N46
dffeas \Reg_file|mem~204 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~204 .is_wysiwyg = "true";
defparam \Reg_file|mem~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N50
dffeas \Reg_file|mem~460 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~460 .is_wysiwyg = "true";
defparam \Reg_file|mem~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N1
dffeas \Reg_file|mem~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~76 .is_wysiwyg = "true";
defparam \Reg_file|mem~76 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \Reg_file|mem~574 (
// Equation(s):
// \Reg_file|mem~574_combout  = ( \Reg_file|mem~460_q  & ( \Reg_file|mem~76_q  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|mem~332_q ))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o ) # (\Reg_file|mem~204_q 
// )))) ) ) ) # ( !\Reg_file|mem~460_q  & ( \Reg_file|mem~76_q  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|mem~332_q ))) # (\Instruction[18]~input_o  & (((\Reg_file|mem~204_q  & !\Instruction[19]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~460_q  & ( !\Reg_file|mem~76_q  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~332_q  & ((\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o ) # (\Reg_file|mem~204_q )))) ) ) ) # ( !\Reg_file|mem~460_q 
//  & ( !\Reg_file|mem~76_q  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~332_q  & ((\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & (((\Reg_file|mem~204_q  & !\Instruction[19]~input_o )))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|mem~332_q ),
	.datac(!\Reg_file|mem~204_q ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~460_q ),
	.dataf(!\Reg_file|mem~76_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~574 .extended_lut = "off";
defparam \Reg_file|mem~574 .lut_mask = 64'h05220577AF22AF77;
defparam \Reg_file|mem~574 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N51
cyclonev_lcell_comb \Reg_file|mem~576 (
// Equation(s):
// \Reg_file|mem~576_combout  = ( \Reg_file|mem~572_combout  & ( \Reg_file|mem~574_combout  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & (\Reg_file|mem~573_combout )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~575_combout )))) ) ) ) 
// # ( !\Reg_file|mem~572_combout  & ( \Reg_file|mem~574_combout  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~573_combout )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|mem~575_combout ))))) ) ) ) # ( \Reg_file|mem~572_combout  & ( !\Reg_file|mem~574_combout  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|mem~573_combout )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~575_combout ))))) ) ) ) # ( !\Reg_file|mem~572_combout  & ( !\Reg_file|mem~574_combout  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~573_combout 
// )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~575_combout ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~573_combout ),
	.datac(!\Reg_file|mem~575_combout ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~572_combout ),
	.dataf(!\Reg_file|mem~574_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~576 .extended_lut = "off";
defparam \Reg_file|mem~576 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Reg_file|mem~576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \ALU_ins|Add0~49 (
// Equation(s):
// \ALU_ins|Add0~49_sumout  = SUM(( \Instruction[11]~input_o  ) + ( \Reg_file|mem~576_combout  ) + ( \ALU_ins|Add0~46  ))
// \ALU_ins|Add0~50  = CARRY(( \Instruction[11]~input_o  ) + ( \Reg_file|mem~576_combout  ) + ( \ALU_ins|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|mem~576_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~49_sumout ),
	.cout(\ALU_ins|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~49 .extended_lut = "off";
defparam \ALU_ins|Add0~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \ALU_ins|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \readData[13]~input (
	.i(readData[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[13]~input_o ));
// synopsys translate_off
defparam \readData[13]~input .bus_hold = "false";
defparam \readData[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \Reg_file|mem~301feeder (
// Equation(s):
// \Reg_file|mem~301feeder_combout  = ( \readData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~301feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~301feeder .extended_lut = "off";
defparam \Reg_file|mem~301feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~301feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \Reg_file|mem~301 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~301 .is_wysiwyg = "true";
defparam \Reg_file|mem~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \Reg_file|mem~269 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~269 .is_wysiwyg = "true";
defparam \Reg_file|mem~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \Reg_file|mem~365 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~365 .is_wysiwyg = "true";
defparam \Reg_file|mem~365 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \Reg_file|mem~333feeder (
// Equation(s):
// \Reg_file|mem~333feeder_combout  = ( \readData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~333feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~333feeder .extended_lut = "off";
defparam \Reg_file|mem~333feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~333feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N16
dffeas \Reg_file|mem~333 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~333 .is_wysiwyg = "true";
defparam \Reg_file|mem~333 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \Reg_file|mem~579 (
// Equation(s):
// \Reg_file|mem~579_combout  = ( \Reg_file|mem~365_q  & ( \Reg_file|mem~333_q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|mem~269_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~301_q ))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~365_q  
// & ( \Reg_file|mem~333_q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|mem~269_q )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~301_q  & ((!\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|mem~365_q  & ( 
// !\Reg_file|mem~333_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~269_q  & !\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~301_q ))) ) ) ) # ( !\Reg_file|mem~365_q  & ( 
// !\Reg_file|mem~333_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~269_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~301_q )))) ) ) )

	.dataa(!\Reg_file|mem~301_q ),
	.datab(!\Reg_file|mem~269_q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~365_q ),
	.dataf(!\Reg_file|mem~333_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~579 .extended_lut = "off";
defparam \Reg_file|mem~579 .lut_mask = 64'h3500350F35F035FF;
defparam \Reg_file|mem~579 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \Reg_file|mem~45feeder (
// Equation(s):
// \Reg_file|mem~45feeder_combout  = ( \readData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~45feeder .extended_lut = "off";
defparam \Reg_file|mem~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N50
dffeas \Reg_file|mem~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~45 .is_wysiwyg = "true";
defparam \Reg_file|mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N49
dffeas \Reg_file|mem~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~77 .is_wysiwyg = "true";
defparam \Reg_file|mem~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \Reg_file|mem~13feeder (
// Equation(s):
// \Reg_file|mem~13feeder_combout  = ( \readData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~13feeder .extended_lut = "off";
defparam \Reg_file|mem~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N43
dffeas \Reg_file|mem~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~13 .is_wysiwyg = "true";
defparam \Reg_file|mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N50
dffeas \Reg_file|mem~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~109 .is_wysiwyg = "true";
defparam \Reg_file|mem~109 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \Reg_file|mem~577 (
// Equation(s):
// \Reg_file|mem~577_combout  = ( \Reg_file|mem~109_q  & ( \Instruction[16]~input_o  & ( (\Instruction[17]~input_o ) # (\Reg_file|mem~45_q ) ) ) ) # ( !\Reg_file|mem~109_q  & ( \Instruction[16]~input_o  & ( (\Reg_file|mem~45_q  & !\Instruction[17]~input_o ) 
// ) ) ) # ( \Reg_file|mem~109_q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|mem~13_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~77_q )) ) ) ) # ( !\Reg_file|mem~109_q  & ( !\Instruction[16]~input_o  & ( 
// (!\Instruction[17]~input_o  & ((\Reg_file|mem~13_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~77_q )) ) ) )

	.dataa(!\Reg_file|mem~45_q ),
	.datab(!\Reg_file|mem~77_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~13_q ),
	.datae(!\Reg_file|mem~109_q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~577 .extended_lut = "off";
defparam \Reg_file|mem~577 .lut_mask = 64'h03F303F350505F5F;
defparam \Reg_file|mem~577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N4
dffeas \Reg_file|mem~461 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~461 .is_wysiwyg = "true";
defparam \Reg_file|mem~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N40
dffeas \Reg_file|mem~397 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~397 .is_wysiwyg = "true";
defparam \Reg_file|mem~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N14
dffeas \Reg_file|mem~493 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~493 .is_wysiwyg = "true";
defparam \Reg_file|mem~493 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \Reg_file|mem~429feeder (
// Equation(s):
// \Reg_file|mem~429feeder_combout  = ( \readData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~429feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~429feeder .extended_lut = "off";
defparam \Reg_file|mem~429feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~429feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N19
dffeas \Reg_file|mem~429 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~429 .is_wysiwyg = "true";
defparam \Reg_file|mem~429 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \Reg_file|mem~580 (
// Equation(s):
// \Reg_file|mem~580_combout  = ( \Reg_file|mem~493_q  & ( \Reg_file|mem~429_q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|mem~397_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~461_q ))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~493_q  
// & ( \Reg_file|mem~429_q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|mem~397_q )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~461_q  & ((!\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|mem~493_q  & ( 
// !\Reg_file|mem~429_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~397_q  & !\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~461_q ))) ) ) ) # ( !\Reg_file|mem~493_q  & ( 
// !\Reg_file|mem~429_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~397_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~461_q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|mem~461_q ),
	.datac(!\Reg_file|mem~397_q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~493_q ),
	.dataf(!\Reg_file|mem~429_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~580 .extended_lut = "off";
defparam \Reg_file|mem~580 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Reg_file|mem~580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N34
dffeas \Reg_file|mem~205 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~205 .is_wysiwyg = "true";
defparam \Reg_file|mem~205 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \Reg_file|mem~173feeder (
// Equation(s):
// \Reg_file|mem~173feeder_combout  = ( \readData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~173feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~173feeder .extended_lut = "off";
defparam \Reg_file|mem~173feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~173feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N55
dffeas \Reg_file|mem~173 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~173 .is_wysiwyg = "true";
defparam \Reg_file|mem~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N32
dffeas \Reg_file|mem~237 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~237 .is_wysiwyg = "true";
defparam \Reg_file|mem~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \Reg_file|mem~141 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~141 .is_wysiwyg = "true";
defparam \Reg_file|mem~141 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \Reg_file|mem~578 (
// Equation(s):
// \Reg_file|mem~578_combout  = ( \Reg_file|mem~237_q  & ( \Reg_file|mem~141_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|mem~173_q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~205_q 
// ))) ) ) ) # ( !\Reg_file|mem~237_q  & ( \Reg_file|mem~141_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|mem~173_q )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~205_q  & ((!\Instruction[16]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~237_q  & ( !\Reg_file|mem~141_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~173_q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~205_q ))) ) ) ) # ( 
// !\Reg_file|mem~237_q  & ( !\Reg_file|mem~141_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~173_q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~205_q  & ((!\Instruction[16]~input_o )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|mem~205_q ),
	.datac(!\Reg_file|mem~173_q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~237_q ),
	.dataf(!\Reg_file|mem~141_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~578 .extended_lut = "off";
defparam \Reg_file|mem~578 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Reg_file|mem~578 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \Reg_file|mem~581 (
// Equation(s):
// \Reg_file|mem~581_combout  = ( \Instruction[18]~input_o  & ( \Reg_file|mem~578_combout  & ( (!\Instruction[19]~input_o ) # (\Reg_file|mem~580_combout ) ) ) ) # ( !\Instruction[18]~input_o  & ( \Reg_file|mem~578_combout  & ( (!\Instruction[19]~input_o  & 
// ((\Reg_file|mem~577_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~579_combout )) ) ) ) # ( \Instruction[18]~input_o  & ( !\Reg_file|mem~578_combout  & ( (\Reg_file|mem~580_combout  & \Instruction[19]~input_o ) ) ) ) # ( 
// !\Instruction[18]~input_o  & ( !\Reg_file|mem~578_combout  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~577_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~579_combout )) ) ) )

	.dataa(!\Reg_file|mem~579_combout ),
	.datab(!\Reg_file|mem~577_combout ),
	.datac(!\Reg_file|mem~580_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Instruction[18]~input_o ),
	.dataf(!\Reg_file|mem~578_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~581 .extended_lut = "off";
defparam \Reg_file|mem~581 .lut_mask = 64'h3355000F3355FF0F;
defparam \Reg_file|mem~581 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \ALU_ins|Add0~53 (
// Equation(s):
// \ALU_ins|Add0~53_sumout  = SUM(( \Reg_file|mem~581_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~50  ))
// \ALU_ins|Add0~54  = CARRY(( \Reg_file|mem~581_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~50  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Reg_file|mem~581_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~53_sumout ),
	.cout(\ALU_ins|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~53 .extended_lut = "off";
defparam \ALU_ins|Add0~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \ALU_ins|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \readData[14]~input (
	.i(readData[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[14]~input_o ));
// synopsys translate_off
defparam \readData[14]~input .bus_hold = "false";
defparam \readData[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \Reg_file|mem~46feeder (
// Equation(s):
// \Reg_file|mem~46feeder_combout  = ( \readData[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~46feeder .extended_lut = "off";
defparam \Reg_file|mem~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N52
dffeas \Reg_file|mem~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~46 .is_wysiwyg = "true";
defparam \Reg_file|mem~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \Reg_file|mem~174feeder (
// Equation(s):
// \Reg_file|mem~174feeder_combout  = ( \readData[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~174feeder .extended_lut = "off";
defparam \Reg_file|mem~174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N58
dffeas \Reg_file|mem~174 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~174 .is_wysiwyg = "true";
defparam \Reg_file|mem~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N58
dffeas \Reg_file|mem~302 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~302 .is_wysiwyg = "true";
defparam \Reg_file|mem~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N26
dffeas \Reg_file|mem~430 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~430 .is_wysiwyg = "true";
defparam \Reg_file|mem~430 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \Reg_file|mem~583 (
// Equation(s):
// \Reg_file|mem~583_combout  = ( \Reg_file|mem~430_q  & ( \Instruction[19]~input_o  & ( (\Reg_file|mem~302_q ) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~430_q  & ( \Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & \Reg_file|mem~302_q 
// ) ) ) ) # ( \Reg_file|mem~430_q  & ( !\Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~46_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~174_q ))) ) ) ) # ( !\Reg_file|mem~430_q  & ( !\Instruction[19]~input_o  & ( 
// (!\Instruction[18]~input_o  & (\Reg_file|mem~46_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~174_q ))) ) ) )

	.dataa(!\Reg_file|mem~46_q ),
	.datab(!\Reg_file|mem~174_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~302_q ),
	.datae(!\Reg_file|mem~430_q ),
	.dataf(!\Instruction[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~583 .extended_lut = "off";
defparam \Reg_file|mem~583 .lut_mask = 64'h5353535300F00FFF;
defparam \Reg_file|mem~583 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \Reg_file|mem~334feeder (
// Equation(s):
// \Reg_file|mem~334feeder_combout  = ( \readData[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~334feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~334feeder .extended_lut = "off";
defparam \Reg_file|mem~334feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~334feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N34
dffeas \Reg_file|mem~334 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~334 .is_wysiwyg = "true";
defparam \Reg_file|mem~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N32
dffeas \Reg_file|mem~206 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~206 .is_wysiwyg = "true";
defparam \Reg_file|mem~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N44
dffeas \Reg_file|mem~462 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~462 .is_wysiwyg = "true";
defparam \Reg_file|mem~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N4
dffeas \Reg_file|mem~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~78 .is_wysiwyg = "true";
defparam \Reg_file|mem~78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \Reg_file|mem~584 (
// Equation(s):
// \Reg_file|mem~584_combout  = ( \Reg_file|mem~462_q  & ( \Reg_file|mem~78_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o ) # (\Reg_file|mem~206_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~334_q 
// ))) ) ) ) # ( !\Reg_file|mem~462_q  & ( \Reg_file|mem~78_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o ) # (\Reg_file|mem~206_q )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~334_q  & ((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~462_q  & ( !\Reg_file|mem~78_q  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~206_q  & \Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~334_q ))) ) ) ) # ( !\Reg_file|mem~462_q 
//  & ( !\Reg_file|mem~78_q  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~206_q  & \Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~334_q  & ((!\Instruction[18]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~334_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~206_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~462_q ),
	.dataf(!\Reg_file|mem~78_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~584 .extended_lut = "off";
defparam \Reg_file|mem~584 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Reg_file|mem~584 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \Reg_file|mem~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~110 .is_wysiwyg = "true";
defparam \Reg_file|mem~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N22
dffeas \Reg_file|mem~238 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~238 .is_wysiwyg = "true";
defparam \Reg_file|mem~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N38
dffeas \Reg_file|mem~494 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~494 .is_wysiwyg = "true";
defparam \Reg_file|mem~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N28
dffeas \Reg_file|mem~366 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~366 .is_wysiwyg = "true";
defparam \Reg_file|mem~366 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \Reg_file|mem~585 (
// Equation(s):
// \Reg_file|mem~585_combout  = ( \Reg_file|mem~494_q  & ( \Reg_file|mem~366_q  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~110_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~238_q )))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~494_q  
// & ( \Reg_file|mem~366_q  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o )) # (\Reg_file|mem~110_q ))) # (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o  & \Reg_file|mem~238_q )))) ) ) ) # ( \Reg_file|mem~494_q  & ( 
// !\Reg_file|mem~366_q  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~110_q  & (!\Instruction[19]~input_o ))) # (\Instruction[18]~input_o  & (((\Reg_file|mem~238_q ) # (\Instruction[19]~input_o )))) ) ) ) # ( !\Reg_file|mem~494_q  & ( 
// !\Reg_file|mem~366_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~110_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~238_q ))))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|mem~110_q ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~238_q ),
	.datae(!\Reg_file|mem~494_q ),
	.dataf(!\Reg_file|mem~366_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~585 .extended_lut = "off";
defparam \Reg_file|mem~585 .lut_mask = 64'h207025752A7A2F7F;
defparam \Reg_file|mem~585 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N44
dffeas \Reg_file|mem~270 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~270 .is_wysiwyg = "true";
defparam \Reg_file|mem~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N17
dffeas \Reg_file|mem~142 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~142 .is_wysiwyg = "true";
defparam \Reg_file|mem~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N2
dffeas \Reg_file|mem~398 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~398 .is_wysiwyg = "true";
defparam \Reg_file|mem~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N46
dffeas \Reg_file|mem~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~14 .is_wysiwyg = "true";
defparam \Reg_file|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \Reg_file|mem~582 (
// Equation(s):
// \Reg_file|mem~582_combout  = ( \Reg_file|mem~398_q  & ( \Reg_file|mem~14_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o ) # (\Reg_file|mem~142_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~270_q 
// ))) ) ) ) # ( !\Reg_file|mem~398_q  & ( \Reg_file|mem~14_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o ) # (\Reg_file|mem~142_q )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~270_q  & (!\Instruction[18]~input_o ))) ) ) ) # ( 
// \Reg_file|mem~398_q  & ( !\Reg_file|mem~14_q  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o  & \Reg_file|mem~142_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~270_q ))) ) ) ) # ( !\Reg_file|mem~398_q 
//  & ( !\Reg_file|mem~14_q  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o  & \Reg_file|mem~142_q )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~270_q  & (!\Instruction[18]~input_o ))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~270_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~142_q ),
	.datae(!\Reg_file|mem~398_q ),
	.dataf(!\Reg_file|mem~14_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~582 .extended_lut = "off";
defparam \Reg_file|mem~582 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file|mem~582 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \Reg_file|mem~586 (
// Equation(s):
// \Reg_file|mem~586_combout  = ( \Reg_file|mem~585_combout  & ( \Reg_file|mem~582_combout  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~584_combout )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # 
// (\Reg_file|mem~583_combout ))) ) ) ) # ( !\Reg_file|mem~585_combout  & ( \Reg_file|mem~582_combout  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~584_combout )))) # (\Instruction[16]~input_o  & 
// (\Reg_file|mem~583_combout  & ((!\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|mem~585_combout  & ( !\Reg_file|mem~582_combout  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~584_combout  & \Instruction[17]~input_o )))) # (\Instruction[16]~input_o 
//  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~583_combout ))) ) ) ) # ( !\Reg_file|mem~585_combout  & ( !\Reg_file|mem~582_combout  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~584_combout  & \Instruction[17]~input_o )))) # 
// (\Instruction[16]~input_o  & (\Reg_file|mem~583_combout  & ((!\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~583_combout ),
	.datab(!\Reg_file|mem~584_combout ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~585_combout ),
	.dataf(!\Reg_file|mem~582_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~586 .extended_lut = "off";
defparam \Reg_file|mem~586 .lut_mask = 64'h0530053FF530F53F;
defparam \Reg_file|mem~586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \ALU_ins|Add0~57 (
// Equation(s):
// \ALU_ins|Add0~57_sumout  = SUM(( \Reg_file|mem~586_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~54  ))
// \ALU_ins|Add0~58  = CARRY(( \Reg_file|mem~586_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~54  ))

	.dataa(gnd),
	.datab(!\Reg_file|mem~586_combout ),
	.datac(!\Instruction[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~57_sumout ),
	.cout(\ALU_ins|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~57 .extended_lut = "off";
defparam \ALU_ins|Add0~57 .lut_mask = 64'h0000F0F000003333;
defparam \ALU_ins|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \readData[15]~input (
	.i(readData[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[15]~input_o ));
// synopsys translate_off
defparam \readData[15]~input .bus_hold = "false";
defparam \readData[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N57
cyclonev_lcell_comb \Reg_file|mem~399feeder (
// Equation(s):
// \Reg_file|mem~399feeder_combout  = ( \readData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~399feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~399feeder .extended_lut = "off";
defparam \Reg_file|mem~399feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~399feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N59
dffeas \Reg_file|mem~399 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~399 .is_wysiwyg = "true";
defparam \Reg_file|mem~399 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N15
cyclonev_lcell_comb \Reg_file|mem~463feeder (
// Equation(s):
// \Reg_file|mem~463feeder_combout  = ( \readData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~463feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~463feeder .extended_lut = "off";
defparam \Reg_file|mem~463feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~463feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N17
dffeas \Reg_file|mem~463 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~463 .is_wysiwyg = "true";
defparam \Reg_file|mem~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N8
dffeas \Reg_file|mem~495 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~495 .is_wysiwyg = "true";
defparam \Reg_file|mem~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N28
dffeas \Reg_file|mem~431 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~431 .is_wysiwyg = "true";
defparam \Reg_file|mem~431 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb \Reg_file|mem~590 (
// Equation(s):
// \Reg_file|mem~590_combout  = ( \Reg_file|mem~495_q  & ( \Reg_file|mem~431_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~399_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~463_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~495_q  
// & ( \Reg_file|mem~431_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~399_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~463_q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~495_q  & ( !\Reg_file|mem~431_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~399_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~463_q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~495_q  & ( !\Reg_file|mem~431_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~399_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~463_q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~399_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~463_q ),
	.datae(!\Reg_file|mem~495_q ),
	.dataf(!\Reg_file|mem~431_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~590 .extended_lut = "off";
defparam \Reg_file|mem~590 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|mem~590 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N10
dffeas \Reg_file|mem~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~15 .is_wysiwyg = "true";
defparam \Reg_file|mem~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N21
cyclonev_lcell_comb \Reg_file|mem~47feeder (
// Equation(s):
// \Reg_file|mem~47feeder_combout  = ( \readData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~47feeder .extended_lut = "off";
defparam \Reg_file|mem~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N22
dffeas \Reg_file|mem~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~47 .is_wysiwyg = "true";
defparam \Reg_file|mem~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N53
dffeas \Reg_file|mem~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~111 .is_wysiwyg = "true";
defparam \Reg_file|mem~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N22
dffeas \Reg_file|mem~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~79 .is_wysiwyg = "true";
defparam \Reg_file|mem~79 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N51
cyclonev_lcell_comb \Reg_file|mem~587 (
// Equation(s):
// \Reg_file|mem~587_combout  = ( \Reg_file|mem~111_q  & ( \Reg_file|mem~79_q  & ( ((!\Instruction[16]~input_o  & (\Reg_file|mem~15_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~47_q )))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~111_q  & 
// ( \Reg_file|mem~79_q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~15_q ))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & \Reg_file|mem~47_q )))) ) ) ) # ( \Reg_file|mem~111_q  & ( !\Reg_file|mem~79_q  
// & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~15_q  & (!\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & (((\Reg_file|mem~47_q ) # (\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|mem~111_q  & ( !\Reg_file|mem~79_q  & ( 
// (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~15_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~47_q ))))) ) ) )

	.dataa(!\Reg_file|mem~15_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~47_q ),
	.datae(!\Reg_file|mem~111_q ),
	.dataf(!\Reg_file|mem~79_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~587 .extended_lut = "off";
defparam \Reg_file|mem~587 .lut_mask = 64'h407043734C7C4F7F;
defparam \Reg_file|mem~587 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N25
dffeas \Reg_file|mem~175 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~175 .is_wysiwyg = "true";
defparam \Reg_file|mem~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N40
dffeas \Reg_file|mem~143 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~143 .is_wysiwyg = "true";
defparam \Reg_file|mem~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N47
dffeas \Reg_file|mem~239 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~239 .is_wysiwyg = "true";
defparam \Reg_file|mem~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N13
dffeas \Reg_file|mem~207 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~207 .is_wysiwyg = "true";
defparam \Reg_file|mem~207 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N45
cyclonev_lcell_comb \Reg_file|mem~588 (
// Equation(s):
// \Reg_file|mem~588_combout  = ( \Reg_file|mem~239_q  & ( \Reg_file|mem~207_q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|mem~143_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~175_q ))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~239_q  
// & ( \Reg_file|mem~207_q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|mem~143_q )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~175_q  & ((!\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|mem~239_q  & ( 
// !\Reg_file|mem~207_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~143_q  & !\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~175_q ))) ) ) ) # ( !\Reg_file|mem~239_q  & ( 
// !\Reg_file|mem~207_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~143_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~175_q )))) ) ) )

	.dataa(!\Reg_file|mem~175_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~143_q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~239_q ),
	.dataf(!\Reg_file|mem~207_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~588 .extended_lut = "off";
defparam \Reg_file|mem~588 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Reg_file|mem~588 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N3
cyclonev_lcell_comb \Reg_file|mem~271feeder (
// Equation(s):
// \Reg_file|mem~271feeder_combout  = ( \readData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~271feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~271feeder .extended_lut = "off";
defparam \Reg_file|mem~271feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~271feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N5
dffeas \Reg_file|mem~271 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~271feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~271 .is_wysiwyg = "true";
defparam \Reg_file|mem~271 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \Reg_file|mem~335feeder (
// Equation(s):
// \Reg_file|mem~335feeder_combout  = ( \readData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~335feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~335feeder .extended_lut = "off";
defparam \Reg_file|mem~335feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~335feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N43
dffeas \Reg_file|mem~335 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~335 .is_wysiwyg = "true";
defparam \Reg_file|mem~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N17
dffeas \Reg_file|mem~367 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~367 .is_wysiwyg = "true";
defparam \Reg_file|mem~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N7
dffeas \Reg_file|mem~303 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~303 .is_wysiwyg = "true";
defparam \Reg_file|mem~303 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N15
cyclonev_lcell_comb \Reg_file|mem~589 (
// Equation(s):
// \Reg_file|mem~589_combout  = ( \Reg_file|mem~367_q  & ( \Reg_file|mem~303_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~271_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~335_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~367_q  
// & ( \Reg_file|mem~303_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~271_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~335_q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~367_q  & ( !\Reg_file|mem~303_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~271_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~335_q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~367_q  & ( !\Reg_file|mem~303_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~271_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~335_q ))))) ) ) )

	.dataa(!\Reg_file|mem~271_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~335_q ),
	.datae(!\Reg_file|mem~367_q ),
	.dataf(!\Reg_file|mem~303_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~589 .extended_lut = "off";
defparam \Reg_file|mem~589 .lut_mask = 64'h404C434F707C737F;
defparam \Reg_file|mem~589 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N6
cyclonev_lcell_comb \Reg_file|mem~591 (
// Equation(s):
// \Reg_file|mem~591_combout  = ( \Reg_file|mem~588_combout  & ( \Reg_file|mem~589_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o ) # (\Reg_file|mem~587_combout )))) # (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # 
// (\Reg_file|mem~590_combout ))) ) ) ) # ( !\Reg_file|mem~588_combout  & ( \Reg_file|mem~589_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o ) # (\Reg_file|mem~587_combout )))) # (\Instruction[18]~input_o  & (\Reg_file|mem~590_combout 
//  & ((\Instruction[19]~input_o )))) ) ) ) # ( \Reg_file|mem~588_combout  & ( !\Reg_file|mem~589_combout  & ( (!\Instruction[18]~input_o  & (((\Reg_file|mem~587_combout  & !\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & 
// (((!\Instruction[19]~input_o )) # (\Reg_file|mem~590_combout ))) ) ) ) # ( !\Reg_file|mem~588_combout  & ( !\Reg_file|mem~589_combout  & ( (!\Instruction[18]~input_o  & (((\Reg_file|mem~587_combout  & !\Instruction[19]~input_o )))) # 
// (\Instruction[18]~input_o  & (\Reg_file|mem~590_combout  & ((\Instruction[19]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~590_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|mem~587_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~588_combout ),
	.dataf(!\Reg_file|mem~589_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~591 .extended_lut = "off";
defparam \Reg_file|mem~591 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Reg_file|mem~591 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N45
cyclonev_lcell_comb \ALU_ins|Add0~61 (
// Equation(s):
// \ALU_ins|Add0~61_sumout  = SUM(( \Reg_file|mem~591_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~58  ))
// \ALU_ins|Add0~62  = CARRY(( \Reg_file|mem~591_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~58  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|mem~591_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~61_sumout ),
	.cout(\ALU_ins|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~61 .extended_lut = "off";
defparam \ALU_ins|Add0~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALU_ins|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \readData[16]~input (
	.i(readData[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[16]~input_o ));
// synopsys translate_off
defparam \readData[16]~input .bus_hold = "false";
defparam \readData[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \Reg_file|mem~176feeder (
// Equation(s):
// \Reg_file|mem~176feeder_combout  = ( \readData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~176feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~176feeder .extended_lut = "off";
defparam \Reg_file|mem~176feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~176feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N53
dffeas \Reg_file|mem~176 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~176 .is_wysiwyg = "true";
defparam \Reg_file|mem~176 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \Reg_file|mem~48feeder (
// Equation(s):
// \Reg_file|mem~48feeder_combout  = ( \readData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~48feeder .extended_lut = "off";
defparam \Reg_file|mem~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N8
dffeas \Reg_file|mem~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~48 .is_wysiwyg = "true";
defparam \Reg_file|mem~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \Reg_file|mem~304feeder (
// Equation(s):
// \Reg_file|mem~304feeder_combout  = ( \readData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~304feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~304feeder .extended_lut = "off";
defparam \Reg_file|mem~304feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~304feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N46
dffeas \Reg_file|mem~304 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~304 .is_wysiwyg = "true";
defparam \Reg_file|mem~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N32
dffeas \Reg_file|mem~432 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~432 .is_wysiwyg = "true";
defparam \Reg_file|mem~432 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \Reg_file|mem~593 (
// Equation(s):
// \Reg_file|mem~593_combout  = ( \Reg_file|mem~432_q  & ( \Instruction[18]~input_o  & ( (\Instruction[19]~input_o ) # (\Reg_file|mem~176_q ) ) ) ) # ( !\Reg_file|mem~432_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~176_q  & !\Instruction[19]~input_o 
// ) ) ) ) # ( \Reg_file|mem~432_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~48_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~304_q ))) ) ) ) # ( !\Reg_file|mem~432_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & (\Reg_file|mem~48_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~304_q ))) ) ) )

	.dataa(!\Reg_file|mem~176_q ),
	.datab(!\Reg_file|mem~48_q ),
	.datac(!\Reg_file|mem~304_q ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~432_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~593 .extended_lut = "off";
defparam \Reg_file|mem~593 .lut_mask = 64'h330F330F550055FF;
defparam \Reg_file|mem~593 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \Reg_file|mem~336feeder (
// Equation(s):
// \Reg_file|mem~336feeder_combout  = ( \readData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~336feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~336feeder .extended_lut = "off";
defparam \Reg_file|mem~336feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~336feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \Reg_file|mem~336 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~336feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~336 .is_wysiwyg = "true";
defparam \Reg_file|mem~336 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \Reg_file|mem~208feeder (
// Equation(s):
// \Reg_file|mem~208feeder_combout  = \readData[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\readData[16]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~208feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~208feeder .extended_lut = "off";
defparam \Reg_file|mem~208feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Reg_file|mem~208feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N35
dffeas \Reg_file|mem~208 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~208 .is_wysiwyg = "true";
defparam \Reg_file|mem~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N13
dffeas \Reg_file|mem~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~80 .is_wysiwyg = "true";
defparam \Reg_file|mem~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N41
dffeas \Reg_file|mem~464 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~464 .is_wysiwyg = "true";
defparam \Reg_file|mem~464 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \Reg_file|mem~594 (
// Equation(s):
// \Reg_file|mem~594_combout  = ( \Reg_file|mem~464_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~208_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~464_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~208_q 
// ) ) ) ) # ( \Reg_file|mem~464_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~80_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~336_q )) ) ) ) # ( !\Reg_file|mem~464_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & ((\Reg_file|mem~80_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~336_q )) ) ) )

	.dataa(!\Reg_file|mem~336_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~208_q ),
	.datad(!\Reg_file|mem~80_q ),
	.datae(!\Reg_file|mem~464_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~594 .extended_lut = "off";
defparam \Reg_file|mem~594 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Reg_file|mem~594 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N17
dffeas \Reg_file|mem~240 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~240 .is_wysiwyg = "true";
defparam \Reg_file|mem~240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \Reg_file|mem~368feeder (
// Equation(s):
// \Reg_file|mem~368feeder_combout  = \readData[16]~input_o 

	.dataa(gnd),
	.datab(!\readData[16]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~368feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~368feeder .extended_lut = "off";
defparam \Reg_file|mem~368feeder .lut_mask = 64'h3333333333333333;
defparam \Reg_file|mem~368feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N50
dffeas \Reg_file|mem~368 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~368 .is_wysiwyg = "true";
defparam \Reg_file|mem~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N26
dffeas \Reg_file|mem~496 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~496 .is_wysiwyg = "true";
defparam \Reg_file|mem~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N4
dffeas \Reg_file|mem~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~112 .is_wysiwyg = "true";
defparam \Reg_file|mem~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N24
cyclonev_lcell_comb \Reg_file|mem~595 (
// Equation(s):
// \Reg_file|mem~595_combout  = ( \Reg_file|mem~496_q  & ( \Reg_file|mem~112_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~240_q ))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~368_q 
// )))) ) ) ) # ( !\Reg_file|mem~496_q  & ( \Reg_file|mem~112_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~240_q ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~368_q  & !\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~496_q  & ( !\Reg_file|mem~112_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~240_q  & ((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~368_q )))) ) ) ) # ( 
// !\Reg_file|mem~496_q  & ( !\Reg_file|mem~112_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~240_q  & ((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~368_q  & !\Instruction[18]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~240_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~368_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~496_q ),
	.dataf(!\Reg_file|mem~112_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~595 .extended_lut = "off";
defparam \Reg_file|mem~595 .lut_mask = 64'h03440377CF44CF77;
defparam \Reg_file|mem~595 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N41
dffeas \Reg_file|mem~272 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~272 .is_wysiwyg = "true";
defparam \Reg_file|mem~272 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \Reg_file|mem~16feeder (
// Equation(s):
// \Reg_file|mem~16feeder_combout  = ( \readData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~16feeder .extended_lut = "off";
defparam \Reg_file|mem~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N58
dffeas \Reg_file|mem~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~16 .is_wysiwyg = "true";
defparam \Reg_file|mem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N20
dffeas \Reg_file|mem~400 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~400 .is_wysiwyg = "true";
defparam \Reg_file|mem~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N32
dffeas \Reg_file|mem~144 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~144 .is_wysiwyg = "true";
defparam \Reg_file|mem~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \Reg_file|mem~592 (
// Equation(s):
// \Reg_file|mem~592_combout  = ( \Reg_file|mem~400_q  & ( \Reg_file|mem~144_q  & ( ((!\Instruction[19]~input_o  & ((\Reg_file|mem~16_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~272_q ))) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~400_q  
// & ( \Reg_file|mem~144_q  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~16_q ) # (\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~272_q  & (!\Instruction[18]~input_o ))) ) ) ) # ( \Reg_file|mem~400_q  & ( 
// !\Reg_file|mem~144_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o  & \Reg_file|mem~16_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~272_q ))) ) ) ) # ( !\Reg_file|mem~400_q  & ( 
// !\Reg_file|mem~144_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & ((\Reg_file|mem~16_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~272_q )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~272_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~16_q ),
	.datae(!\Reg_file|mem~400_q ),
	.dataf(!\Reg_file|mem~144_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~592 .extended_lut = "off";
defparam \Reg_file|mem~592 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Reg_file|mem~592 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \Reg_file|mem~596 (
// Equation(s):
// \Reg_file|mem~596_combout  = ( \Reg_file|mem~595_combout  & ( \Reg_file|mem~592_combout  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|mem~593_combout ))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # 
// (\Reg_file|mem~594_combout )))) ) ) ) # ( !\Reg_file|mem~595_combout  & ( \Reg_file|mem~592_combout  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|mem~593_combout ))) # (\Instruction[17]~input_o  & 
// (((\Reg_file|mem~594_combout  & !\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|mem~595_combout  & ( !\Reg_file|mem~592_combout  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~593_combout  & ((\Instruction[16]~input_o )))) # (\Instruction[17]~input_o 
//  & (((\Instruction[16]~input_o ) # (\Reg_file|mem~594_combout )))) ) ) ) # ( !\Reg_file|mem~595_combout  & ( !\Reg_file|mem~592_combout  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~593_combout  & ((\Instruction[16]~input_o )))) # 
// (\Instruction[17]~input_o  & (((\Reg_file|mem~594_combout  & !\Instruction[16]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~593_combout ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|mem~594_combout ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~595_combout ),
	.dataf(!\Reg_file|mem~592_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~596 .extended_lut = "off";
defparam \Reg_file|mem~596 .lut_mask = 64'h03440377CF44CF77;
defparam \Reg_file|mem~596 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \ALU_ins|Add0~65 (
// Equation(s):
// \ALU_ins|Add0~65_sumout  = SUM(( \Reg_file|mem~596_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~62  ))
// \ALU_ins|Add0~66  = CARRY(( \Reg_file|mem~596_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~62  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|mem~596_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~65_sumout ),
	.cout(\ALU_ins|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~65 .extended_lut = "off";
defparam \ALU_ins|Add0~65 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALU_ins|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \readData[17]~input (
	.i(readData[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[17]~input_o ));
// synopsys translate_off
defparam \readData[17]~input .bus_hold = "false";
defparam \readData[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N48
cyclonev_lcell_comb \Reg_file|mem~209feeder (
// Equation(s):
// \Reg_file|mem~209feeder_combout  = \readData[17]~input_o 

	.dataa(gnd),
	.datab(!\readData[17]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~209feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~209feeder .extended_lut = "off";
defparam \Reg_file|mem~209feeder .lut_mask = 64'h3333333333333333;
defparam \Reg_file|mem~209feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N49
dffeas \Reg_file|mem~209 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~209 .is_wysiwyg = "true";
defparam \Reg_file|mem~209 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \Reg_file|mem~145feeder (
// Equation(s):
// \Reg_file|mem~145feeder_combout  = ( \readData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~145feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~145feeder .extended_lut = "off";
defparam \Reg_file|mem~145feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~145feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N59
dffeas \Reg_file|mem~145 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~145 .is_wysiwyg = "true";
defparam \Reg_file|mem~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \Reg_file|mem~241 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~241 .is_wysiwyg = "true";
defparam \Reg_file|mem~241 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \Reg_file|mem~177feeder (
// Equation(s):
// \Reg_file|mem~177feeder_combout  = ( \readData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~177feeder .extended_lut = "off";
defparam \Reg_file|mem~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N22
dffeas \Reg_file|mem~177 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~177 .is_wysiwyg = "true";
defparam \Reg_file|mem~177 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \Reg_file|mem~598 (
// Equation(s):
// \Reg_file|mem~598_combout  = ( \Reg_file|mem~241_q  & ( \Reg_file|mem~177_q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|mem~145_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~209_q ))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~241_q  
// & ( \Reg_file|mem~177_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~145_q ) # (\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~209_q  & (!\Instruction[16]~input_o ))) ) ) ) # ( \Reg_file|mem~241_q  & ( 
// !\Reg_file|mem~177_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o  & \Reg_file|mem~145_q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~209_q ))) ) ) ) # ( !\Reg_file|mem~241_q  & ( 
// !\Reg_file|mem~177_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|mem~145_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~209_q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|mem~209_q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|mem~145_q ),
	.datae(!\Reg_file|mem~241_q ),
	.dataf(!\Reg_file|mem~177_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~598 .extended_lut = "off";
defparam \Reg_file|mem~598 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Reg_file|mem~598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N37
dffeas \Reg_file|mem~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~17 .is_wysiwyg = "true";
defparam \Reg_file|mem~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \Reg_file|mem~49feeder (
// Equation(s):
// \Reg_file|mem~49feeder_combout  = ( \readData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~49feeder .extended_lut = "off";
defparam \Reg_file|mem~49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N13
dffeas \Reg_file|mem~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~49 .is_wysiwyg = "true";
defparam \Reg_file|mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N56
dffeas \Reg_file|mem~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~113 .is_wysiwyg = "true";
defparam \Reg_file|mem~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N7
dffeas \Reg_file|mem~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~81 .is_wysiwyg = "true";
defparam \Reg_file|mem~81 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \Reg_file|mem~597 (
// Equation(s):
// \Reg_file|mem~597_combout  = ( \Reg_file|mem~113_q  & ( \Reg_file|mem~81_q  & ( ((!\Instruction[16]~input_o  & (\Reg_file|mem~17_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~49_q )))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~113_q  & 
// ( \Reg_file|mem~81_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~17_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~49_q ))))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o )) ) ) ) # ( 
// \Reg_file|mem~113_q  & ( !\Reg_file|mem~81_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~17_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~49_q ))))) # (\Instruction[17]~input_o  & (\Instruction[16]~input_o )) ) ) 
// ) # ( !\Reg_file|mem~113_q  & ( !\Reg_file|mem~81_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|mem~17_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~49_q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~17_q ),
	.datad(!\Reg_file|mem~49_q ),
	.datae(!\Reg_file|mem~113_q ),
	.dataf(!\Reg_file|mem~81_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~597 .extended_lut = "off";
defparam \Reg_file|mem~597 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Reg_file|mem~597 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N25
dffeas \Reg_file|mem~401 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~401 .is_wysiwyg = "true";
defparam \Reg_file|mem~401 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \Reg_file|mem~465feeder (
// Equation(s):
// \Reg_file|mem~465feeder_combout  = ( \readData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~465feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~465feeder .extended_lut = "off";
defparam \Reg_file|mem~465feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~465feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N10
dffeas \Reg_file|mem~465 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~465 .is_wysiwyg = "true";
defparam \Reg_file|mem~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N8
dffeas \Reg_file|mem~497 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~497 .is_wysiwyg = "true";
defparam \Reg_file|mem~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N40
dffeas \Reg_file|mem~433 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~433 .is_wysiwyg = "true";
defparam \Reg_file|mem~433 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \Reg_file|mem~600 (
// Equation(s):
// \Reg_file|mem~600_combout  = ( \Reg_file|mem~497_q  & ( \Reg_file|mem~433_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~401_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~465_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~497_q  
// & ( \Reg_file|mem~433_q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~401_q ))) # (\Instruction[17]~input_o  & (((\Reg_file|mem~465_q  & !\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|mem~497_q  & ( 
// !\Reg_file|mem~433_q  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~401_q  & ((!\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|mem~465_q )))) ) ) ) # ( !\Reg_file|mem~497_q  & ( 
// !\Reg_file|mem~433_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~401_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~465_q ))))) ) ) )

	.dataa(!\Reg_file|mem~401_q ),
	.datab(!\Reg_file|mem~465_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~497_q ),
	.dataf(!\Reg_file|mem~433_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~600 .extended_lut = "off";
defparam \Reg_file|mem~600 .lut_mask = 64'h5300530F53F053FF;
defparam \Reg_file|mem~600 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \Reg_file|mem~337feeder (
// Equation(s):
// \Reg_file|mem~337feeder_combout  = ( \readData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~337feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~337feeder .extended_lut = "off";
defparam \Reg_file|mem~337feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~337feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N35
dffeas \Reg_file|mem~337 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~337 .is_wysiwyg = "true";
defparam \Reg_file|mem~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N16
dffeas \Reg_file|mem~305 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~305 .is_wysiwyg = "true";
defparam \Reg_file|mem~305 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \Reg_file|mem~273feeder (
// Equation(s):
// \Reg_file|mem~273feeder_combout  = ( \readData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~273feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~273feeder .extended_lut = "off";
defparam \Reg_file|mem~273feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~273feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N26
dffeas \Reg_file|mem~273 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~273 .is_wysiwyg = "true";
defparam \Reg_file|mem~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N44
dffeas \Reg_file|mem~369 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~369 .is_wysiwyg = "true";
defparam \Reg_file|mem~369 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \Reg_file|mem~599 (
// Equation(s):
// \Reg_file|mem~599_combout  = ( \Reg_file|mem~369_q  & ( \Instruction[17]~input_o  & ( (\Instruction[16]~input_o ) # (\Reg_file|mem~337_q ) ) ) ) # ( !\Reg_file|mem~369_q  & ( \Instruction[17]~input_o  & ( (\Reg_file|mem~337_q  & !\Instruction[16]~input_o 
// ) ) ) ) # ( \Reg_file|mem~369_q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~273_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~305_q )) ) ) ) # ( !\Reg_file|mem~369_q  & ( !\Instruction[17]~input_o  & ( 
// (!\Instruction[16]~input_o  & ((\Reg_file|mem~273_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~305_q )) ) ) )

	.dataa(!\Reg_file|mem~337_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~305_q ),
	.datad(!\Reg_file|mem~273_q ),
	.datae(!\Reg_file|mem~369_q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~599 .extended_lut = "off";
defparam \Reg_file|mem~599 .lut_mask = 64'h03CF03CF44447777;
defparam \Reg_file|mem~599 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \Reg_file|mem~601 (
// Equation(s):
// \Reg_file|mem~601_combout  = ( \Reg_file|mem~600_combout  & ( \Reg_file|mem~599_combout  & ( ((!\Instruction[18]~input_o  & ((\Reg_file|mem~597_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~598_combout ))) # (\Instruction[19]~input_o ) ) ) ) # 
// ( !\Reg_file|mem~600_combout  & ( \Reg_file|mem~599_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~597_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~598_combout )))) # (\Instruction[19]~input_o  & 
// (((!\Instruction[18]~input_o )))) ) ) ) # ( \Reg_file|mem~600_combout  & ( !\Reg_file|mem~599_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~597_combout ))) # (\Instruction[18]~input_o  & 
// (\Reg_file|mem~598_combout )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )))) ) ) ) # ( !\Reg_file|mem~600_combout  & ( !\Reg_file|mem~599_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & 
// ((\Reg_file|mem~597_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~598_combout )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~598_combout ),
	.datac(!\Reg_file|mem~597_combout ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~600_combout ),
	.dataf(!\Reg_file|mem~599_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~601 .extended_lut = "off";
defparam \Reg_file|mem~601 .lut_mask = 64'h0A220A775F225F77;
defparam \Reg_file|mem~601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N51
cyclonev_lcell_comb \ALU_ins|Add0~69 (
// Equation(s):
// \ALU_ins|Add0~69_sumout  = SUM(( \Instruction[11]~input_o  ) + ( \Reg_file|mem~601_combout  ) + ( \ALU_ins|Add0~66  ))
// \ALU_ins|Add0~70  = CARRY(( \Instruction[11]~input_o  ) + ( \Reg_file|mem~601_combout  ) + ( \ALU_ins|Add0~66  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|mem~601_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~69_sumout ),
	.cout(\ALU_ins|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~69 .extended_lut = "off";
defparam \ALU_ins|Add0~69 .lut_mask = 64'h0000FF0000005555;
defparam \ALU_ins|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \readData[18]~input (
	.i(readData[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[18]~input_o ));
// synopsys translate_off
defparam \readData[18]~input .bus_hold = "false";
defparam \readData[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \Reg_file|mem~338feeder (
// Equation(s):
// \Reg_file|mem~338feeder_combout  = ( \readData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~338feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~338feeder .extended_lut = "off";
defparam \Reg_file|mem~338feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~338feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N2
dffeas \Reg_file|mem~338 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~338 .is_wysiwyg = "true";
defparam \Reg_file|mem~338 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N15
cyclonev_lcell_comb \Reg_file|mem~82feeder (
// Equation(s):
// \Reg_file|mem~82feeder_combout  = \readData[18]~input_o 

	.dataa(!\readData[18]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~82feeder .extended_lut = "off";
defparam \Reg_file|mem~82feeder .lut_mask = 64'h5555555555555555;
defparam \Reg_file|mem~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N17
dffeas \Reg_file|mem~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~82 .is_wysiwyg = "true";
defparam \Reg_file|mem~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N20
dffeas \Reg_file|mem~466 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~466 .is_wysiwyg = "true";
defparam \Reg_file|mem~466 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N30
cyclonev_lcell_comb \Reg_file|mem~210feeder (
// Equation(s):
// \Reg_file|mem~210feeder_combout  = ( \readData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~210feeder .extended_lut = "off";
defparam \Reg_file|mem~210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N31
dffeas \Reg_file|mem~210 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~210 .is_wysiwyg = "true";
defparam \Reg_file|mem~210 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \Reg_file|mem~604 (
// Equation(s):
// \Reg_file|mem~604_combout  = ( \Reg_file|mem~466_q  & ( \Reg_file|mem~210_q  & ( ((!\Instruction[19]~input_o  & ((\Reg_file|mem~82_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~338_q ))) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~466_q  
// & ( \Reg_file|mem~210_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & ((\Reg_file|mem~82_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~338_q )))) # (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~466_q  & ( !\Reg_file|mem~210_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & ((\Reg_file|mem~82_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~338_q )))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~466_q  & ( !\Reg_file|mem~210_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & ((\Reg_file|mem~82_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~338_q )))) ) ) )

	.dataa(!\Reg_file|mem~338_q ),
	.datab(!\Reg_file|mem~82_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~466_q ),
	.dataf(!\Reg_file|mem~210_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~604 .extended_lut = "off";
defparam \Reg_file|mem~604 .lut_mask = 64'h3050305F3F503F5F;
defparam \Reg_file|mem~604 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N55
dffeas \Reg_file|mem~306 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~306 .is_wysiwyg = "true";
defparam \Reg_file|mem~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N44
dffeas \Reg_file|mem~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~50 .is_wysiwyg = "true";
defparam \Reg_file|mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N2
dffeas \Reg_file|mem~178 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~178 .is_wysiwyg = "true";
defparam \Reg_file|mem~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N38
dffeas \Reg_file|mem~434 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~434 .is_wysiwyg = "true";
defparam \Reg_file|mem~434 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \Reg_file|mem~603 (
// Equation(s):
// \Reg_file|mem~603_combout  = ( \Reg_file|mem~434_q  & ( \Instruction[18]~input_o  & ( (\Instruction[19]~input_o ) # (\Reg_file|mem~178_q ) ) ) ) # ( !\Reg_file|mem~434_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~178_q  & !\Instruction[19]~input_o 
// ) ) ) ) # ( \Reg_file|mem~434_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~50_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~306_q )) ) ) ) # ( !\Reg_file|mem~434_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & ((\Reg_file|mem~50_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~306_q )) ) ) )

	.dataa(!\Reg_file|mem~306_q ),
	.datab(!\Reg_file|mem~50_q ),
	.datac(!\Reg_file|mem~178_q ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~434_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~603 .extended_lut = "off";
defparam \Reg_file|mem~603 .lut_mask = 64'h335533550F000FFF;
defparam \Reg_file|mem~603 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \Reg_file|mem~18feeder (
// Equation(s):
// \Reg_file|mem~18feeder_combout  = ( \readData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~18feeder .extended_lut = "off";
defparam \Reg_file|mem~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \Reg_file|mem~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~18 .is_wysiwyg = "true";
defparam \Reg_file|mem~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N25
dffeas \Reg_file|mem~274 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~274 .is_wysiwyg = "true";
defparam \Reg_file|mem~274 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \Reg_file|mem~146feeder (
// Equation(s):
// \Reg_file|mem~146feeder_combout  = ( \readData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~146feeder .extended_lut = "off";
defparam \Reg_file|mem~146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~146feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N2
dffeas \Reg_file|mem~146 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~146 .is_wysiwyg = "true";
defparam \Reg_file|mem~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N29
dffeas \Reg_file|mem~402 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~402 .is_wysiwyg = "true";
defparam \Reg_file|mem~402 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N27
cyclonev_lcell_comb \Reg_file|mem~602 (
// Equation(s):
// \Reg_file|mem~602_combout  = ( \Reg_file|mem~402_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~146_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~402_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~146_q 
// ) ) ) ) # ( \Reg_file|mem~402_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~18_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~274_q ))) ) ) ) # ( !\Reg_file|mem~402_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & (\Reg_file|mem~18_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~274_q ))) ) ) )

	.dataa(!\Reg_file|mem~18_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~274_q ),
	.datad(!\Reg_file|mem~146_q ),
	.datae(!\Reg_file|mem~402_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~602 .extended_lut = "off";
defparam \Reg_file|mem~602 .lut_mask = 64'h4747474700CC33FF;
defparam \Reg_file|mem~602 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N52
dffeas \Reg_file|mem~370 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~370 .is_wysiwyg = "true";
defparam \Reg_file|mem~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N32
dffeas \Reg_file|mem~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~114 .is_wysiwyg = "true";
defparam \Reg_file|mem~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N55
dffeas \Reg_file|mem~242 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~242 .is_wysiwyg = "true";
defparam \Reg_file|mem~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N2
dffeas \Reg_file|mem~498 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~498 .is_wysiwyg = "true";
defparam \Reg_file|mem~498 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \Reg_file|mem~605 (
// Equation(s):
// \Reg_file|mem~605_combout  = ( \Reg_file|mem~498_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~242_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~498_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~242_q 
// ) ) ) ) # ( \Reg_file|mem~498_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~114_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~370_q )) ) ) ) # ( !\Reg_file|mem~498_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & ((\Reg_file|mem~114_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~370_q )) ) ) )

	.dataa(!\Reg_file|mem~370_q ),
	.datab(!\Reg_file|mem~114_q ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~242_q ),
	.datae(!\Reg_file|mem~498_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~605 .extended_lut = "off";
defparam \Reg_file|mem~605 .lut_mask = 64'h3535353500F00FFF;
defparam \Reg_file|mem~605 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \Reg_file|mem~606 (
// Equation(s):
// \Reg_file|mem~606_combout  = ( \Instruction[16]~input_o  & ( \Reg_file|mem~605_combout  & ( (\Instruction[17]~input_o ) # (\Reg_file|mem~603_combout ) ) ) ) # ( !\Instruction[16]~input_o  & ( \Reg_file|mem~605_combout  & ( (!\Instruction[17]~input_o  & 
// ((\Reg_file|mem~602_combout ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~604_combout )) ) ) ) # ( \Instruction[16]~input_o  & ( !\Reg_file|mem~605_combout  & ( (\Reg_file|mem~603_combout  & !\Instruction[17]~input_o ) ) ) ) # ( 
// !\Instruction[16]~input_o  & ( !\Reg_file|mem~605_combout  & ( (!\Instruction[17]~input_o  & ((\Reg_file|mem~602_combout ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~604_combout )) ) ) )

	.dataa(!\Reg_file|mem~604_combout ),
	.datab(!\Reg_file|mem~603_combout ),
	.datac(!\Reg_file|mem~602_combout ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Instruction[16]~input_o ),
	.dataf(!\Reg_file|mem~605_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~606 .extended_lut = "off";
defparam \Reg_file|mem~606 .lut_mask = 64'h0F5533000F5533FF;
defparam \Reg_file|mem~606 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \ALU_ins|Add0~73 (
// Equation(s):
// \ALU_ins|Add0~73_sumout  = SUM(( \Reg_file|mem~606_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~70  ))
// \ALU_ins|Add0~74  = CARRY(( \Reg_file|mem~606_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~70  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(!\Reg_file|mem~606_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~73_sumout ),
	.cout(\ALU_ins|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~73 .extended_lut = "off";
defparam \ALU_ins|Add0~73 .lut_mask = 64'h0000AAAA00003333;
defparam \ALU_ins|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \readData[19]~input (
	.i(readData[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[19]~input_o ));
// synopsys translate_off
defparam \readData[19]~input .bus_hold = "false";
defparam \readData[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N55
dffeas \Reg_file|mem~339 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~339 .is_wysiwyg = "true";
defparam \Reg_file|mem~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N10
dffeas \Reg_file|mem~307 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~307 .is_wysiwyg = "true";
defparam \Reg_file|mem~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N26
dffeas \Reg_file|mem~371 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~371 .is_wysiwyg = "true";
defparam \Reg_file|mem~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N29
dffeas \Reg_file|mem~275 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~275 .is_wysiwyg = "true";
defparam \Reg_file|mem~275 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \Reg_file|mem~609 (
// Equation(s):
// \Reg_file|mem~609_combout  = ( \Reg_file|mem~371_q  & ( \Reg_file|mem~275_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|mem~339_q ))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|mem~307_q 
// )))) ) ) ) # ( !\Reg_file|mem~371_q  & ( \Reg_file|mem~275_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|mem~339_q ))) # (\Instruction[16]~input_o  & (((\Reg_file|mem~307_q  & !\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~371_q  & ( !\Reg_file|mem~275_q  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~339_q  & ((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|mem~307_q )))) ) ) ) # ( 
// !\Reg_file|mem~371_q  & ( !\Reg_file|mem~275_q  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~339_q  & ((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Reg_file|mem~307_q  & !\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~339_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~307_q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~371_q ),
	.dataf(!\Reg_file|mem~275_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~609 .extended_lut = "off";
defparam \Reg_file|mem~609 .lut_mask = 64'h03440377CF44CF77;
defparam \Reg_file|mem~609 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N30
cyclonev_lcell_comb \Reg_file|mem~147feeder (
// Equation(s):
// \Reg_file|mem~147feeder_combout  = ( \readData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~147feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~147feeder .extended_lut = "off";
defparam \Reg_file|mem~147feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~147feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N31
dffeas \Reg_file|mem~147 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~147 .is_wysiwyg = "true";
defparam \Reg_file|mem~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb \Reg_file|mem~211feeder (
// Equation(s):
// \Reg_file|mem~211feeder_combout  = ( \readData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~211feeder .extended_lut = "off";
defparam \Reg_file|mem~211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~211feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N4
dffeas \Reg_file|mem~211 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~211 .is_wysiwyg = "true";
defparam \Reg_file|mem~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N20
dffeas \Reg_file|mem~243 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~243 .is_wysiwyg = "true";
defparam \Reg_file|mem~243 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \Reg_file|mem~179feeder (
// Equation(s):
// \Reg_file|mem~179feeder_combout  = ( \readData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~179feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~179feeder .extended_lut = "off";
defparam \Reg_file|mem~179feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~179feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N34
dffeas \Reg_file|mem~179 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~179 .is_wysiwyg = "true";
defparam \Reg_file|mem~179 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N18
cyclonev_lcell_comb \Reg_file|mem~608 (
// Equation(s):
// \Reg_file|mem~608_combout  = ( \Reg_file|mem~243_q  & ( \Reg_file|mem~179_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~147_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~211_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~243_q  
// & ( \Reg_file|mem~179_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~147_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~211_q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~243_q  & ( !\Reg_file|mem~179_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~147_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~211_q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~243_q  & ( !\Reg_file|mem~179_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~147_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~211_q ))))) ) ) )

	.dataa(!\Reg_file|mem~147_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~211_q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~243_q ),
	.dataf(!\Reg_file|mem~179_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~608 .extended_lut = "off";
defparam \Reg_file|mem~608 .lut_mask = 64'h440C443F770C773F;
defparam \Reg_file|mem~608 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N39
cyclonev_lcell_comb \Reg_file|mem~51feeder (
// Equation(s):
// \Reg_file|mem~51feeder_combout  = ( \readData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~51feeder .extended_lut = "off";
defparam \Reg_file|mem~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N40
dffeas \Reg_file|mem~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~51 .is_wysiwyg = "true";
defparam \Reg_file|mem~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \Reg_file|mem~83feeder (
// Equation(s):
// \Reg_file|mem~83feeder_combout  = ( \readData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~83feeder .extended_lut = "off";
defparam \Reg_file|mem~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N34
dffeas \Reg_file|mem~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~83 .is_wysiwyg = "true";
defparam \Reg_file|mem~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N22
dffeas \Reg_file|mem~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~19 .is_wysiwyg = "true";
defparam \Reg_file|mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N5
dffeas \Reg_file|mem~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~115 .is_wysiwyg = "true";
defparam \Reg_file|mem~115 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N3
cyclonev_lcell_comb \Reg_file|mem~607 (
// Equation(s):
// \Reg_file|mem~607_combout  = ( \Reg_file|mem~115_q  & ( \Instruction[17]~input_o  & ( (\Reg_file|mem~83_q ) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~115_q  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & \Reg_file|mem~83_q ) 
// ) ) ) # ( \Reg_file|mem~115_q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~19_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~51_q )) ) ) ) # ( !\Reg_file|mem~115_q  & ( !\Instruction[17]~input_o  & ( 
// (!\Instruction[16]~input_o  & ((\Reg_file|mem~19_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~51_q )) ) ) )

	.dataa(!\Reg_file|mem~51_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~83_q ),
	.datad(!\Reg_file|mem~19_q ),
	.datae(!\Reg_file|mem~115_q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~607 .extended_lut = "off";
defparam \Reg_file|mem~607 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Reg_file|mem~607 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N9
cyclonev_lcell_comb \Reg_file|mem~435feeder (
// Equation(s):
// \Reg_file|mem~435feeder_combout  = ( \readData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~435feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~435feeder .extended_lut = "off";
defparam \Reg_file|mem~435feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~435feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N10
dffeas \Reg_file|mem~435 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~435 .is_wysiwyg = "true";
defparam \Reg_file|mem~435 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \Reg_file|mem~403feeder (
// Equation(s):
// \Reg_file|mem~403feeder_combout  = ( \readData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~403feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~403feeder .extended_lut = "off";
defparam \Reg_file|mem~403feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~403feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N40
dffeas \Reg_file|mem~403 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~403 .is_wysiwyg = "true";
defparam \Reg_file|mem~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \Reg_file|mem~499 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~499 .is_wysiwyg = "true";
defparam \Reg_file|mem~499 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \Reg_file|mem~467feeder (
// Equation(s):
// \Reg_file|mem~467feeder_combout  = ( \readData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~467feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~467feeder .extended_lut = "off";
defparam \Reg_file|mem~467feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~467feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N14
dffeas \Reg_file|mem~467 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~467 .is_wysiwyg = "true";
defparam \Reg_file|mem~467 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \Reg_file|mem~610 (
// Equation(s):
// \Reg_file|mem~610_combout  = ( \Reg_file|mem~499_q  & ( \Reg_file|mem~467_q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|mem~403_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~435_q ))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~499_q  
// & ( \Reg_file|mem~467_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~403_q ) # (\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~435_q  & (!\Instruction[17]~input_o ))) ) ) ) # ( \Reg_file|mem~499_q  & ( 
// !\Reg_file|mem~467_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & \Reg_file|mem~403_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~435_q ))) ) ) ) # ( !\Reg_file|mem~499_q  & ( 
// !\Reg_file|mem~467_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~403_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~435_q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~435_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~403_q ),
	.datae(!\Reg_file|mem~499_q ),
	.dataf(!\Reg_file|mem~467_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~610 .extended_lut = "off";
defparam \Reg_file|mem~610 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Reg_file|mem~610 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N30
cyclonev_lcell_comb \Reg_file|mem~611 (
// Equation(s):
// \Reg_file|mem~611_combout  = ( \Reg_file|mem~607_combout  & ( \Reg_file|mem~610_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|mem~609_combout ))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o ) # 
// (\Reg_file|mem~608_combout )))) ) ) ) # ( !\Reg_file|mem~607_combout  & ( \Reg_file|mem~610_combout  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~609_combout  & ((\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o 
// ) # (\Reg_file|mem~608_combout )))) ) ) ) # ( \Reg_file|mem~607_combout  & ( !\Reg_file|mem~610_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|mem~609_combout ))) # (\Instruction[18]~input_o  & 
// (((\Reg_file|mem~608_combout  & !\Instruction[19]~input_o )))) ) ) ) # ( !\Reg_file|mem~607_combout  & ( !\Reg_file|mem~610_combout  & ( (!\Instruction[18]~input_o  & (\Reg_file|mem~609_combout  & ((\Instruction[19]~input_o )))) # 
// (\Instruction[18]~input_o  & (((\Reg_file|mem~608_combout  & !\Instruction[19]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~609_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|mem~608_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~607_combout ),
	.dataf(!\Reg_file|mem~610_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~611 .extended_lut = "off";
defparam \Reg_file|mem~611 .lut_mask = 64'h0344CF440377CF77;
defparam \Reg_file|mem~611 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \ALU_ins|Add0~77 (
// Equation(s):
// \ALU_ins|Add0~77_sumout  = SUM(( \Reg_file|mem~611_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~74  ))
// \ALU_ins|Add0~78  = CARRY(( \Reg_file|mem~611_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~74  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|mem~611_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~77_sumout ),
	.cout(\ALU_ins|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~77 .extended_lut = "off";
defparam \ALU_ins|Add0~77 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALU_ins|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \readData[20]~input (
	.i(readData[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[20]~input_o ));
// synopsys translate_off
defparam \readData[20]~input .bus_hold = "false";
defparam \readData[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y3_N13
dffeas \Reg_file|mem~372 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~372 .is_wysiwyg = "true";
defparam \Reg_file|mem~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N43
dffeas \Reg_file|mem~244 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~244 .is_wysiwyg = "true";
defparam \Reg_file|mem~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N49
dffeas \Reg_file|mem~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~116 .is_wysiwyg = "true";
defparam \Reg_file|mem~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N35
dffeas \Reg_file|mem~500 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~500 .is_wysiwyg = "true";
defparam \Reg_file|mem~500 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N33
cyclonev_lcell_comb \Reg_file|mem~615 (
// Equation(s):
// \Reg_file|mem~615_combout  = ( \Reg_file|mem~500_q  & ( \Instruction[19]~input_o  & ( (\Reg_file|mem~372_q ) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~500_q  & ( \Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & \Reg_file|mem~372_q 
// ) ) ) ) # ( \Reg_file|mem~500_q  & ( !\Instruction[19]~input_o  & ( (!\Instruction[18]~input_o  & ((\Reg_file|mem~116_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~244_q )) ) ) ) # ( !\Reg_file|mem~500_q  & ( !\Instruction[19]~input_o  & ( 
// (!\Instruction[18]~input_o  & ((\Reg_file|mem~116_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~244_q )) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|mem~372_q ),
	.datac(!\Reg_file|mem~244_q ),
	.datad(!\Reg_file|mem~116_q ),
	.datae(!\Reg_file|mem~500_q ),
	.dataf(!\Instruction[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~615 .extended_lut = "off";
defparam \Reg_file|mem~615 .lut_mask = 64'h05AF05AF22227777;
defparam \Reg_file|mem~615 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \Reg_file|mem~308feeder (
// Equation(s):
// \Reg_file|mem~308feeder_combout  = ( \readData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~308feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~308feeder .extended_lut = "off";
defparam \Reg_file|mem~308feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~308feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N25
dffeas \Reg_file|mem~308 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~308 .is_wysiwyg = "true";
defparam \Reg_file|mem~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N12
cyclonev_lcell_comb \Reg_file|mem~52feeder (
// Equation(s):
// \Reg_file|mem~52feeder_combout  = ( \readData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~52feeder .extended_lut = "off";
defparam \Reg_file|mem~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N14
dffeas \Reg_file|mem~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~52 .is_wysiwyg = "true";
defparam \Reg_file|mem~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N6
cyclonev_lcell_comb \Reg_file|mem~180feeder (
// Equation(s):
// \Reg_file|mem~180feeder_combout  = ( \readData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~180feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~180feeder .extended_lut = "off";
defparam \Reg_file|mem~180feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~180feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N7
dffeas \Reg_file|mem~180 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~180 .is_wysiwyg = "true";
defparam \Reg_file|mem~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N44
dffeas \Reg_file|mem~436 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~436 .is_wysiwyg = "true";
defparam \Reg_file|mem~436 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \Reg_file|mem~613 (
// Equation(s):
// \Reg_file|mem~613_combout  = ( \Reg_file|mem~436_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~180_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~436_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~180_q 
// ) ) ) ) # ( \Reg_file|mem~436_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~52_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~308_q )) ) ) ) # ( !\Reg_file|mem~436_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & ((\Reg_file|mem~52_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~308_q )) ) ) )

	.dataa(!\Reg_file|mem~308_q ),
	.datab(!\Reg_file|mem~52_q ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~180_q ),
	.datae(!\Reg_file|mem~436_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~613 .extended_lut = "off";
defparam \Reg_file|mem~613 .lut_mask = 64'h3535353500F00FFF;
defparam \Reg_file|mem~613 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \Reg_file|mem~340feeder (
// Equation(s):
// \Reg_file|mem~340feeder_combout  = ( \readData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~340feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~340feeder .extended_lut = "off";
defparam \Reg_file|mem~340feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~340feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N1
dffeas \Reg_file|mem~340 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~340 .is_wysiwyg = "true";
defparam \Reg_file|mem~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N32
dffeas \Reg_file|mem~212 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~212 .is_wysiwyg = "true";
defparam \Reg_file|mem~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \Reg_file|mem~468 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~468 .is_wysiwyg = "true";
defparam \Reg_file|mem~468 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \Reg_file|mem~84feeder (
// Equation(s):
// \Reg_file|mem~84feeder_combout  = ( \readData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~84feeder .extended_lut = "off";
defparam \Reg_file|mem~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N26
dffeas \Reg_file|mem~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~84 .is_wysiwyg = "true";
defparam \Reg_file|mem~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb \Reg_file|mem~614 (
// Equation(s):
// \Reg_file|mem~614_combout  = ( \Reg_file|mem~468_q  & ( \Reg_file|mem~84_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o ) # (\Reg_file|mem~212_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~340_q 
// ))) ) ) ) # ( !\Reg_file|mem~468_q  & ( \Reg_file|mem~84_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o ) # (\Reg_file|mem~212_q )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~340_q  & ((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~468_q  & ( !\Reg_file|mem~84_q  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~212_q  & \Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~340_q ))) ) ) ) # ( !\Reg_file|mem~468_q 
//  & ( !\Reg_file|mem~84_q  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~212_q  & \Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~340_q  & ((!\Instruction[18]~input_o )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~340_q ),
	.datac(!\Reg_file|mem~212_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~468_q ),
	.dataf(!\Reg_file|mem~84_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~614 .extended_lut = "off";
defparam \Reg_file|mem~614 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Reg_file|mem~614 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \Reg_file|mem~276feeder (
// Equation(s):
// \Reg_file|mem~276feeder_combout  = ( \readData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~276feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~276feeder .extended_lut = "off";
defparam \Reg_file|mem~276feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~276feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N25
dffeas \Reg_file|mem~276 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~276 .is_wysiwyg = "true";
defparam \Reg_file|mem~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N10
dffeas \Reg_file|mem~148 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~148 .is_wysiwyg = "true";
defparam \Reg_file|mem~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N5
dffeas \Reg_file|mem~404 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~404 .is_wysiwyg = "true";
defparam \Reg_file|mem~404 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N12
cyclonev_lcell_comb \Reg_file|mem~20feeder (
// Equation(s):
// \Reg_file|mem~20feeder_combout  = ( \readData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~20feeder .extended_lut = "off";
defparam \Reg_file|mem~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N13
dffeas \Reg_file|mem~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~20 .is_wysiwyg = "true";
defparam \Reg_file|mem~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N3
cyclonev_lcell_comb \Reg_file|mem~612 (
// Equation(s):
// \Reg_file|mem~612_combout  = ( \Reg_file|mem~404_q  & ( \Reg_file|mem~20_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o ) # (\Reg_file|mem~148_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~276_q 
// ))) ) ) ) # ( !\Reg_file|mem~404_q  & ( \Reg_file|mem~20_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o ) # (\Reg_file|mem~148_q )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~276_q  & ((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~404_q  & ( !\Reg_file|mem~20_q  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~148_q  & \Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~276_q ))) ) ) ) # ( !\Reg_file|mem~404_q 
//  & ( !\Reg_file|mem~20_q  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~148_q  & \Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~276_q  & ((!\Instruction[18]~input_o )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~276_q ),
	.datac(!\Reg_file|mem~148_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~404_q ),
	.dataf(!\Reg_file|mem~20_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~612 .extended_lut = "off";
defparam \Reg_file|mem~612 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Reg_file|mem~612 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \Reg_file|mem~616 (
// Equation(s):
// \Reg_file|mem~616_combout  = ( \Instruction[17]~input_o  & ( \Instruction[16]~input_o  & ( \Reg_file|mem~615_combout  ) ) ) # ( !\Instruction[17]~input_o  & ( \Instruction[16]~input_o  & ( \Reg_file|mem~613_combout  ) ) ) # ( \Instruction[17]~input_o  & ( 
// !\Instruction[16]~input_o  & ( \Reg_file|mem~614_combout  ) ) ) # ( !\Instruction[17]~input_o  & ( !\Instruction[16]~input_o  & ( \Reg_file|mem~612_combout  ) ) )

	.dataa(!\Reg_file|mem~615_combout ),
	.datab(!\Reg_file|mem~613_combout ),
	.datac(!\Reg_file|mem~614_combout ),
	.datad(!\Reg_file|mem~612_combout ),
	.datae(!\Instruction[17]~input_o ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~616 .extended_lut = "off";
defparam \Reg_file|mem~616 .lut_mask = 64'h00FF0F0F33335555;
defparam \Reg_file|mem~616 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N0
cyclonev_lcell_comb \ALU_ins|Add0~81 (
// Equation(s):
// \ALU_ins|Add0~81_sumout  = SUM(( \Reg_file|mem~616_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~78  ))
// \ALU_ins|Add0~82  = CARRY(( \Reg_file|mem~616_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~78  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(!\Reg_file|mem~616_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~81_sumout ),
	.cout(\ALU_ins|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~81 .extended_lut = "off";
defparam \ALU_ins|Add0~81 .lut_mask = 64'h0000AAAA00003333;
defparam \ALU_ins|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \readData[21]~input (
	.i(readData[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[21]~input_o ));
// synopsys translate_off
defparam \readData[21]~input .bus_hold = "false";
defparam \readData[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N42
cyclonev_lcell_comb \Reg_file|mem~181feeder (
// Equation(s):
// \Reg_file|mem~181feeder_combout  = ( \readData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~181feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~181feeder .extended_lut = "off";
defparam \Reg_file|mem~181feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~181feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N43
dffeas \Reg_file|mem~181 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~181 .is_wysiwyg = "true";
defparam \Reg_file|mem~181 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N24
cyclonev_lcell_comb \Reg_file|mem~213feeder (
// Equation(s):
// \Reg_file|mem~213feeder_combout  = ( \readData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~213feeder .extended_lut = "off";
defparam \Reg_file|mem~213feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~213feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N25
dffeas \Reg_file|mem~213 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~213 .is_wysiwyg = "true";
defparam \Reg_file|mem~213 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N48
cyclonev_lcell_comb \Reg_file|mem~149feeder (
// Equation(s):
// \Reg_file|mem~149feeder_combout  = ( \readData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~149feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~149feeder .extended_lut = "off";
defparam \Reg_file|mem~149feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~149feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N49
dffeas \Reg_file|mem~149 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~149 .is_wysiwyg = "true";
defparam \Reg_file|mem~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N2
dffeas \Reg_file|mem~245 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~245 .is_wysiwyg = "true";
defparam \Reg_file|mem~245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N0
cyclonev_lcell_comb \Reg_file|mem~618 (
// Equation(s):
// \Reg_file|mem~618_combout  = ( \Reg_file|mem~245_q  & ( \Instruction[17]~input_o  & ( (\Instruction[16]~input_o ) # (\Reg_file|mem~213_q ) ) ) ) # ( !\Reg_file|mem~245_q  & ( \Instruction[17]~input_o  & ( (\Reg_file|mem~213_q  & !\Instruction[16]~input_o 
// ) ) ) ) # ( \Reg_file|mem~245_q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~149_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~181_q )) ) ) ) # ( !\Reg_file|mem~245_q  & ( !\Instruction[17]~input_o  & ( 
// (!\Instruction[16]~input_o  & ((\Reg_file|mem~149_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~181_q )) ) ) )

	.dataa(!\Reg_file|mem~181_q ),
	.datab(!\Reg_file|mem~213_q ),
	.datac(!\Reg_file|mem~149_q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~245_q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~618 .extended_lut = "off";
defparam \Reg_file|mem~618 .lut_mask = 64'h0F550F55330033FF;
defparam \Reg_file|mem~618 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N54
cyclonev_lcell_comb \Reg_file|mem~309feeder (
// Equation(s):
// \Reg_file|mem~309feeder_combout  = ( \readData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~309feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~309feeder .extended_lut = "off";
defparam \Reg_file|mem~309feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~309feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N55
dffeas \Reg_file|mem~309 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~309 .is_wysiwyg = "true";
defparam \Reg_file|mem~309 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N36
cyclonev_lcell_comb \Reg_file|mem~277feeder (
// Equation(s):
// \Reg_file|mem~277feeder_combout  = ( \readData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~277feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~277feeder .extended_lut = "off";
defparam \Reg_file|mem~277feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~277feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N37
dffeas \Reg_file|mem~277 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~277 .is_wysiwyg = "true";
defparam \Reg_file|mem~277 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N24
cyclonev_lcell_comb \Reg_file|mem~341feeder (
// Equation(s):
// \Reg_file|mem~341feeder_combout  = ( \readData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~341feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~341feeder .extended_lut = "off";
defparam \Reg_file|mem~341feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~341feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N25
dffeas \Reg_file|mem~341 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~341 .is_wysiwyg = "true";
defparam \Reg_file|mem~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N32
dffeas \Reg_file|mem~373 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~373 .is_wysiwyg = "true";
defparam \Reg_file|mem~373 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N30
cyclonev_lcell_comb \Reg_file|mem~619 (
// Equation(s):
// \Reg_file|mem~619_combout  = ( \Reg_file|mem~373_q  & ( \Instruction[17]~input_o  & ( (\Reg_file|mem~341_q ) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~373_q  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & \Reg_file|mem~341_q 
// ) ) ) ) # ( \Reg_file|mem~373_q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~277_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~309_q )) ) ) ) # ( !\Reg_file|mem~373_q  & ( !\Instruction[17]~input_o  & ( 
// (!\Instruction[16]~input_o  & ((\Reg_file|mem~277_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~309_q )) ) ) )

	.dataa(!\Reg_file|mem~309_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~277_q ),
	.datad(!\Reg_file|mem~341_q ),
	.datae(!\Reg_file|mem~373_q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~619 .extended_lut = "off";
defparam \Reg_file|mem~619 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Reg_file|mem~619 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N23
dffeas \Reg_file|mem~405 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~405 .is_wysiwyg = "true";
defparam \Reg_file|mem~405 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N53
dffeas \Reg_file|mem~469 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~469 .is_wysiwyg = "true";
defparam \Reg_file|mem~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N29
dffeas \Reg_file|mem~501 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~501 .is_wysiwyg = "true";
defparam \Reg_file|mem~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N47
dffeas \Reg_file|mem~437 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~437 .is_wysiwyg = "true";
defparam \Reg_file|mem~437 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N27
cyclonev_lcell_comb \Reg_file|mem~620 (
// Equation(s):
// \Reg_file|mem~620_combout  = ( \Reg_file|mem~501_q  & ( \Reg_file|mem~437_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~405_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~469_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~501_q  
// & ( \Reg_file|mem~437_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~405_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~469_q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~501_q  & ( !\Reg_file|mem~437_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~405_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~469_q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~501_q  & ( !\Reg_file|mem~437_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~405_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~469_q ))))) ) ) )

	.dataa(!\Reg_file|mem~405_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~469_q ),
	.datae(!\Reg_file|mem~501_q ),
	.dataf(!\Reg_file|mem~437_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~620 .extended_lut = "off";
defparam \Reg_file|mem~620 .lut_mask = 64'h404C434F707C737F;
defparam \Reg_file|mem~620 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N24
cyclonev_lcell_comb \Reg_file|mem~21feeder (
// Equation(s):
// \Reg_file|mem~21feeder_combout  = ( \readData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~21feeder .extended_lut = "off";
defparam \Reg_file|mem~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N25
dffeas \Reg_file|mem~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~21 .is_wysiwyg = "true";
defparam \Reg_file|mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N1
dffeas \Reg_file|mem~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~85 .is_wysiwyg = "true";
defparam \Reg_file|mem~85 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N30
cyclonev_lcell_comb \Reg_file|mem~53feeder (
// Equation(s):
// \Reg_file|mem~53feeder_combout  = ( \readData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~53feeder .extended_lut = "off";
defparam \Reg_file|mem~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~53feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N31
dffeas \Reg_file|mem~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~53 .is_wysiwyg = "true";
defparam \Reg_file|mem~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N44
dffeas \Reg_file|mem~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~117 .is_wysiwyg = "true";
defparam \Reg_file|mem~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N42
cyclonev_lcell_comb \Reg_file|mem~617 (
// Equation(s):
// \Reg_file|mem~617_combout  = ( \Reg_file|mem~117_q  & ( \Instruction[17]~input_o  & ( (\Reg_file|mem~85_q ) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~117_q  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & \Reg_file|mem~85_q ) 
// ) ) ) # ( \Reg_file|mem~117_q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~21_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~53_q ))) ) ) ) # ( !\Reg_file|mem~117_q  & ( !\Instruction[17]~input_o  & ( 
// (!\Instruction[16]~input_o  & (\Reg_file|mem~21_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~53_q ))) ) ) )

	.dataa(!\Reg_file|mem~21_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~85_q ),
	.datad(!\Reg_file|mem~53_q ),
	.datae(!\Reg_file|mem~117_q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~617 .extended_lut = "off";
defparam \Reg_file|mem~617 .lut_mask = 64'h447744770C0C3F3F;
defparam \Reg_file|mem~617 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N48
cyclonev_lcell_comb \Reg_file|mem~621 (
// Equation(s):
// \Reg_file|mem~621_combout  = ( \Reg_file|mem~620_combout  & ( \Reg_file|mem~617_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o ) # (\Reg_file|mem~619_combout )))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o )) # 
// (\Reg_file|mem~618_combout ))) ) ) ) # ( !\Reg_file|mem~620_combout  & ( \Reg_file|mem~617_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o ) # (\Reg_file|mem~619_combout )))) # (\Instruction[18]~input_o  & 
// (\Reg_file|mem~618_combout  & (!\Instruction[19]~input_o ))) ) ) ) # ( \Reg_file|mem~620_combout  & ( !\Reg_file|mem~617_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o  & \Reg_file|mem~619_combout )))) # (\Instruction[18]~input_o  
// & (((\Instruction[19]~input_o )) # (\Reg_file|mem~618_combout ))) ) ) ) # ( !\Reg_file|mem~620_combout  & ( !\Reg_file|mem~617_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o  & \Reg_file|mem~619_combout )))) # 
// (\Instruction[18]~input_o  & (\Reg_file|mem~618_combout  & (!\Instruction[19]~input_o ))) ) ) )

	.dataa(!\Reg_file|mem~618_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~619_combout ),
	.datae(!\Reg_file|mem~620_combout ),
	.dataf(!\Reg_file|mem~617_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~621 .extended_lut = "off";
defparam \Reg_file|mem~621 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Reg_file|mem~621 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N3
cyclonev_lcell_comb \ALU_ins|Add0~85 (
// Equation(s):
// \ALU_ins|Add0~85_sumout  = SUM(( \Reg_file|mem~621_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~82  ))
// \ALU_ins|Add0~86  = CARRY(( \Reg_file|mem~621_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~82  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|mem~621_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~85_sumout ),
	.cout(\ALU_ins|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~85 .extended_lut = "off";
defparam \ALU_ins|Add0~85 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALU_ins|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \readData[22]~input (
	.i(readData[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[22]~input_o ));
// synopsys translate_off
defparam \readData[22]~input .bus_hold = "false";
defparam \readData[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N56
dffeas \Reg_file|mem~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~54 .is_wysiwyg = "true";
defparam \Reg_file|mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N13
dffeas \Reg_file|mem~310 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~310 .is_wysiwyg = "true";
defparam \Reg_file|mem~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N49
dffeas \Reg_file|mem~182 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~182 .is_wysiwyg = "true";
defparam \Reg_file|mem~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N26
dffeas \Reg_file|mem~438 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~438 .is_wysiwyg = "true";
defparam \Reg_file|mem~438 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \Reg_file|mem~623 (
// Equation(s):
// \Reg_file|mem~623_combout  = ( \Reg_file|mem~438_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~182_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~438_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~182_q 
// ) ) ) ) # ( \Reg_file|mem~438_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~54_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~310_q ))) ) ) ) # ( !\Reg_file|mem~438_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & (\Reg_file|mem~54_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~310_q ))) ) ) )

	.dataa(!\Reg_file|mem~54_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~310_q ),
	.datad(!\Reg_file|mem~182_q ),
	.datae(!\Reg_file|mem~438_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~623 .extended_lut = "off";
defparam \Reg_file|mem~623 .lut_mask = 64'h4747474700CC33FF;
defparam \Reg_file|mem~623 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N22
dffeas \Reg_file|mem~246 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~246 .is_wysiwyg = "true";
defparam \Reg_file|mem~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N5
dffeas \Reg_file|mem~374 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~374 .is_wysiwyg = "true";
defparam \Reg_file|mem~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N14
dffeas \Reg_file|mem~502 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~502 .is_wysiwyg = "true";
defparam \Reg_file|mem~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N34
dffeas \Reg_file|mem~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~118 .is_wysiwyg = "true";
defparam \Reg_file|mem~118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N12
cyclonev_lcell_comb \Reg_file|mem~625 (
// Equation(s):
// \Reg_file|mem~625_combout  = ( \Reg_file|mem~502_q  & ( \Reg_file|mem~118_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~246_q ))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~374_q 
// )))) ) ) ) # ( !\Reg_file|mem~502_q  & ( \Reg_file|mem~118_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~246_q ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~374_q  & !\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~502_q  & ( !\Reg_file|mem~118_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~246_q  & ((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~374_q )))) ) ) ) # ( 
// !\Reg_file|mem~502_q  & ( !\Reg_file|mem~118_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~246_q  & ((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~374_q  & !\Instruction[18]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~246_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~374_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~502_q ),
	.dataf(!\Reg_file|mem~118_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~625 .extended_lut = "off";
defparam \Reg_file|mem~625 .lut_mask = 64'h03440377CF44CF77;
defparam \Reg_file|mem~625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N34
dffeas \Reg_file|mem~214 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~214 .is_wysiwyg = "true";
defparam \Reg_file|mem~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N25
dffeas \Reg_file|mem~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~86 .is_wysiwyg = "true";
defparam \Reg_file|mem~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N59
dffeas \Reg_file|mem~342 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~342 .is_wysiwyg = "true";
defparam \Reg_file|mem~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N32
dffeas \Reg_file|mem~470 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~470 .is_wysiwyg = "true";
defparam \Reg_file|mem~470 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \Reg_file|mem~624 (
// Equation(s):
// \Reg_file|mem~624_combout  = ( \Reg_file|mem~470_q  & ( \Instruction[18]~input_o  & ( (\Instruction[19]~input_o ) # (\Reg_file|mem~214_q ) ) ) ) # ( !\Reg_file|mem~470_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~214_q  & !\Instruction[19]~input_o 
// ) ) ) ) # ( \Reg_file|mem~470_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~86_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~342_q ))) ) ) ) # ( !\Reg_file|mem~470_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & (\Reg_file|mem~86_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~342_q ))) ) ) )

	.dataa(!\Reg_file|mem~214_q ),
	.datab(!\Reg_file|mem~86_q ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~342_q ),
	.datae(!\Reg_file|mem~470_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~624 .extended_lut = "off";
defparam \Reg_file|mem~624 .lut_mask = 64'h303F303F50505F5F;
defparam \Reg_file|mem~624 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N19
dffeas \Reg_file|mem~150 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~150 .is_wysiwyg = "true";
defparam \Reg_file|mem~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N55
dffeas \Reg_file|mem~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~22 .is_wysiwyg = "true";
defparam \Reg_file|mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N8
dffeas \Reg_file|mem~406 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~406 .is_wysiwyg = "true";
defparam \Reg_file|mem~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N46
dffeas \Reg_file|mem~278 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~278 .is_wysiwyg = "true";
defparam \Reg_file|mem~278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N6
cyclonev_lcell_comb \Reg_file|mem~622 (
// Equation(s):
// \Reg_file|mem~622_combout  = ( \Reg_file|mem~406_q  & ( \Reg_file|mem~278_q  & ( ((!\Instruction[18]~input_o  & ((\Reg_file|mem~22_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~150_q ))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~406_q  
// & ( \Reg_file|mem~278_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~22_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~150_q )))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~406_q  & ( !\Reg_file|mem~278_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~22_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~150_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~406_q  & ( !\Reg_file|mem~278_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~22_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~150_q )))) ) ) )

	.dataa(!\Reg_file|mem~150_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~22_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~406_q ),
	.dataf(!\Reg_file|mem~278_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~622 .extended_lut = "off";
defparam \Reg_file|mem~622 .lut_mask = 64'h0C440C773F443F77;
defparam \Reg_file|mem~622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N3
cyclonev_lcell_comb \Reg_file|mem~626 (
// Equation(s):
// \Reg_file|mem~626_combout  = ( \Instruction[16]~input_o  & ( \Reg_file|mem~622_combout  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~623_combout )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~625_combout ))) ) ) ) # ( !\Instruction[16]~input_o  & ( 
// \Reg_file|mem~622_combout  & ( (!\Instruction[17]~input_o ) # (\Reg_file|mem~624_combout ) ) ) ) # ( \Instruction[16]~input_o  & ( !\Reg_file|mem~622_combout  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~623_combout )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|mem~625_combout ))) ) ) ) # ( !\Instruction[16]~input_o  & ( !\Reg_file|mem~622_combout  & ( (\Instruction[17]~input_o  & \Reg_file|mem~624_combout ) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|mem~623_combout ),
	.datac(!\Reg_file|mem~625_combout ),
	.datad(!\Reg_file|mem~624_combout ),
	.datae(!\Instruction[16]~input_o ),
	.dataf(!\Reg_file|mem~622_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~626 .extended_lut = "off";
defparam \Reg_file|mem~626 .lut_mask = 64'h00552727AAFF2727;
defparam \Reg_file|mem~626 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N6
cyclonev_lcell_comb \ALU_ins|Add0~89 (
// Equation(s):
// \ALU_ins|Add0~89_sumout  = SUM(( \Reg_file|mem~626_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~86  ))
// \ALU_ins|Add0~90  = CARRY(( \Reg_file|mem~626_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~86  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|mem~626_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~89_sumout ),
	.cout(\ALU_ins|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~89 .extended_lut = "off";
defparam \ALU_ins|Add0~89 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALU_ins|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \readData[23]~input (
	.i(readData[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[23]~input_o ));
// synopsys translate_off
defparam \readData[23]~input .bus_hold = "false";
defparam \readData[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N40
dffeas \Reg_file|mem~439 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~439 .is_wysiwyg = "true";
defparam \Reg_file|mem~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N11
dffeas \Reg_file|mem~407 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~407 .is_wysiwyg = "true";
defparam \Reg_file|mem~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N20
dffeas \Reg_file|mem~503 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~503 .is_wysiwyg = "true";
defparam \Reg_file|mem~503 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \Reg_file|mem~471feeder (
// Equation(s):
// \Reg_file|mem~471feeder_combout  = ( \readData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~471feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~471feeder .extended_lut = "off";
defparam \Reg_file|mem~471feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~471feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \Reg_file|mem~471 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~471 .is_wysiwyg = "true";
defparam \Reg_file|mem~471 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N18
cyclonev_lcell_comb \Reg_file|mem~630 (
// Equation(s):
// \Reg_file|mem~630_combout  = ( \Reg_file|mem~503_q  & ( \Reg_file|mem~471_q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|mem~407_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~439_q ))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~503_q  
// & ( \Reg_file|mem~471_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~407_q ) # (\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~439_q  & (!\Instruction[17]~input_o ))) ) ) ) # ( \Reg_file|mem~503_q  & ( 
// !\Reg_file|mem~471_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & \Reg_file|mem~407_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~439_q ))) ) ) ) # ( !\Reg_file|mem~503_q  & ( 
// !\Reg_file|mem~471_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~407_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~439_q )))) ) ) )

	.dataa(!\Reg_file|mem~439_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~407_q ),
	.datae(!\Reg_file|mem~503_q ),
	.dataf(!\Reg_file|mem~471_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~630 .extended_lut = "off";
defparam \Reg_file|mem~630 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Reg_file|mem~630 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \Reg_file|mem~311feeder (
// Equation(s):
// \Reg_file|mem~311feeder_combout  = ( \readData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~311feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~311feeder .extended_lut = "off";
defparam \Reg_file|mem~311feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~311feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N56
dffeas \Reg_file|mem~311 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~311 .is_wysiwyg = "true";
defparam \Reg_file|mem~311 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \Reg_file|mem~279feeder (
// Equation(s):
// \Reg_file|mem~279feeder_combout  = ( \readData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~279feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~279feeder .extended_lut = "off";
defparam \Reg_file|mem~279feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~279feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N2
dffeas \Reg_file|mem~279 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~279 .is_wysiwyg = "true";
defparam \Reg_file|mem~279 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \Reg_file|mem~343feeder (
// Equation(s):
// \Reg_file|mem~343feeder_combout  = ( \readData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~343feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~343feeder .extended_lut = "off";
defparam \Reg_file|mem~343feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~343feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N13
dffeas \Reg_file|mem~343 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~343 .is_wysiwyg = "true";
defparam \Reg_file|mem~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N2
dffeas \Reg_file|mem~375 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~375 .is_wysiwyg = "true";
defparam \Reg_file|mem~375 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \Reg_file|mem~629 (
// Equation(s):
// \Reg_file|mem~629_combout  = ( \Reg_file|mem~375_q  & ( \Instruction[17]~input_o  & ( (\Reg_file|mem~343_q ) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~375_q  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & \Reg_file|mem~343_q 
// ) ) ) ) # ( \Reg_file|mem~375_q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~279_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~311_q )) ) ) ) # ( !\Reg_file|mem~375_q  & ( !\Instruction[17]~input_o  & ( 
// (!\Instruction[16]~input_o  & ((\Reg_file|mem~279_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~311_q )) ) ) )

	.dataa(!\Reg_file|mem~311_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~279_q ),
	.datad(!\Reg_file|mem~343_q ),
	.datae(!\Reg_file|mem~375_q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~629 .extended_lut = "off";
defparam \Reg_file|mem~629 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Reg_file|mem~629 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \Reg_file|mem~55feeder (
// Equation(s):
// \Reg_file|mem~55feeder_combout  = ( \readData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~55feeder .extended_lut = "off";
defparam \Reg_file|mem~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N37
dffeas \Reg_file|mem~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~55 .is_wysiwyg = "true";
defparam \Reg_file|mem~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \Reg_file|mem~23feeder (
// Equation(s):
// \Reg_file|mem~23feeder_combout  = ( \readData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~23feeder .extended_lut = "off";
defparam \Reg_file|mem~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N49
dffeas \Reg_file|mem~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~23 .is_wysiwyg = "true";
defparam \Reg_file|mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N11
dffeas \Reg_file|mem~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~87 .is_wysiwyg = "true";
defparam \Reg_file|mem~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N44
dffeas \Reg_file|mem~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~119 .is_wysiwyg = "true";
defparam \Reg_file|mem~119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \Reg_file|mem~627 (
// Equation(s):
// \Reg_file|mem~627_combout  = ( \Reg_file|mem~119_q  & ( \Instruction[16]~input_o  & ( (\Instruction[17]~input_o ) # (\Reg_file|mem~55_q ) ) ) ) # ( !\Reg_file|mem~119_q  & ( \Instruction[16]~input_o  & ( (\Reg_file|mem~55_q  & !\Instruction[17]~input_o ) 
// ) ) ) # ( \Reg_file|mem~119_q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~23_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~87_q ))) ) ) ) # ( !\Reg_file|mem~119_q  & ( !\Instruction[16]~input_o  & ( 
// (!\Instruction[17]~input_o  & (\Reg_file|mem~23_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~87_q ))) ) ) )

	.dataa(!\Reg_file|mem~55_q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|mem~23_q ),
	.datad(!\Reg_file|mem~87_q ),
	.datae(!\Reg_file|mem~119_q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~627 .extended_lut = "off";
defparam \Reg_file|mem~627 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Reg_file|mem~627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N51
cyclonev_lcell_comb \Reg_file|mem~215feeder (
// Equation(s):
// \Reg_file|mem~215feeder_combout  = ( \readData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~215feeder .extended_lut = "off";
defparam \Reg_file|mem~215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N52
dffeas \Reg_file|mem~215 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~215 .is_wysiwyg = "true";
defparam \Reg_file|mem~215 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb \Reg_file|mem~183feeder (
// Equation(s):
// \Reg_file|mem~183feeder_combout  = ( \readData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~183feeder .extended_lut = "off";
defparam \Reg_file|mem~183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N31
dffeas \Reg_file|mem~183 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~183 .is_wysiwyg = "true";
defparam \Reg_file|mem~183 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \Reg_file|mem~151feeder (
// Equation(s):
// \Reg_file|mem~151feeder_combout  = ( \readData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~151feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~151feeder .extended_lut = "off";
defparam \Reg_file|mem~151feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~151feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N58
dffeas \Reg_file|mem~151 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~151 .is_wysiwyg = "true";
defparam \Reg_file|mem~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N26
dffeas \Reg_file|mem~247 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~247 .is_wysiwyg = "true";
defparam \Reg_file|mem~247 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \Reg_file|mem~628 (
// Equation(s):
// \Reg_file|mem~628_combout  = ( \Reg_file|mem~247_q  & ( \Instruction[16]~input_o  & ( (\Reg_file|mem~183_q ) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~247_q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & \Reg_file|mem~183_q 
// ) ) ) ) # ( \Reg_file|mem~247_q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|mem~151_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~215_q )) ) ) ) # ( !\Reg_file|mem~247_q  & ( !\Instruction[16]~input_o  & ( 
// (!\Instruction[17]~input_o  & ((\Reg_file|mem~151_q ))) # (\Instruction[17]~input_o  & (\Reg_file|mem~215_q )) ) ) )

	.dataa(!\Reg_file|mem~215_q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|mem~183_q ),
	.datad(!\Reg_file|mem~151_q ),
	.datae(!\Reg_file|mem~247_q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~628 .extended_lut = "off";
defparam \Reg_file|mem~628 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Reg_file|mem~628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N36
cyclonev_lcell_comb \Reg_file|mem~631 (
// Equation(s):
// \Reg_file|mem~631_combout  = ( \Reg_file|mem~627_combout  & ( \Reg_file|mem~628_combout  & ( (!\Instruction[19]~input_o ) # ((!\Instruction[18]~input_o  & ((\Reg_file|mem~629_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~630_combout ))) ) ) ) 
// # ( !\Reg_file|mem~627_combout  & ( \Reg_file|mem~628_combout  & ( (!\Instruction[18]~input_o  & (((\Reg_file|mem~629_combout  & \Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|mem~630_combout ))) 
// ) ) ) # ( \Reg_file|mem~627_combout  & ( !\Reg_file|mem~628_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o ) # (\Reg_file|mem~629_combout )))) # (\Instruction[18]~input_o  & (\Reg_file|mem~630_combout  & ((\Instruction[19]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~627_combout  & ( !\Reg_file|mem~628_combout  & ( (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~629_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~630_combout )))) ) ) )

	.dataa(!\Reg_file|mem~630_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|mem~629_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~627_combout ),
	.dataf(!\Reg_file|mem~628_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~631 .extended_lut = "off";
defparam \Reg_file|mem~631 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Reg_file|mem~631 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N9
cyclonev_lcell_comb \ALU_ins|Add0~93 (
// Equation(s):
// \ALU_ins|Add0~93_sumout  = SUM(( \Reg_file|mem~631_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~90  ))
// \ALU_ins|Add0~94  = CARRY(( \Reg_file|mem~631_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~90  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|mem~631_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~93_sumout ),
	.cout(\ALU_ins|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~93 .extended_lut = "off";
defparam \ALU_ins|Add0~93 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALU_ins|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \readData[24]~input (
	.i(readData[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[24]~input_o ));
// synopsys translate_off
defparam \readData[24]~input .bus_hold = "false";
defparam \readData[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \Reg_file|mem~248feeder (
// Equation(s):
// \Reg_file|mem~248feeder_combout  = ( \readData[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~248feeder .extended_lut = "off";
defparam \Reg_file|mem~248feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~248feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N20
dffeas \Reg_file|mem~248 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~248 .is_wysiwyg = "true";
defparam \Reg_file|mem~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N4
dffeas \Reg_file|mem~376 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~376 .is_wysiwyg = "true";
defparam \Reg_file|mem~376 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \Reg_file|mem~120feeder (
// Equation(s):
// \Reg_file|mem~120feeder_combout  = ( \readData[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~120feeder .extended_lut = "off";
defparam \Reg_file|mem~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N14
dffeas \Reg_file|mem~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~120 .is_wysiwyg = "true";
defparam \Reg_file|mem~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N8
dffeas \Reg_file|mem~504 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~504 .is_wysiwyg = "true";
defparam \Reg_file|mem~504 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \Reg_file|mem~635 (
// Equation(s):
// \Reg_file|mem~635_combout  = ( \Reg_file|mem~504_q  & ( \Instruction[18]~input_o  & ( (\Instruction[19]~input_o ) # (\Reg_file|mem~248_q ) ) ) ) # ( !\Reg_file|mem~504_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~248_q  & !\Instruction[19]~input_o 
// ) ) ) ) # ( \Reg_file|mem~504_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~120_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~376_q )) ) ) ) # ( !\Reg_file|mem~504_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & ((\Reg_file|mem~120_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~376_q )) ) ) )

	.dataa(!\Reg_file|mem~248_q ),
	.datab(!\Reg_file|mem~376_q ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~120_q ),
	.datae(!\Reg_file|mem~504_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~635 .extended_lut = "off";
defparam \Reg_file|mem~635 .lut_mask = 64'h03F303F350505F5F;
defparam \Reg_file|mem~635 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N22
dffeas \Reg_file|mem~184 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~184 .is_wysiwyg = "true";
defparam \Reg_file|mem~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N52
dffeas \Reg_file|mem~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~56 .is_wysiwyg = "true";
defparam \Reg_file|mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N38
dffeas \Reg_file|mem~440 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~440 .is_wysiwyg = "true";
defparam \Reg_file|mem~440 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb \Reg_file|mem~312feeder (
// Equation(s):
// \Reg_file|mem~312feeder_combout  = ( \readData[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~312feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~312feeder .extended_lut = "off";
defparam \Reg_file|mem~312feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~312feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N1
dffeas \Reg_file|mem~312 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~312 .is_wysiwyg = "true";
defparam \Reg_file|mem~312 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \Reg_file|mem~633 (
// Equation(s):
// \Reg_file|mem~633_combout  = ( \Reg_file|mem~440_q  & ( \Reg_file|mem~312_q  & ( ((!\Instruction[18]~input_o  & ((\Reg_file|mem~56_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~184_q ))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~440_q  
// & ( \Reg_file|mem~312_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~56_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~184_q )))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~440_q  & ( !\Reg_file|mem~312_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~56_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~184_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~440_q  & ( !\Reg_file|mem~312_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~56_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~184_q )))) ) ) )

	.dataa(!\Reg_file|mem~184_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~56_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~440_q ),
	.dataf(!\Reg_file|mem~312_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~633 .extended_lut = "off";
defparam \Reg_file|mem~633 .lut_mask = 64'h0C440C773F443F77;
defparam \Reg_file|mem~633 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N43
dffeas \Reg_file|mem~216 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~216 .is_wysiwyg = "true";
defparam \Reg_file|mem~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N52
dffeas \Reg_file|mem~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~88 .is_wysiwyg = "true";
defparam \Reg_file|mem~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N20
dffeas \Reg_file|mem~472 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~472 .is_wysiwyg = "true";
defparam \Reg_file|mem~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \Reg_file|mem~344 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~344 .is_wysiwyg = "true";
defparam \Reg_file|mem~344 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \Reg_file|mem~634 (
// Equation(s):
// \Reg_file|mem~634_combout  = ( \Reg_file|mem~472_q  & ( \Reg_file|mem~344_q  & ( ((!\Instruction[18]~input_o  & ((\Reg_file|mem~88_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~216_q ))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~472_q  
// & ( \Reg_file|mem~344_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~88_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~216_q )))) # (\Instruction[19]~input_o  & (!\Instruction[18]~input_o )) ) ) ) # ( 
// \Reg_file|mem~472_q  & ( !\Reg_file|mem~344_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~88_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~216_q )))) # (\Instruction[19]~input_o  & (\Instruction[18]~input_o )) ) 
// ) ) # ( !\Reg_file|mem~472_q  & ( !\Reg_file|mem~344_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|mem~88_q ))) # (\Instruction[18]~input_o  & (\Reg_file|mem~216_q )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|mem~216_q ),
	.datad(!\Reg_file|mem~88_q ),
	.datae(!\Reg_file|mem~472_q ),
	.dataf(!\Reg_file|mem~344_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~634 .extended_lut = "off";
defparam \Reg_file|mem~634 .lut_mask = 64'h028A139B46CE57DF;
defparam \Reg_file|mem~634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N22
dffeas \Reg_file|mem~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~24 .is_wysiwyg = "true";
defparam \Reg_file|mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N16
dffeas \Reg_file|mem~152 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~152 .is_wysiwyg = "true";
defparam \Reg_file|mem~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N56
dffeas \Reg_file|mem~408 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~408 .is_wysiwyg = "true";
defparam \Reg_file|mem~408 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N31
dffeas \Reg_file|mem~280 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~280 .is_wysiwyg = "true";
defparam \Reg_file|mem~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \Reg_file|mem~632 (
// Equation(s):
// \Reg_file|mem~632_combout  = ( \Reg_file|mem~408_q  & ( \Reg_file|mem~280_q  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~24_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~152_q )))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~408_q  
// & ( \Reg_file|mem~280_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~24_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~152_q ))))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~408_q  & ( !\Reg_file|mem~280_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~24_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~152_q ))))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~408_q  & ( !\Reg_file|mem~280_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~24_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~152_q ))))) ) ) )

	.dataa(!\Reg_file|mem~24_q ),
	.datab(!\Reg_file|mem~152_q ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~408_q ),
	.dataf(!\Reg_file|mem~280_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~632 .extended_lut = "off";
defparam \Reg_file|mem~632 .lut_mask = 64'h5030503F5F305F3F;
defparam \Reg_file|mem~632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N51
cyclonev_lcell_comb \Reg_file|mem~636 (
// Equation(s):
// \Reg_file|mem~636_combout  = ( \Reg_file|mem~632_combout  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~634_combout ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~635_combout )) ) ) ) # ( !\Reg_file|mem~632_combout  & 
// ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~634_combout ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~635_combout )) ) ) ) # ( \Reg_file|mem~632_combout  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o ) 
// # (\Reg_file|mem~633_combout ) ) ) ) # ( !\Reg_file|mem~632_combout  & ( !\Instruction[17]~input_o  & ( (\Reg_file|mem~633_combout  & \Instruction[16]~input_o ) ) ) )

	.dataa(!\Reg_file|mem~635_combout ),
	.datab(!\Reg_file|mem~633_combout ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|mem~634_combout ),
	.datae(!\Reg_file|mem~632_combout ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~636 .extended_lut = "off";
defparam \Reg_file|mem~636 .lut_mask = 64'h0303F3F305F505F5;
defparam \Reg_file|mem~636 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N12
cyclonev_lcell_comb \ALU_ins|Add0~97 (
// Equation(s):
// \ALU_ins|Add0~97_sumout  = SUM(( \Reg_file|mem~636_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~94  ))
// \ALU_ins|Add0~98  = CARRY(( \Reg_file|mem~636_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~94  ))

	.dataa(gnd),
	.datab(!\Reg_file|mem~636_combout ),
	.datac(!\Instruction[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~97_sumout ),
	.cout(\ALU_ins|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~97 .extended_lut = "off";
defparam \ALU_ins|Add0~97 .lut_mask = 64'h0000F0F000003333;
defparam \ALU_ins|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \readData[25]~input (
	.i(readData[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[25]~input_o ));
// synopsys translate_off
defparam \readData[25]~input .bus_hold = "false";
defparam \readData[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N21
cyclonev_lcell_comb \Reg_file|mem~281feeder (
// Equation(s):
// \Reg_file|mem~281feeder_combout  = ( \readData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~281feeder .extended_lut = "off";
defparam \Reg_file|mem~281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~281feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N22
dffeas \Reg_file|mem~281 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~281 .is_wysiwyg = "true";
defparam \Reg_file|mem~281 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N27
cyclonev_lcell_comb \Reg_file|mem~345feeder (
// Equation(s):
// \Reg_file|mem~345feeder_combout  = ( \readData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~345feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~345feeder .extended_lut = "off";
defparam \Reg_file|mem~345feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~345feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N28
dffeas \Reg_file|mem~345 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~345 .is_wysiwyg = "true";
defparam \Reg_file|mem~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N8
dffeas \Reg_file|mem~377 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~377 .is_wysiwyg = "true";
defparam \Reg_file|mem~377 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N3
cyclonev_lcell_comb \Reg_file|mem~313feeder (
// Equation(s):
// \Reg_file|mem~313feeder_combout  = ( \readData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~313feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~313feeder .extended_lut = "off";
defparam \Reg_file|mem~313feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~313feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N4
dffeas \Reg_file|mem~313 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~313 .is_wysiwyg = "true";
defparam \Reg_file|mem~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N6
cyclonev_lcell_comb \Reg_file|mem~639 (
// Equation(s):
// \Reg_file|mem~639_combout  = ( \Reg_file|mem~377_q  & ( \Reg_file|mem~313_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~281_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~345_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~377_q  
// & ( \Reg_file|mem~313_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~281_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~345_q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~377_q  & ( !\Reg_file|mem~313_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~281_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~345_q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~377_q  & ( !\Reg_file|mem~313_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~281_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~345_q ))))) ) ) )

	.dataa(!\Reg_file|mem~281_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~345_q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~377_q ),
	.dataf(!\Reg_file|mem~313_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~639 .extended_lut = "off";
defparam \Reg_file|mem~639 .lut_mask = 64'h440C443F770C773F;
defparam \Reg_file|mem~639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N5
dffeas \Reg_file|mem~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~25 .is_wysiwyg = "true";
defparam \Reg_file|mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N22
dffeas \Reg_file|mem~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~57 .is_wysiwyg = "true";
defparam \Reg_file|mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N47
dffeas \Reg_file|mem~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~89 .is_wysiwyg = "true";
defparam \Reg_file|mem~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N20
dffeas \Reg_file|mem~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~121 .is_wysiwyg = "true";
defparam \Reg_file|mem~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N18
cyclonev_lcell_comb \Reg_file|mem~637 (
// Equation(s):
// \Reg_file|mem~637_combout  = ( \Reg_file|mem~121_q  & ( \Instruction[17]~input_o  & ( (\Reg_file|mem~89_q ) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~121_q  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & \Reg_file|mem~89_q ) 
// ) ) ) # ( \Reg_file|mem~121_q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~25_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~57_q ))) ) ) ) # ( !\Reg_file|mem~121_q  & ( !\Instruction[17]~input_o  & ( 
// (!\Instruction[16]~input_o  & (\Reg_file|mem~25_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~57_q ))) ) ) )

	.dataa(!\Reg_file|mem~25_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~57_q ),
	.datad(!\Reg_file|mem~89_q ),
	.datae(!\Reg_file|mem~121_q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~637 .extended_lut = "off";
defparam \Reg_file|mem~637 .lut_mask = 64'h4747474700CC33FF;
defparam \Reg_file|mem~637 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N28
dffeas \Reg_file|mem~217 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~217 .is_wysiwyg = "true";
defparam \Reg_file|mem~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N22
dffeas \Reg_file|mem~153 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~153 .is_wysiwyg = "true";
defparam \Reg_file|mem~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N46
dffeas \Reg_file|mem~185 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~185 .is_wysiwyg = "true";
defparam \Reg_file|mem~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N38
dffeas \Reg_file|mem~249 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~249 .is_wysiwyg = "true";
defparam \Reg_file|mem~249 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N36
cyclonev_lcell_comb \Reg_file|mem~638 (
// Equation(s):
// \Reg_file|mem~638_combout  = ( \Reg_file|mem~249_q  & ( \Instruction[17]~input_o  & ( (\Instruction[16]~input_o ) # (\Reg_file|mem~217_q ) ) ) ) # ( !\Reg_file|mem~249_q  & ( \Instruction[17]~input_o  & ( (\Reg_file|mem~217_q  & !\Instruction[16]~input_o 
// ) ) ) ) # ( \Reg_file|mem~249_q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~153_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~185_q ))) ) ) ) # ( !\Reg_file|mem~249_q  & ( !\Instruction[17]~input_o  & ( 
// (!\Instruction[16]~input_o  & (\Reg_file|mem~153_q )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~185_q ))) ) ) )

	.dataa(!\Reg_file|mem~217_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~153_q ),
	.datad(!\Reg_file|mem~185_q ),
	.datae(!\Reg_file|mem~249_q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~638 .extended_lut = "off";
defparam \Reg_file|mem~638 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Reg_file|mem~638 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N34
dffeas \Reg_file|mem~441 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~441 .is_wysiwyg = "true";
defparam \Reg_file|mem~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N10
dffeas \Reg_file|mem~409 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~409 .is_wysiwyg = "true";
defparam \Reg_file|mem~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N32
dffeas \Reg_file|mem~505 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~505 .is_wysiwyg = "true";
defparam \Reg_file|mem~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N41
dffeas \Reg_file|mem~473 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~473 .is_wysiwyg = "true";
defparam \Reg_file|mem~473 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \Reg_file|mem~640 (
// Equation(s):
// \Reg_file|mem~640_combout  = ( \Reg_file|mem~505_q  & ( \Reg_file|mem~473_q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|mem~409_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~441_q ))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~505_q  
// & ( \Reg_file|mem~473_q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|mem~409_q )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~441_q  & ((!\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|mem~505_q  & ( 
// !\Reg_file|mem~473_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~409_q  & !\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~441_q ))) ) ) ) # ( !\Reg_file|mem~505_q  & ( 
// !\Reg_file|mem~473_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~409_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~441_q )))) ) ) )

	.dataa(!\Reg_file|mem~441_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~409_q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~505_q ),
	.dataf(!\Reg_file|mem~473_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~640 .extended_lut = "off";
defparam \Reg_file|mem~640 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Reg_file|mem~640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N24
cyclonev_lcell_comb \Reg_file|mem~641 (
// Equation(s):
// \Reg_file|mem~641_combout  = ( \Reg_file|mem~638_combout  & ( \Reg_file|mem~640_combout  & ( ((!\Instruction[19]~input_o  & ((\Reg_file|mem~637_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~639_combout ))) # (\Instruction[18]~input_o ) ) ) ) # 
// ( !\Reg_file|mem~638_combout  & ( \Reg_file|mem~640_combout  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~637_combout  & !\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~639_combout ))) ) 
// ) ) # ( \Reg_file|mem~638_combout  & ( !\Reg_file|mem~640_combout  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~637_combout )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~639_combout  & ((!\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~638_combout  & ( !\Reg_file|mem~640_combout  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & ((\Reg_file|mem~637_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~639_combout )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~639_combout ),
	.datac(!\Reg_file|mem~637_combout ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~638_combout ),
	.dataf(!\Reg_file|mem~640_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~641 .extended_lut = "off";
defparam \Reg_file|mem~641 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Reg_file|mem~641 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N15
cyclonev_lcell_comb \ALU_ins|Add0~101 (
// Equation(s):
// \ALU_ins|Add0~101_sumout  = SUM(( \Instruction[11]~input_o  ) + ( \Reg_file|mem~641_combout  ) + ( \ALU_ins|Add0~98  ))
// \ALU_ins|Add0~102  = CARRY(( \Instruction[11]~input_o  ) + ( \Reg_file|mem~641_combout  ) + ( \ALU_ins|Add0~98  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|mem~641_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~101_sumout ),
	.cout(\ALU_ins|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~101 .extended_lut = "off";
defparam \ALU_ins|Add0~101 .lut_mask = 64'h0000FF0000005555;
defparam \ALU_ins|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \readData[26]~input (
	.i(readData[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[26]~input_o ));
// synopsys translate_off
defparam \readData[26]~input .bus_hold = "false";
defparam \readData[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y1_N13
dffeas \Reg_file|mem~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~26 .is_wysiwyg = "true";
defparam \Reg_file|mem~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N30
cyclonev_lcell_comb \Reg_file|mem~282feeder (
// Equation(s):
// \Reg_file|mem~282feeder_combout  = ( \readData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~282feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~282feeder .extended_lut = "off";
defparam \Reg_file|mem~282feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~282feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N31
dffeas \Reg_file|mem~282 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~282 .is_wysiwyg = "true";
defparam \Reg_file|mem~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N38
dffeas \Reg_file|mem~410 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~410 .is_wysiwyg = "true";
defparam \Reg_file|mem~410 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \Reg_file|mem~154feeder (
// Equation(s):
// \Reg_file|mem~154feeder_combout  = ( \readData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~154feeder .extended_lut = "off";
defparam \Reg_file|mem~154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~154feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N13
dffeas \Reg_file|mem~154 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~154 .is_wysiwyg = "true";
defparam \Reg_file|mem~154 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N36
cyclonev_lcell_comb \Reg_file|mem~642 (
// Equation(s):
// \Reg_file|mem~642_combout  = ( \Reg_file|mem~410_q  & ( \Reg_file|mem~154_q  & ( ((!\Instruction[19]~input_o  & (\Reg_file|mem~26_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~282_q )))) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~410_q  
// & ( \Reg_file|mem~154_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~26_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~282_q ))))) # (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~410_q  & ( !\Reg_file|mem~154_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~26_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~282_q ))))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~410_q  & ( !\Reg_file|mem~154_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~26_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~282_q ))))) ) ) )

	.dataa(!\Reg_file|mem~26_q ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|mem~282_q ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~410_q ),
	.dataf(!\Reg_file|mem~154_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~642 .extended_lut = "off";
defparam \Reg_file|mem~642 .lut_mask = 64'h440C443F770C773F;
defparam \Reg_file|mem~642 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N37
dffeas \Reg_file|mem~250 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~250 .is_wysiwyg = "true";
defparam \Reg_file|mem~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N55
dffeas \Reg_file|mem~378 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~378 .is_wysiwyg = "true";
defparam \Reg_file|mem~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N14
dffeas \Reg_file|mem~506 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~506 .is_wysiwyg = "true";
defparam \Reg_file|mem~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N10
dffeas \Reg_file|mem~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~122 .is_wysiwyg = "true";
defparam \Reg_file|mem~122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N12
cyclonev_lcell_comb \Reg_file|mem~645 (
// Equation(s):
// \Reg_file|mem~645_combout  = ( \Reg_file|mem~506_q  & ( \Reg_file|mem~122_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~250_q ))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~378_q 
// )))) ) ) ) # ( !\Reg_file|mem~506_q  & ( \Reg_file|mem~122_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~250_q ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~378_q  & !\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~506_q  & ( !\Reg_file|mem~122_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~250_q  & ((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~378_q )))) ) ) ) # ( 
// !\Reg_file|mem~506_q  & ( !\Reg_file|mem~122_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~250_q  & ((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~378_q  & !\Instruction[18]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~250_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~378_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~506_q ),
	.dataf(!\Reg_file|mem~122_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~645 .extended_lut = "off";
defparam \Reg_file|mem~645 .lut_mask = 64'h03440377CF44CF77;
defparam \Reg_file|mem~645 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N54
cyclonev_lcell_comb \Reg_file|mem~218feeder (
// Equation(s):
// \Reg_file|mem~218feeder_combout  = ( \readData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~218feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~218feeder .extended_lut = "off";
defparam \Reg_file|mem~218feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~218feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N55
dffeas \Reg_file|mem~218 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~218 .is_wysiwyg = "true";
defparam \Reg_file|mem~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N6
cyclonev_lcell_comb \Reg_file|mem~346feeder (
// Equation(s):
// \Reg_file|mem~346feeder_combout  = ( \readData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~346feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~346feeder .extended_lut = "off";
defparam \Reg_file|mem~346feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~346feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N7
dffeas \Reg_file|mem~346 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~346 .is_wysiwyg = "true";
defparam \Reg_file|mem~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N59
dffeas \Reg_file|mem~474 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~474 .is_wysiwyg = "true";
defparam \Reg_file|mem~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N37
dffeas \Reg_file|mem~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~90 .is_wysiwyg = "true";
defparam \Reg_file|mem~90 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N57
cyclonev_lcell_comb \Reg_file|mem~644 (
// Equation(s):
// \Reg_file|mem~644_combout  = ( \Reg_file|mem~474_q  & ( \Reg_file|mem~90_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~218_q ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~346_q ) # (\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~474_q  & ( \Reg_file|mem~90_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~218_q ))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o  & \Reg_file|mem~346_q )))) ) ) ) # ( 
// \Reg_file|mem~474_q  & ( !\Reg_file|mem~90_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~218_q  & (\Instruction[18]~input_o ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~346_q ) # (\Instruction[18]~input_o )))) ) ) ) # ( !\Reg_file|mem~474_q  
// & ( !\Reg_file|mem~90_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~218_q  & (\Instruction[18]~input_o ))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o  & \Reg_file|mem~346_q )))) ) ) )

	.dataa(!\Reg_file|mem~218_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~346_q ),
	.datae(!\Reg_file|mem~474_q ),
	.dataf(!\Reg_file|mem~90_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~644 .extended_lut = "off";
defparam \Reg_file|mem~644 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Reg_file|mem~644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N6
cyclonev_lcell_comb \Reg_file|mem~186feeder (
// Equation(s):
// \Reg_file|mem~186feeder_combout  = ( \readData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~186feeder .extended_lut = "off";
defparam \Reg_file|mem~186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N8
dffeas \Reg_file|mem~186 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~186 .is_wysiwyg = "true";
defparam \Reg_file|mem~186 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N48
cyclonev_lcell_comb \Reg_file|mem~314feeder (
// Equation(s):
// \Reg_file|mem~314feeder_combout  = ( \readData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~314feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~314feeder .extended_lut = "off";
defparam \Reg_file|mem~314feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~314feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N49
dffeas \Reg_file|mem~314 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~314 .is_wysiwyg = "true";
defparam \Reg_file|mem~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y1_N38
dffeas \Reg_file|mem~442 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~442 .is_wysiwyg = "true";
defparam \Reg_file|mem~442 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N15
cyclonev_lcell_comb \Reg_file|mem~58feeder (
// Equation(s):
// \Reg_file|mem~58feeder_combout  = ( \readData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~58feeder .extended_lut = "off";
defparam \Reg_file|mem~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N17
dffeas \Reg_file|mem~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~58 .is_wysiwyg = "true";
defparam \Reg_file|mem~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N36
cyclonev_lcell_comb \Reg_file|mem~643 (
// Equation(s):
// \Reg_file|mem~643_combout  = ( \Reg_file|mem~442_q  & ( \Reg_file|mem~58_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~186_q ))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~314_q 
// )))) ) ) ) # ( !\Reg_file|mem~442_q  & ( \Reg_file|mem~58_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|mem~186_q ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~314_q  & !\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~442_q  & ( !\Reg_file|mem~58_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~186_q  & ((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~314_q )))) ) ) ) # ( !\Reg_file|mem~442_q 
//  & ( !\Reg_file|mem~58_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~186_q  & ((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~314_q  & !\Instruction[18]~input_o )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~186_q ),
	.datac(!\Reg_file|mem~314_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~442_q ),
	.dataf(!\Reg_file|mem~58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~643 .extended_lut = "off";
defparam \Reg_file|mem~643 .lut_mask = 64'h05220577AF22AF77;
defparam \Reg_file|mem~643 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N45
cyclonev_lcell_comb \Reg_file|mem~646 (
// Equation(s):
// \Reg_file|mem~646_combout  = ( \Reg_file|mem~644_combout  & ( \Reg_file|mem~643_combout  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~642_combout ))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # 
// (\Reg_file|mem~645_combout )))) ) ) ) # ( !\Reg_file|mem~644_combout  & ( \Reg_file|mem~643_combout  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~642_combout  & ((!\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & 
// (((!\Instruction[17]~input_o ) # (\Reg_file|mem~645_combout )))) ) ) ) # ( \Reg_file|mem~644_combout  & ( !\Reg_file|mem~643_combout  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~642_combout ))) # 
// (\Instruction[16]~input_o  & (((\Reg_file|mem~645_combout  & \Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|mem~644_combout  & ( !\Reg_file|mem~643_combout  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~642_combout  & ((!\Instruction[17]~input_o 
// )))) # (\Instruction[16]~input_o  & (((\Reg_file|mem~645_combout  & \Instruction[17]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~642_combout ),
	.datab(!\Reg_file|mem~645_combout ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~644_combout ),
	.dataf(!\Reg_file|mem~643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~646 .extended_lut = "off";
defparam \Reg_file|mem~646 .lut_mask = 64'h500350F35F035FF3;
defparam \Reg_file|mem~646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N18
cyclonev_lcell_comb \ALU_ins|Add0~105 (
// Equation(s):
// \ALU_ins|Add0~105_sumout  = SUM(( \Reg_file|mem~646_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~102  ))
// \ALU_ins|Add0~106  = CARRY(( \Reg_file|mem~646_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~102  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(!\Reg_file|mem~646_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~105_sumout ),
	.cout(\ALU_ins|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~105 .extended_lut = "off";
defparam \ALU_ins|Add0~105 .lut_mask = 64'h0000AAAA00003333;
defparam \ALU_ins|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \readData[27]~input (
	.i(readData[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[27]~input_o ));
// synopsys translate_off
defparam \readData[27]~input .bus_hold = "false";
defparam \readData[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N15
cyclonev_lcell_comb \Reg_file|mem~27feeder (
// Equation(s):
// \Reg_file|mem~27feeder_combout  = ( \readData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~27feeder .extended_lut = "off";
defparam \Reg_file|mem~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N16
dffeas \Reg_file|mem~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~27 .is_wysiwyg = "true";
defparam \Reg_file|mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N11
dffeas \Reg_file|mem~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~91 .is_wysiwyg = "true";
defparam \Reg_file|mem~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N53
dffeas \Reg_file|mem~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~123 .is_wysiwyg = "true";
defparam \Reg_file|mem~123 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N45
cyclonev_lcell_comb \Reg_file|mem~59feeder (
// Equation(s):
// \Reg_file|mem~59feeder_combout  = ( \readData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~59feeder .extended_lut = "off";
defparam \Reg_file|mem~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N46
dffeas \Reg_file|mem~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~59 .is_wysiwyg = "true";
defparam \Reg_file|mem~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N51
cyclonev_lcell_comb \Reg_file|mem~647 (
// Equation(s):
// \Reg_file|mem~647_combout  = ( \Reg_file|mem~123_q  & ( \Reg_file|mem~59_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~27_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~91_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~123_q  & 
// ( \Reg_file|mem~59_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~27_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~91_q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~123_q  & ( !\Reg_file|mem~59_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~27_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~91_q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) 
// ) ) ) # ( !\Reg_file|mem~123_q  & ( !\Reg_file|mem~59_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~27_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~91_q ))))) ) ) )

	.dataa(!\Reg_file|mem~27_q ),
	.datab(!\Reg_file|mem~91_q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~123_q ),
	.dataf(!\Reg_file|mem~59_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~647 .extended_lut = "off";
defparam \Reg_file|mem~647 .lut_mask = 64'h5030503F5F305F3F;
defparam \Reg_file|mem~647 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N31
dffeas \Reg_file|mem~443 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~443 .is_wysiwyg = "true";
defparam \Reg_file|mem~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N22
dffeas \Reg_file|mem~411 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~411 .is_wysiwyg = "true";
defparam \Reg_file|mem~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N11
dffeas \Reg_file|mem~507 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~507 .is_wysiwyg = "true";
defparam \Reg_file|mem~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N26
dffeas \Reg_file|mem~475 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~475 .is_wysiwyg = "true";
defparam \Reg_file|mem~475 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N9
cyclonev_lcell_comb \Reg_file|mem~650 (
// Equation(s):
// \Reg_file|mem~650_combout  = ( \Reg_file|mem~507_q  & ( \Reg_file|mem~475_q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|mem~411_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~443_q ))) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|mem~507_q  
// & ( \Reg_file|mem~475_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~411_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~443_q )))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~507_q  & ( !\Reg_file|mem~475_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~411_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~443_q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~507_q  & ( !\Reg_file|mem~475_q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|mem~411_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~443_q )))) ) ) )

	.dataa(!\Reg_file|mem~443_q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|mem~411_q ),
	.datae(!\Reg_file|mem~507_q ),
	.dataf(!\Reg_file|mem~475_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~650 .extended_lut = "off";
defparam \Reg_file|mem~650 .lut_mask = 64'h04C407C734F437F7;
defparam \Reg_file|mem~650 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N57
cyclonev_lcell_comb \Reg_file|mem~219feeder (
// Equation(s):
// \Reg_file|mem~219feeder_combout  = ( \readData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~219feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~219feeder .extended_lut = "off";
defparam \Reg_file|mem~219feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~219feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N58
dffeas \Reg_file|mem~219 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~219 .is_wysiwyg = "true";
defparam \Reg_file|mem~219 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N3
cyclonev_lcell_comb \Reg_file|mem~187feeder (
// Equation(s):
// \Reg_file|mem~187feeder_combout  = ( \readData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~187feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~187feeder .extended_lut = "off";
defparam \Reg_file|mem~187feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~187feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N4
dffeas \Reg_file|mem~187 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~187 .is_wysiwyg = "true";
defparam \Reg_file|mem~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N32
dffeas \Reg_file|mem~251 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~251 .is_wysiwyg = "true";
defparam \Reg_file|mem~251 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N15
cyclonev_lcell_comb \Reg_file|mem~155feeder (
// Equation(s):
// \Reg_file|mem~155feeder_combout  = ( \readData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~155feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~155feeder .extended_lut = "off";
defparam \Reg_file|mem~155feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~155feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N16
dffeas \Reg_file|mem~155 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~155 .is_wysiwyg = "true";
defparam \Reg_file|mem~155 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N30
cyclonev_lcell_comb \Reg_file|mem~648 (
// Equation(s):
// \Reg_file|mem~648_combout  = ( \Reg_file|mem~251_q  & ( \Reg_file|mem~155_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|mem~187_q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~219_q 
// ))) ) ) ) # ( !\Reg_file|mem~251_q  & ( \Reg_file|mem~155_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|mem~187_q )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~219_q  & ((!\Instruction[16]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~251_q  & ( !\Reg_file|mem~155_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~187_q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~219_q ))) ) ) ) # ( 
// !\Reg_file|mem~251_q  & ( !\Reg_file|mem~155_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~187_q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~219_q  & ((!\Instruction[16]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~219_q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|mem~187_q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~251_q ),
	.dataf(!\Reg_file|mem~155_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~648 .extended_lut = "off";
defparam \Reg_file|mem~648 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Reg_file|mem~648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N9
cyclonev_lcell_comb \Reg_file|mem~347feeder (
// Equation(s):
// \Reg_file|mem~347feeder_combout  = ( \readData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~347feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~347feeder .extended_lut = "off";
defparam \Reg_file|mem~347feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~347feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N10
dffeas \Reg_file|mem~347 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~347 .is_wysiwyg = "true";
defparam \Reg_file|mem~347 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N51
cyclonev_lcell_comb \Reg_file|mem~315feeder (
// Equation(s):
// \Reg_file|mem~315feeder_combout  = ( \readData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~315feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~315feeder .extended_lut = "off";
defparam \Reg_file|mem~315feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~315feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N52
dffeas \Reg_file|mem~315 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~315 .is_wysiwyg = "true";
defparam \Reg_file|mem~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N2
dffeas \Reg_file|mem~379 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~379 .is_wysiwyg = "true";
defparam \Reg_file|mem~379 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N33
cyclonev_lcell_comb \Reg_file|mem~283feeder (
// Equation(s):
// \Reg_file|mem~283feeder_combout  = ( \readData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~283feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~283feeder .extended_lut = "off";
defparam \Reg_file|mem~283feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~283feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N34
dffeas \Reg_file|mem~283 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~283 .is_wysiwyg = "true";
defparam \Reg_file|mem~283 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N0
cyclonev_lcell_comb \Reg_file|mem~649 (
// Equation(s):
// \Reg_file|mem~649_combout  = ( \Reg_file|mem~379_q  & ( \Reg_file|mem~283_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|mem~315_q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~347_q 
// ))) ) ) ) # ( !\Reg_file|mem~379_q  & ( \Reg_file|mem~283_q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|mem~315_q )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~347_q  & ((!\Instruction[16]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~379_q  & ( !\Reg_file|mem~283_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~315_q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~347_q ))) ) ) ) # ( 
// !\Reg_file|mem~379_q  & ( !\Reg_file|mem~283_q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|mem~315_q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (\Reg_file|mem~347_q  & ((!\Instruction[16]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~347_q ),
	.datab(!\Reg_file|mem~315_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~379_q ),
	.dataf(!\Reg_file|mem~283_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~649 .extended_lut = "off";
defparam \Reg_file|mem~649 .lut_mask = 64'h0530053FF530F53F;
defparam \Reg_file|mem~649 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N6
cyclonev_lcell_comb \Reg_file|mem~651 (
// Equation(s):
// \Reg_file|mem~651_combout  = ( \Reg_file|mem~649_combout  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~648_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~650_combout )) ) ) ) # ( !\Reg_file|mem~649_combout  & 
// ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|mem~648_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~650_combout )) ) ) ) # ( \Reg_file|mem~649_combout  & ( !\Instruction[18]~input_o  & ( (\Instruction[19]~input_o ) 
// # (\Reg_file|mem~647_combout ) ) ) ) # ( !\Reg_file|mem~649_combout  & ( !\Instruction[18]~input_o  & ( (\Reg_file|mem~647_combout  & !\Instruction[19]~input_o ) ) ) )

	.dataa(!\Reg_file|mem~647_combout ),
	.datab(!\Reg_file|mem~650_combout ),
	.datac(!\Reg_file|mem~648_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~649_combout ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~651 .extended_lut = "off";
defparam \Reg_file|mem~651 .lut_mask = 64'h550055FF0F330F33;
defparam \Reg_file|mem~651 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N21
cyclonev_lcell_comb \ALU_ins|Add0~109 (
// Equation(s):
// \ALU_ins|Add0~109_sumout  = SUM(( \Reg_file|mem~651_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~106  ))
// \ALU_ins|Add0~110  = CARRY(( \Reg_file|mem~651_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~106  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Reg_file|mem~651_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~109_sumout ),
	.cout(\ALU_ins|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~109 .extended_lut = "off";
defparam \ALU_ins|Add0~109 .lut_mask = 64'h0000AAAA000000FF;
defparam \ALU_ins|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \readData[28]~input (
	.i(readData[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[28]~input_o ));
// synopsys translate_off
defparam \readData[28]~input .bus_hold = "false";
defparam \readData[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \Reg_file|mem~60feeder (
// Equation(s):
// \Reg_file|mem~60feeder_combout  = ( \readData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~60feeder .extended_lut = "off";
defparam \Reg_file|mem~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N49
dffeas \Reg_file|mem~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~60 .is_wysiwyg = "true";
defparam \Reg_file|mem~60 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \Reg_file|mem~316feeder (
// Equation(s):
// \Reg_file|mem~316feeder_combout  = ( \readData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~316feeder .extended_lut = "off";
defparam \Reg_file|mem~316feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~316feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N7
dffeas \Reg_file|mem~316 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~316 .is_wysiwyg = "true";
defparam \Reg_file|mem~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N38
dffeas \Reg_file|mem~444 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~444 .is_wysiwyg = "true";
defparam \Reg_file|mem~444 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \Reg_file|mem~188feeder (
// Equation(s):
// \Reg_file|mem~188feeder_combout  = ( \readData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~188feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~188feeder .extended_lut = "off";
defparam \Reg_file|mem~188feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~188feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N19
dffeas \Reg_file|mem~188 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~188 .is_wysiwyg = "true";
defparam \Reg_file|mem~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N36
cyclonev_lcell_comb \Reg_file|mem~653 (
// Equation(s):
// \Reg_file|mem~653_combout  = ( \Reg_file|mem~444_q  & ( \Reg_file|mem~188_q  & ( ((!\Instruction[19]~input_o  & (\Reg_file|mem~60_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~316_q )))) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~444_q  
// & ( \Reg_file|mem~188_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~60_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~316_q ))))) # (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~444_q  & ( !\Reg_file|mem~188_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~60_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~316_q ))))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~444_q  & ( !\Reg_file|mem~188_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~60_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~316_q ))))) ) ) )

	.dataa(!\Reg_file|mem~60_q ),
	.datab(!\Reg_file|mem~316_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|mem~444_q ),
	.dataf(!\Reg_file|mem~188_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~653 .extended_lut = "off";
defparam \Reg_file|mem~653 .lut_mask = 64'h5030503F5F305F3F;
defparam \Reg_file|mem~653 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N12
cyclonev_lcell_comb \Reg_file|mem~92feeder (
// Equation(s):
// \Reg_file|mem~92feeder_combout  = ( \readData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~92feeder .extended_lut = "off";
defparam \Reg_file|mem~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N13
dffeas \Reg_file|mem~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~92 .is_wysiwyg = "true";
defparam \Reg_file|mem~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N32
dffeas \Reg_file|mem~220 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~220 .is_wysiwyg = "true";
defparam \Reg_file|mem~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N26
dffeas \Reg_file|mem~348 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~348 .is_wysiwyg = "true";
defparam \Reg_file|mem~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N16
dffeas \Reg_file|mem~476 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~476 .is_wysiwyg = "true";
defparam \Reg_file|mem~476 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N24
cyclonev_lcell_comb \Reg_file|mem~654 (
// Equation(s):
// \Reg_file|mem~654_combout  = ( \Reg_file|mem~348_q  & ( \Reg_file|mem~476_q  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~92_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~220_q )))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~348_q  
// & ( \Reg_file|mem~476_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~92_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~220_q ))))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~348_q  & ( !\Reg_file|mem~476_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~92_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~220_q ))))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~348_q  & ( !\Reg_file|mem~476_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~92_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~220_q ))))) ) ) )

	.dataa(!\Reg_file|mem~92_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~220_q ),
	.datae(!\Reg_file|mem~348_q ),
	.dataf(!\Reg_file|mem~476_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~654 .extended_lut = "off";
defparam \Reg_file|mem~654 .lut_mask = 64'h404C707C434F737F;
defparam \Reg_file|mem~654 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N46
dffeas \Reg_file|mem~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~124 .is_wysiwyg = "true";
defparam \Reg_file|mem~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N55
dffeas \Reg_file|mem~252 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~252 .is_wysiwyg = "true";
defparam \Reg_file|mem~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N56
dffeas \Reg_file|mem~508 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~508 .is_wysiwyg = "true";
defparam \Reg_file|mem~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N41
dffeas \Reg_file|mem~380 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~380 .is_wysiwyg = "true";
defparam \Reg_file|mem~380 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N54
cyclonev_lcell_comb \Reg_file|mem~655 (
// Equation(s):
// \Reg_file|mem~655_combout  = ( \Reg_file|mem~508_q  & ( \Reg_file|mem~380_q  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~124_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~252_q )))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~508_q  
// & ( \Reg_file|mem~380_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~124_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~252_q ))))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~508_q  & ( !\Reg_file|mem~380_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~124_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~252_q ))))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~508_q  & ( !\Reg_file|mem~380_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~124_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~252_q ))))) ) ) )

	.dataa(!\Reg_file|mem~124_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~252_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~508_q ),
	.dataf(!\Reg_file|mem~380_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~655 .extended_lut = "off";
defparam \Reg_file|mem~655 .lut_mask = 64'h440C443F770C773F;
defparam \Reg_file|mem~655 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \Reg_file|mem~284feeder (
// Equation(s):
// \Reg_file|mem~284feeder_combout  = ( \readData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~284feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~284feeder .extended_lut = "off";
defparam \Reg_file|mem~284feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~284feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N59
dffeas \Reg_file|mem~284 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~284 .is_wysiwyg = "true";
defparam \Reg_file|mem~284 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \Reg_file|mem~28feeder (
// Equation(s):
// \Reg_file|mem~28feeder_combout  = ( \readData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~28feeder .extended_lut = "off";
defparam \Reg_file|mem~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N19
dffeas \Reg_file|mem~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~28 .is_wysiwyg = "true";
defparam \Reg_file|mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N26
dffeas \Reg_file|mem~412 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~412 .is_wysiwyg = "true";
defparam \Reg_file|mem~412 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N51
cyclonev_lcell_comb \Reg_file|mem~156feeder (
// Equation(s):
// \Reg_file|mem~156feeder_combout  = ( \readData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~156feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~156feeder .extended_lut = "off";
defparam \Reg_file|mem~156feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~156feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N53
dffeas \Reg_file|mem~156 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~156 .is_wysiwyg = "true";
defparam \Reg_file|mem~156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \Reg_file|mem~652 (
// Equation(s):
// \Reg_file|mem~652_combout  = ( \Reg_file|mem~412_q  & ( \Reg_file|mem~156_q  & ( ((!\Instruction[19]~input_o  & ((\Reg_file|mem~28_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~284_q ))) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~412_q  
// & ( \Reg_file|mem~156_q  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~28_q ) # (\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~284_q  & (!\Instruction[18]~input_o ))) ) ) ) # ( \Reg_file|mem~412_q  & ( 
// !\Reg_file|mem~156_q  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o  & \Reg_file|mem~28_q )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~284_q ))) ) ) ) # ( !\Reg_file|mem~412_q  & ( 
// !\Reg_file|mem~156_q  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & ((\Reg_file|mem~28_q ))) # (\Instruction[19]~input_o  & (\Reg_file|mem~284_q )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~284_q ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~28_q ),
	.datae(!\Reg_file|mem~412_q ),
	.dataf(!\Reg_file|mem~156_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~652 .extended_lut = "off";
defparam \Reg_file|mem~652 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Reg_file|mem~652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N6
cyclonev_lcell_comb \Reg_file|mem~656 (
// Equation(s):
// \Reg_file|mem~656_combout  = ( \Instruction[17]~input_o  & ( \Reg_file|mem~652_combout  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~654_combout )) # (\Instruction[16]~input_o  & ((\Reg_file|mem~655_combout ))) ) ) ) # ( !\Instruction[17]~input_o  & ( 
// \Reg_file|mem~652_combout  & ( (!\Instruction[16]~input_o ) # (\Reg_file|mem~653_combout ) ) ) ) # ( \Instruction[17]~input_o  & ( !\Reg_file|mem~652_combout  & ( (!\Instruction[16]~input_o  & (\Reg_file|mem~654_combout )) # (\Instruction[16]~input_o  & 
// ((\Reg_file|mem~655_combout ))) ) ) ) # ( !\Instruction[17]~input_o  & ( !\Reg_file|mem~652_combout  & ( (\Reg_file|mem~653_combout  & \Instruction[16]~input_o ) ) ) )

	.dataa(!\Reg_file|mem~653_combout ),
	.datab(!\Reg_file|mem~654_combout ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|mem~655_combout ),
	.datae(!\Instruction[17]~input_o ),
	.dataf(!\Reg_file|mem~652_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~656 .extended_lut = "off";
defparam \Reg_file|mem~656 .lut_mask = 64'h0505303FF5F5303F;
defparam \Reg_file|mem~656 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N24
cyclonev_lcell_comb \ALU_ins|Add0~113 (
// Equation(s):
// \ALU_ins|Add0~113_sumout  = SUM(( \Reg_file|mem~656_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~110  ))
// \ALU_ins|Add0~114  = CARRY(( \Reg_file|mem~656_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~110  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|mem~656_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~113_sumout ),
	.cout(\ALU_ins|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~113 .extended_lut = "off";
defparam \ALU_ins|Add0~113 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALU_ins|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \readData[29]~input (
	.i(readData[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[29]~input_o ));
// synopsys translate_off
defparam \readData[29]~input .bus_hold = "false";
defparam \readData[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N7
dffeas \Reg_file|mem~189 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~189 .is_wysiwyg = "true";
defparam \Reg_file|mem~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N50
dffeas \Reg_file|mem~221 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~221 .is_wysiwyg = "true";
defparam \Reg_file|mem~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N8
dffeas \Reg_file|mem~253 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~253 .is_wysiwyg = "true";
defparam \Reg_file|mem~253 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \Reg_file|mem~157feeder (
// Equation(s):
// \Reg_file|mem~157feeder_combout  = ( \readData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~157feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~157feeder .extended_lut = "off";
defparam \Reg_file|mem~157feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~157feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N55
dffeas \Reg_file|mem~157 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~157 .is_wysiwyg = "true";
defparam \Reg_file|mem~157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \Reg_file|mem~658 (
// Equation(s):
// \Reg_file|mem~658_combout  = ( \Reg_file|mem~253_q  & ( \Reg_file|mem~157_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~221_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~189_q 
// ))) ) ) ) # ( !\Reg_file|mem~253_q  & ( \Reg_file|mem~157_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~221_q )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~189_q  & ((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~253_q  & ( !\Reg_file|mem~157_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~221_q  & \Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~189_q ))) ) ) ) # ( 
// !\Reg_file|mem~253_q  & ( !\Reg_file|mem~157_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~221_q  & \Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~189_q  & ((!\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~189_q ),
	.datab(!\Reg_file|mem~221_q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~253_q ),
	.dataf(!\Reg_file|mem~157_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~658 .extended_lut = "off";
defparam \Reg_file|mem~658 .lut_mask = 64'h0530053FF530F53F;
defparam \Reg_file|mem~658 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N2
dffeas \Reg_file|mem~413 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~413 .is_wysiwyg = "true";
defparam \Reg_file|mem~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N44
dffeas \Reg_file|mem~477 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~477 .is_wysiwyg = "true";
defparam \Reg_file|mem~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N13
dffeas \Reg_file|mem~445 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~445 .is_wysiwyg = "true";
defparam \Reg_file|mem~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N53
dffeas \Reg_file|mem~509 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~509 .is_wysiwyg = "true";
defparam \Reg_file|mem~509 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N51
cyclonev_lcell_comb \Reg_file|mem~660 (
// Equation(s):
// \Reg_file|mem~660_combout  = ( \Reg_file|mem~509_q  & ( \Instruction[16]~input_o  & ( (\Instruction[17]~input_o ) # (\Reg_file|mem~445_q ) ) ) ) # ( !\Reg_file|mem~509_q  & ( \Instruction[16]~input_o  & ( (\Reg_file|mem~445_q  & !\Instruction[17]~input_o 
// ) ) ) ) # ( \Reg_file|mem~509_q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~413_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~477_q ))) ) ) ) # ( !\Reg_file|mem~509_q  & ( !\Instruction[16]~input_o  & ( 
// (!\Instruction[17]~input_o  & (\Reg_file|mem~413_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~477_q ))) ) ) )

	.dataa(!\Reg_file|mem~413_q ),
	.datab(!\Reg_file|mem~477_q ),
	.datac(!\Reg_file|mem~445_q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~509_q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~660 .extended_lut = "off";
defparam \Reg_file|mem~660 .lut_mask = 64'h553355330F000FFF;
defparam \Reg_file|mem~660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N3
cyclonev_lcell_comb \Reg_file|mem~29feeder (
// Equation(s):
// \Reg_file|mem~29feeder_combout  = ( \readData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~29feeder .extended_lut = "off";
defparam \Reg_file|mem~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N4
dffeas \Reg_file|mem~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~29 .is_wysiwyg = "true";
defparam \Reg_file|mem~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N15
cyclonev_lcell_comb \Reg_file|mem~93feeder (
// Equation(s):
// \Reg_file|mem~93feeder_combout  = ( \readData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~93feeder .extended_lut = "off";
defparam \Reg_file|mem~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N16
dffeas \Reg_file|mem~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~93 .is_wysiwyg = "true";
defparam \Reg_file|mem~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N50
dffeas \Reg_file|mem~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~125 .is_wysiwyg = "true";
defparam \Reg_file|mem~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N44
dffeas \Reg_file|mem~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~61 .is_wysiwyg = "true";
defparam \Reg_file|mem~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N48
cyclonev_lcell_comb \Reg_file|mem~657 (
// Equation(s):
// \Reg_file|mem~657_combout  = ( \Reg_file|mem~125_q  & ( \Reg_file|mem~61_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~29_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~93_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~125_q  & 
// ( \Reg_file|mem~61_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~29_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~93_q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~125_q  & ( !\Reg_file|mem~61_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~29_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~93_q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) 
// ) ) ) # ( !\Reg_file|mem~125_q  & ( !\Reg_file|mem~61_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~29_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~93_q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~29_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~93_q ),
	.datae(!\Reg_file|mem~125_q ),
	.dataf(!\Reg_file|mem~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~657 .extended_lut = "off";
defparam \Reg_file|mem~657 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|mem~657 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \Reg_file|mem~285feeder (
// Equation(s):
// \Reg_file|mem~285feeder_combout  = ( \readData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~285feeder .extended_lut = "off";
defparam \Reg_file|mem~285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~285feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N40
dffeas \Reg_file|mem~285 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~285 .is_wysiwyg = "true";
defparam \Reg_file|mem~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N50
dffeas \Reg_file|mem~349 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~349 .is_wysiwyg = "true";
defparam \Reg_file|mem~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N50
dffeas \Reg_file|mem~381 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~381 .is_wysiwyg = "true";
defparam \Reg_file|mem~381 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N9
cyclonev_lcell_comb \Reg_file|mem~317feeder (
// Equation(s):
// \Reg_file|mem~317feeder_combout  = \readData[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\readData[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~317feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~317feeder .extended_lut = "off";
defparam \Reg_file|mem~317feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Reg_file|mem~317feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N11
dffeas \Reg_file|mem~317 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~317 .is_wysiwyg = "true";
defparam \Reg_file|mem~317 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N48
cyclonev_lcell_comb \Reg_file|mem~659 (
// Equation(s):
// \Reg_file|mem~659_combout  = ( \Reg_file|mem~381_q  & ( \Reg_file|mem~317_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~285_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~349_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~381_q  
// & ( \Reg_file|mem~317_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~285_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~349_q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~381_q  & ( !\Reg_file|mem~317_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~285_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~349_q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~381_q  & ( !\Reg_file|mem~317_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~285_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~349_q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~285_q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|mem~349_q ),
	.datae(!\Reg_file|mem~381_q ),
	.dataf(!\Reg_file|mem~317_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~659 .extended_lut = "off";
defparam \Reg_file|mem~659 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|mem~659 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \Reg_file|mem~661 (
// Equation(s):
// \Reg_file|mem~661_combout  = ( \Instruction[18]~input_o  & ( \Reg_file|mem~659_combout  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~658_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~660_combout ))) ) ) ) # ( !\Instruction[18]~input_o  & ( 
// \Reg_file|mem~659_combout  & ( (\Instruction[19]~input_o ) # (\Reg_file|mem~657_combout ) ) ) ) # ( \Instruction[18]~input_o  & ( !\Reg_file|mem~659_combout  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~658_combout )) # (\Instruction[19]~input_o  & 
// ((\Reg_file|mem~660_combout ))) ) ) ) # ( !\Instruction[18]~input_o  & ( !\Reg_file|mem~659_combout  & ( (\Reg_file|mem~657_combout  & !\Instruction[19]~input_o ) ) ) )

	.dataa(!\Reg_file|mem~658_combout ),
	.datab(!\Reg_file|mem~660_combout ),
	.datac(!\Reg_file|mem~657_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Instruction[18]~input_o ),
	.dataf(!\Reg_file|mem~659_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~661 .extended_lut = "off";
defparam \Reg_file|mem~661 .lut_mask = 64'h0F0055330FFF5533;
defparam \Reg_file|mem~661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N27
cyclonev_lcell_comb \ALU_ins|Add0~117 (
// Equation(s):
// \ALU_ins|Add0~117_sumout  = SUM(( \Reg_file|mem~661_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~114  ))
// \ALU_ins|Add0~118  = CARRY(( \Reg_file|mem~661_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~114  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Reg_file|mem~661_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~117_sumout ),
	.cout(\ALU_ins|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~117 .extended_lut = "off";
defparam \ALU_ins|Add0~117 .lut_mask = 64'h0000AAAA000000FF;
defparam \ALU_ins|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \readData[30]~input (
	.i(readData[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[30]~input_o ));
// synopsys translate_off
defparam \readData[30]~input .bus_hold = "false";
defparam \readData[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N6
cyclonev_lcell_comb \Reg_file|mem~30feeder (
// Equation(s):
// \Reg_file|mem~30feeder_combout  = ( \readData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~30feeder .extended_lut = "off";
defparam \Reg_file|mem~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N7
dffeas \Reg_file|mem~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~30 .is_wysiwyg = "true";
defparam \Reg_file|mem~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N12
cyclonev_lcell_comb \Reg_file|mem~286feeder (
// Equation(s):
// \Reg_file|mem~286feeder_combout  = ( \readData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~286feeder .extended_lut = "off";
defparam \Reg_file|mem~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~286feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N13
dffeas \Reg_file|mem~286 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~286 .is_wysiwyg = "true";
defparam \Reg_file|mem~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N53
dffeas \Reg_file|mem~414 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~414 .is_wysiwyg = "true";
defparam \Reg_file|mem~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N7
dffeas \Reg_file|mem~158 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~158 .is_wysiwyg = "true";
defparam \Reg_file|mem~158 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N51
cyclonev_lcell_comb \Reg_file|mem~662 (
// Equation(s):
// \Reg_file|mem~662_combout  = ( \Reg_file|mem~414_q  & ( \Reg_file|mem~158_q  & ( ((!\Instruction[19]~input_o  & (\Reg_file|mem~30_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~286_q )))) # (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|mem~414_q  
// & ( \Reg_file|mem~158_q  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|mem~30_q ))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o  & \Reg_file|mem~286_q )))) ) ) ) # ( \Reg_file|mem~414_q  & ( 
// !\Reg_file|mem~158_q  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~30_q  & (!\Instruction[18]~input_o ))) # (\Instruction[19]~input_o  & (((\Reg_file|mem~286_q ) # (\Instruction[18]~input_o )))) ) ) ) # ( !\Reg_file|mem~414_q  & ( !\Reg_file|mem~158_q 
//  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|mem~30_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~286_q ))))) ) ) )

	.dataa(!\Reg_file|mem~30_q ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|mem~286_q ),
	.datae(!\Reg_file|mem~414_q ),
	.dataf(!\Reg_file|mem~158_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~662 .extended_lut = "off";
defparam \Reg_file|mem~662 .lut_mask = 64'h407043734C7C4F7F;
defparam \Reg_file|mem~662 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N38
dffeas \Reg_file|mem~222 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~222 .is_wysiwyg = "true";
defparam \Reg_file|mem~222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N42
cyclonev_lcell_comb \Reg_file|mem~350feeder (
// Equation(s):
// \Reg_file|mem~350feeder_combout  = ( \readData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~350feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~350feeder .extended_lut = "off";
defparam \Reg_file|mem~350feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~350feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N43
dffeas \Reg_file|mem~350 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~350 .is_wysiwyg = "true";
defparam \Reg_file|mem~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N2
dffeas \Reg_file|mem~478 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~478 .is_wysiwyg = "true";
defparam \Reg_file|mem~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N55
dffeas \Reg_file|mem~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~94 .is_wysiwyg = "true";
defparam \Reg_file|mem~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \Reg_file|mem~664 (
// Equation(s):
// \Reg_file|mem~664_combout  = ( \Reg_file|mem~478_q  & ( \Reg_file|mem~94_q  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o ) # (\Reg_file|mem~350_q )))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o )) # (\Reg_file|mem~222_q 
// ))) ) ) ) # ( !\Reg_file|mem~478_q  & ( \Reg_file|mem~94_q  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o ) # (\Reg_file|mem~350_q )))) # (\Instruction[18]~input_o  & (\Reg_file|mem~222_q  & (!\Instruction[19]~input_o ))) ) ) ) # ( 
// \Reg_file|mem~478_q  & ( !\Reg_file|mem~94_q  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o  & \Reg_file|mem~350_q )))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o )) # (\Reg_file|mem~222_q ))) ) ) ) # ( !\Reg_file|mem~478_q 
//  & ( !\Reg_file|mem~94_q  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o  & \Reg_file|mem~350_q )))) # (\Instruction[18]~input_o  & (\Reg_file|mem~222_q  & (!\Instruction[19]~input_o ))) ) ) )

	.dataa(!\Reg_file|mem~222_q ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~350_q ),
	.datae(!\Reg_file|mem~478_q ),
	.dataf(!\Reg_file|mem~94_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~664 .extended_lut = "off";
defparam \Reg_file|mem~664 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Reg_file|mem~664 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N2
dffeas \Reg_file|mem~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~126 .is_wysiwyg = "true";
defparam \Reg_file|mem~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N58
dffeas \Reg_file|mem~382 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~382 .is_wysiwyg = "true";
defparam \Reg_file|mem~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N40
dffeas \Reg_file|mem~254 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~254 .is_wysiwyg = "true";
defparam \Reg_file|mem~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N56
dffeas \Reg_file|mem~510 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~510 .is_wysiwyg = "true";
defparam \Reg_file|mem~510 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \Reg_file|mem~665 (
// Equation(s):
// \Reg_file|mem~665_combout  = ( \Reg_file|mem~510_q  & ( \Instruction[18]~input_o  & ( (\Reg_file|mem~254_q ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~510_q  & ( \Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & \Reg_file|mem~254_q 
// ) ) ) ) # ( \Reg_file|mem~510_q  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & (\Reg_file|mem~126_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~382_q ))) ) ) ) # ( !\Reg_file|mem~510_q  & ( !\Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & (\Reg_file|mem~126_q )) # (\Instruction[19]~input_o  & ((\Reg_file|mem~382_q ))) ) ) )

	.dataa(!\Reg_file|mem~126_q ),
	.datab(!\Reg_file|mem~382_q ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|mem~254_q ),
	.datae(!\Reg_file|mem~510_q ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~665 .extended_lut = "off";
defparam \Reg_file|mem~665 .lut_mask = 64'h5353535300F00FFF;
defparam \Reg_file|mem~665 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N32
dffeas \Reg_file|mem~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~62 .is_wysiwyg = "true";
defparam \Reg_file|mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y1_N26
dffeas \Reg_file|mem~190 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~190 .is_wysiwyg = "true";
defparam \Reg_file|mem~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y1_N44
dffeas \Reg_file|mem~446 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~446 .is_wysiwyg = "true";
defparam \Reg_file|mem~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N31
dffeas \Reg_file|mem~318 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~318 .is_wysiwyg = "true";
defparam \Reg_file|mem~318 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N42
cyclonev_lcell_comb \Reg_file|mem~663 (
// Equation(s):
// \Reg_file|mem~663_combout  = ( \Reg_file|mem~446_q  & ( \Reg_file|mem~318_q  & ( ((!\Instruction[18]~input_o  & (\Reg_file|mem~62_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~190_q )))) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|mem~446_q  
// & ( \Reg_file|mem~318_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~62_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~190_q ))))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~446_q  & ( !\Reg_file|mem~318_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~62_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~190_q ))))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~446_q  & ( !\Reg_file|mem~318_q  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|mem~62_q )) # (\Instruction[18]~input_o  & ((\Reg_file|mem~190_q ))))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|mem~62_q ),
	.datac(!\Reg_file|mem~190_q ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~446_q ),
	.dataf(!\Reg_file|mem~318_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~663 .extended_lut = "off";
defparam \Reg_file|mem~663 .lut_mask = 64'h220A225F770A775F;
defparam \Reg_file|mem~663 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N48
cyclonev_lcell_comb \Reg_file|mem~666 (
// Equation(s):
// \Reg_file|mem~666_combout  = ( \Reg_file|mem~665_combout  & ( \Reg_file|mem~663_combout  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~662_combout )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~664_combout )))) # (\Instruction[16]~input_o ) ) ) ) # 
// ( !\Reg_file|mem~665_combout  & ( \Reg_file|mem~663_combout  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~662_combout ))) # (\Instruction[17]~input_o  & (((\Reg_file|mem~664_combout  & !\Instruction[16]~input_o )))) ) 
// ) ) # ( \Reg_file|mem~665_combout  & ( !\Reg_file|mem~663_combout  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~662_combout  & ((!\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|mem~664_combout 
// )))) ) ) ) # ( !\Reg_file|mem~665_combout  & ( !\Reg_file|mem~663_combout  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~662_combout )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~664_combout ))))) ) ) )

	.dataa(!\Reg_file|mem~662_combout ),
	.datab(!\Reg_file|mem~664_combout ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~665_combout ),
	.dataf(!\Reg_file|mem~663_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~666 .extended_lut = "off";
defparam \Reg_file|mem~666 .lut_mask = 64'h5300530F53F053FF;
defparam \Reg_file|mem~666 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N30
cyclonev_lcell_comb \ALU_ins|Add0~121 (
// Equation(s):
// \ALU_ins|Add0~121_sumout  = SUM(( \Reg_file|mem~666_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~118  ))
// \ALU_ins|Add0~122  = CARRY(( \Reg_file|mem~666_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~118  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(!\Reg_file|mem~666_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~121_sumout ),
	.cout(\ALU_ins|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~121 .extended_lut = "off";
defparam \ALU_ins|Add0~121 .lut_mask = 64'h0000AAAA00003333;
defparam \ALU_ins|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \readData[31]~input (
	.i(readData[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[31]~input_o ));
// synopsys translate_off
defparam \readData[31]~input .bus_hold = "false";
defparam \readData[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N35
dffeas \Reg_file|mem~415 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~415 .is_wysiwyg = "true";
defparam \Reg_file|mem~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N5
dffeas \Reg_file|mem~479 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~479 .is_wysiwyg = "true";
defparam \Reg_file|mem~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N20
dffeas \Reg_file|mem~511 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~511 .is_wysiwyg = "true";
defparam \Reg_file|mem~511 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N18
cyclonev_lcell_comb \Reg_file|mem~447feeder (
// Equation(s):
// \Reg_file|mem~447feeder_combout  = ( \readData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~447feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~447feeder .extended_lut = "off";
defparam \Reg_file|mem~447feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~447feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N19
dffeas \Reg_file|mem~447 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~447 .is_wysiwyg = "true";
defparam \Reg_file|mem~447 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N18
cyclonev_lcell_comb \Reg_file|mem~670 (
// Equation(s):
// \Reg_file|mem~670_combout  = ( \Reg_file|mem~511_q  & ( \Reg_file|mem~447_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~415_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~479_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~511_q  
// & ( \Reg_file|mem~447_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~415_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~479_q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~511_q  & ( !\Reg_file|mem~447_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~415_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~479_q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o 
// )))) ) ) ) # ( !\Reg_file|mem~511_q  & ( !\Reg_file|mem~447_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~415_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~479_q ))))) ) ) )

	.dataa(!\Reg_file|mem~415_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~479_q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~511_q ),
	.dataf(!\Reg_file|mem~447_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~670 .extended_lut = "off";
defparam \Reg_file|mem~670 .lut_mask = 64'h440C443F770C773F;
defparam \Reg_file|mem~670 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N39
cyclonev_lcell_comb \Reg_file|mem~63feeder (
// Equation(s):
// \Reg_file|mem~63feeder_combout  = ( \readData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~63feeder .extended_lut = "off";
defparam \Reg_file|mem~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N41
dffeas \Reg_file|mem~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~63 .is_wysiwyg = "true";
defparam \Reg_file|mem~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N27
cyclonev_lcell_comb \Reg_file|mem~95feeder (
// Equation(s):
// \Reg_file|mem~95feeder_combout  = ( \readData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~95feeder .extended_lut = "off";
defparam \Reg_file|mem~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N28
dffeas \Reg_file|mem~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~95 .is_wysiwyg = "true";
defparam \Reg_file|mem~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N59
dffeas \Reg_file|mem~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~127 .is_wysiwyg = "true";
defparam \Reg_file|mem~127 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N9
cyclonev_lcell_comb \Reg_file|mem~31feeder (
// Equation(s):
// \Reg_file|mem~31feeder_combout  = ( \readData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~31feeder .extended_lut = "off";
defparam \Reg_file|mem~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N11
dffeas \Reg_file|mem~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~31 .is_wysiwyg = "true";
defparam \Reg_file|mem~31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N57
cyclonev_lcell_comb \Reg_file|mem~667 (
// Equation(s):
// \Reg_file|mem~667_combout  = ( \Reg_file|mem~127_q  & ( \Reg_file|mem~31_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~95_q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~63_q ))) 
// ) ) ) # ( !\Reg_file|mem~127_q  & ( \Reg_file|mem~31_q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|mem~95_q )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~63_q  & ((!\Instruction[17]~input_o )))) ) ) ) # ( 
// \Reg_file|mem~127_q  & ( !\Reg_file|mem~31_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~95_q  & \Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|mem~63_q ))) ) ) ) # ( !\Reg_file|mem~127_q  
// & ( !\Reg_file|mem~31_q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|mem~95_q  & \Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|mem~63_q  & ((!\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|mem~63_q ),
	.datac(!\Reg_file|mem~95_q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|mem~127_q ),
	.dataf(!\Reg_file|mem~31_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~667 .extended_lut = "off";
defparam \Reg_file|mem~667 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Reg_file|mem~667 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N45
cyclonev_lcell_comb \Reg_file|mem~351feeder (
// Equation(s):
// \Reg_file|mem~351feeder_combout  = ( \readData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~351feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~351feeder .extended_lut = "off";
defparam \Reg_file|mem~351feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~351feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N47
dffeas \Reg_file|mem~351 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~351 .is_wysiwyg = "true";
defparam \Reg_file|mem~351 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N33
cyclonev_lcell_comb \Reg_file|mem~319feeder (
// Equation(s):
// \Reg_file|mem~319feeder_combout  = ( \readData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~319feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~319feeder .extended_lut = "off";
defparam \Reg_file|mem~319feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~319feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N35
dffeas \Reg_file|mem~319 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~319 .is_wysiwyg = "true";
defparam \Reg_file|mem~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N15
cyclonev_lcell_comb \Reg_file|mem~287feeder (
// Equation(s):
// \Reg_file|mem~287feeder_combout  = ( \readData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~287feeder .extended_lut = "off";
defparam \Reg_file|mem~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N16
dffeas \Reg_file|mem~287 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~287 .is_wysiwyg = "true";
defparam \Reg_file|mem~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N14
dffeas \Reg_file|mem~383 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~383 .is_wysiwyg = "true";
defparam \Reg_file|mem~383 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \Reg_file|mem~669 (
// Equation(s):
// \Reg_file|mem~669_combout  = ( \Reg_file|mem~383_q  & ( \Instruction[17]~input_o  & ( (\Instruction[16]~input_o ) # (\Reg_file|mem~351_q ) ) ) ) # ( !\Reg_file|mem~383_q  & ( \Instruction[17]~input_o  & ( (\Reg_file|mem~351_q  & !\Instruction[16]~input_o 
// ) ) ) ) # ( \Reg_file|mem~383_q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|mem~287_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~319_q )) ) ) ) # ( !\Reg_file|mem~383_q  & ( !\Instruction[17]~input_o  & ( 
// (!\Instruction[16]~input_o  & ((\Reg_file|mem~287_q ))) # (\Instruction[16]~input_o  & (\Reg_file|mem~319_q )) ) ) )

	.dataa(!\Reg_file|mem~351_q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|mem~319_q ),
	.datad(!\Reg_file|mem~287_q ),
	.datae(!\Reg_file|mem~383_q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~669 .extended_lut = "off";
defparam \Reg_file|mem~669 .lut_mask = 64'h03CF03CF44447777;
defparam \Reg_file|mem~669 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N9
cyclonev_lcell_comb \Reg_file|mem~159feeder (
// Equation(s):
// \Reg_file|mem~159feeder_combout  = ( \readData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~159feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~159feeder .extended_lut = "off";
defparam \Reg_file|mem~159feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~159feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N10
dffeas \Reg_file|mem~159 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~159 .is_wysiwyg = "true";
defparam \Reg_file|mem~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N39
cyclonev_lcell_comb \Reg_file|mem~223feeder (
// Equation(s):
// \Reg_file|mem~223feeder_combout  = ( \readData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~223feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~223feeder .extended_lut = "off";
defparam \Reg_file|mem~223feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~223feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N40
dffeas \Reg_file|mem~223 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~223 .is_wysiwyg = "true";
defparam \Reg_file|mem~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N29
dffeas \Reg_file|mem~255 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Reg_file|mem~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~255 .is_wysiwyg = "true";
defparam \Reg_file|mem~255 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N33
cyclonev_lcell_comb \Reg_file|mem~191feeder (
// Equation(s):
// \Reg_file|mem~191feeder_combout  = ( \readData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~191feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~191feeder .extended_lut = "off";
defparam \Reg_file|mem~191feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|mem~191feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N34
dffeas \Reg_file|mem~191 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|mem~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reg_file|mem~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|mem~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|mem~191 .is_wysiwyg = "true";
defparam \Reg_file|mem~191 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N27
cyclonev_lcell_comb \Reg_file|mem~668 (
// Equation(s):
// \Reg_file|mem~668_combout  = ( \Reg_file|mem~255_q  & ( \Reg_file|mem~191_q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|mem~159_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~223_q )))) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|mem~255_q  
// & ( \Reg_file|mem~191_q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|mem~159_q ))) # (\Instruction[17]~input_o  & (((\Reg_file|mem~223_q  & !\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|mem~255_q  & ( 
// !\Reg_file|mem~191_q  & ( (!\Instruction[17]~input_o  & (\Reg_file|mem~159_q  & ((!\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|mem~223_q )))) ) ) ) # ( !\Reg_file|mem~255_q  & ( 
// !\Reg_file|mem~191_q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|mem~159_q )) # (\Instruction[17]~input_o  & ((\Reg_file|mem~223_q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|mem~159_q ),
	.datac(!\Reg_file|mem~223_q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|mem~255_q ),
	.dataf(!\Reg_file|mem~191_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~668 .extended_lut = "off";
defparam \Reg_file|mem~668 .lut_mask = 64'h2700275527AA27FF;
defparam \Reg_file|mem~668 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N0
cyclonev_lcell_comb \Reg_file|mem~671 (
// Equation(s):
// \Reg_file|mem~671_combout  = ( \Reg_file|mem~669_combout  & ( \Reg_file|mem~668_combout  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~667_combout )))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # 
// (\Reg_file|mem~670_combout ))) ) ) ) # ( !\Reg_file|mem~669_combout  & ( \Reg_file|mem~668_combout  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|mem~667_combout )))) # (\Instruction[19]~input_o  & (\Reg_file|mem~670_combout 
//  & ((\Instruction[18]~input_o )))) ) ) ) # ( \Reg_file|mem~669_combout  & ( !\Reg_file|mem~668_combout  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~667_combout  & !\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & 
// (((!\Instruction[18]~input_o )) # (\Reg_file|mem~670_combout ))) ) ) ) # ( !\Reg_file|mem~669_combout  & ( !\Reg_file|mem~668_combout  & ( (!\Instruction[19]~input_o  & (((\Reg_file|mem~667_combout  & !\Instruction[18]~input_o )))) # 
// (\Instruction[19]~input_o  & (\Reg_file|mem~670_combout  & ((\Instruction[18]~input_o )))) ) ) )

	.dataa(!\Reg_file|mem~670_combout ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|mem~667_combout ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|mem~669_combout ),
	.dataf(!\Reg_file|mem~668_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|mem~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|mem~671 .extended_lut = "off";
defparam \Reg_file|mem~671 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Reg_file|mem~671 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N33
cyclonev_lcell_comb \ALU_ins|Add0~125 (
// Equation(s):
// \ALU_ins|Add0~125_sumout  = SUM(( \Reg_file|mem~671_combout  ) + ( \Instruction[11]~input_o  ) + ( \ALU_ins|Add0~122  ))

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|mem~671_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_ins|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~125 .extended_lut = "off";
defparam \ALU_ins|Add0~125 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALU_ins|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \Instruction[20]~input (
	.i(Instruction[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[20]~input_o ));
// synopsys translate_off
defparam \Instruction[20]~input .bus_hold = "false";
defparam \Instruction[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \Instruction[21]~input (
	.i(Instruction[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[21]~input_o ));
// synopsys translate_off
defparam \Instruction[21]~input .bus_hold = "false";
defparam \Instruction[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \Instruction[22]~input (
	.i(Instruction[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[22]~input_o ));
// synopsys translate_off
defparam \Instruction[22]~input .bus_hold = "false";
defparam \Instruction[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N35
cyclonev_io_ibuf \Instruction[23]~input (
	.i(Instruction[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[23]~input_o ));
// synopsys translate_off
defparam \Instruction[23]~input .bus_hold = "false";
defparam \Instruction[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N1
cyclonev_io_ibuf \Instruction[24]~input (
	.i(Instruction[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[24]~input_o ));
// synopsys translate_off
defparam \Instruction[24]~input .bus_hold = "false";
defparam \Instruction[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \Instruction[25]~input (
	.i(Instruction[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[25]~input_o ));
// synopsys translate_off
defparam \Instruction[25]~input .bus_hold = "false";
defparam \Instruction[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \Instruction[26]~input (
	.i(Instruction[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[26]~input_o ));
// synopsys translate_off
defparam \Instruction[26]~input .bus_hold = "false";
defparam \Instruction[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \Instruction[27]~input (
	.i(Instruction[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[27]~input_o ));
// synopsys translate_off
defparam \Instruction[27]~input .bus_hold = "false";
defparam \Instruction[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \Instruction[28]~input (
	.i(Instruction[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[28]~input_o ));
// synopsys translate_off
defparam \Instruction[28]~input .bus_hold = "false";
defparam \Instruction[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N58
cyclonev_io_ibuf \Instruction[29]~input (
	.i(Instruction[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[29]~input_o ));
// synopsys translate_off
defparam \Instruction[29]~input .bus_hold = "false";
defparam \Instruction[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \Instruction[30]~input (
	.i(Instruction[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[30]~input_o ));
// synopsys translate_off
defparam \Instruction[30]~input .bus_hold = "false";
defparam \Instruction[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \Instruction[31]~input (
	.i(Instruction[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[31]~input_o ));
// synopsys translate_off
defparam \Instruction[31]~input .bus_hold = "false";
defparam \Instruction[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
