
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Thu Jan 15 21:16:13 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 524.832 ; gain = 221.172
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/wands/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z007sclg400-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1294.898 ; gain = 540.746
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'gamma' becomes localparam in 'LMS' with formal parameter declaration list [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/lms.v:13]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/top.v:20]
	Parameter NUMBER_OF_SWITCHES bound to: 1 - type: integer 
	Parameter RESET_POLARITY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.runs/synth_1/.Xil/Vivado-11988-volatile_knight/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-6157] synthesizing module 'axis_i2s2' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/axis_i2s2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'axis_i2s2' (0#1) [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/axis_i2s2.v:24]
WARNING: [Synth 8-689] width (24) of port connection 'tx_axis_s_data' does not match port width (32) of module 'axis_i2s2' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/top.v:72]
WARNING: [Synth 8-689] width (24) of port connection 'rx_axis_m_data' does not match port width (32) of module 'axis_i2s2' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/top.v:77]
INFO: [Synth 8-6157] synthesizing module 'axis_volume_controller' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/axis_volume_controller.v:21]
	Parameter SWITCH_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIR' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/fir_filter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR' (0#1) [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/fir_filter.v:5]
WARNING: [Synth 8-689] width (24) of port connection 'm_axis_fir_tdata' does not match port width (52) of module 'FIR' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/axis_volume_controller.v:107]
WARNING: [Synth 8-7071] port 's_axis_fir_tvalid' of module 'FIR' is unconnected for instance 'fir' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/axis_volume_controller.v:102]
WARNING: [Synth 8-7071] port 'm_axis_fir_tready' of module 'FIR' is unconnected for instance 'fir' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/axis_volume_controller.v:102]
WARNING: [Synth 8-7071] port 'm_axis_fir_tvalid' of module 'FIR' is unconnected for instance 'fir' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/axis_volume_controller.v:102]
WARNING: [Synth 8-7071] port 's_axis_fir_tready' of module 'FIR' is unconnected for instance 'fir' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/axis_volume_controller.v:102]
WARNING: [Synth 8-7023] instance 'fir' of module 'FIR' has 14 connections declared, but only 10 given [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/axis_volume_controller.v:102]
INFO: [Synth 8-6157] synthesizing module 'LMS' [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/lms.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LMS' (0#1) [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/lms.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axis_volume_controller' (0#1) [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/axis_volume_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/sources_1/imports/hdl/top.v:20]
WARNING: [Synth 8-7129] Port s_axis_data[23] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[22] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[21] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[20] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[19] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[18] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[17] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[16] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[15] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[14] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[13] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[12] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[11] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[10] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[9] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[8] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[7] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[6] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[5] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[4] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[3] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[2] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[1] in module axis_volume_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_data[0] in module axis_volume_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.531 ; gain = 666.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.531 ; gain = 666.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.531 ; gain = 666.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1420.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'm_clk'
Finished Parsing XDC File [c:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'm_clk'
Parsing XDC File [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/constrs_1/imports/constraints/Cora-Z7-07S-Master.xdc]
Finished Parsing XDC File [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/constrs_1/imports/constraints/Cora-Z7-07S-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.srcs/constrs_1/imports/constraints/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1466.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1466.629 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1466.629 ; gain = 712.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1466.629 ; gain = 712.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1466.629 ; gain = 712.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1466.629 ; gain = 712.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  15 Input   52 Bit       Adders := 1     
	   3 Input   48 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	              360 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 17    
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 54    
	               18 Bit    Registers := 8     
	               15 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   48 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (acc1_reg[47]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[46]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[45]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[44]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[43]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[42]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[41]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[40]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[39]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[38]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[37]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[36]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[35]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[34]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[33]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[32]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[31]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[30]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[29]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[28]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[27]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[26]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[25]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[24]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[23]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[22]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[21]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[20]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[19]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[18]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[17]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[16]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[15]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[14]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[13]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[12]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[11]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[10]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[9]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[8]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[7]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[6]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[5]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[4]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[3]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[2]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[1]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc1_reg[0]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[47]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[46]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[45]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[44]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[43]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[42]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[41]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[40]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[39]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[38]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[37]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[36]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[35]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[34]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[33]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[32]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[31]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[30]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[29]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[28]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[27]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[26]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[25]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[24]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[23]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[22]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[21]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[20]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[19]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[18]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[17]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[16]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[15]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[14]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[13]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[12]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[11]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[10]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[9]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[8]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[7]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[6]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[5]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[4]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[3]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[2]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[1]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc2_reg[0]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc3_reg[47]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc3_reg[46]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc3_reg[45]) is unused and will be removed from module FIR.
WARNING: [Synth 8-3332] Sequential element (acc3_reg[44]) is unused and will be removed from module FIR.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1488.926 ; gain = 734.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1676.805 ; gain = 922.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1708.152 ; gain = 954.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1938.516 ; gain = 1184.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1938.516 ; gain = 1184.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1938.516 ; gain = 1184.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axis_volume_controller | A*B'        | 0      | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|axis_volume_controller | A'*B        | 17     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|axis_volume_controller | C+A'*B'     | 17     | 8      | 48     | -      | 48     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|axis_volume_controller | A'*B        | 17     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|axis_volume_controller | C+A'*B'     | 17     | 8      | 48     | -      | 48     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|axis_volume_controller | A*B'        | 0      | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|axis_volume_controller | A'*B        | 17     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|axis_volume_controller | C+A'*B'     | 17     | 8      | 48     | -      | 48     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|axis_volume_controller | A'*B        | 17     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|axis_volume_controller | C+A'*B'     | 17     | 8      | 48     | -      | 48     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    16|
|3     |DSP48E1 |    10|
|6     |LUT1    |     4|
|7     |LUT2    |    38|
|8     |LUT3    |    81|
|9     |LUT4    |    55|
|10    |LUT5    |   107|
|11    |LUT6    |    15|
|12    |FDRE    |   219|
|13    |IBUF    |     3|
|14    |OBUF    |     9|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1938.516 ; gain = 1184.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 720 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 1938.516 ; gain = 1138.266
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1938.516 ; gain = 1184.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1947.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 21d2f39a
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 1951.281 ; gain = 1408.883
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1951.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wands/Documents/Build18/Cora-Z7-07S-Pmod-I2S2-2018.2-1/vivado_proj/Pmod-I2S2-Cora-Z7-07S.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 15 21:18:07 2026...
