

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_60_1'
================================================================
* Date:           Wed Sep 14 20:24:04 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.102 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%SNR = alloca i32 1"   --->   Operation 5 'alloca' 'SNR' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%DATA_LEN = alloca i32 1"   --->   Operation 6 'alloca' 'DATA_LEN' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sym_num = alloca i32 1"   --->   Operation 7 'alloca' 'sym_num' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pilot_width = alloca i32 1"   --->   Operation 8 'alloca' 'pilot_width' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%CP_length = alloca i32 1"   --->   Operation 9 'alloca' 'CP_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%TAPS_NUM = alloca i32 1"   --->   Operation 10 'alloca' 'TAPS_NUM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_dest_V, i1 %data_out_V_id_V, i1 %data_out_V_last_V, i1 %data_out_V_user_V, i8 %data_out_V_strb_V, i8 %data_out_V_keep_V, i64 %data_out_V_data_V, void @empty_31, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_dest_V, i1 %data_in_V_id_V, i1 %data_in_V_last_V, i1 %data_in_V_user_V, i8 %data_in_V_strb_V, i8 %data_in_V_keep_V, i64 %data_in_V_data_V, void @empty_31, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [../channel_code/channel_gen.cpp:50]   --->   Operation 15 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 16 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = extractvalue i84 %empty"   --->   Operation 17 'extractvalue' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp, i32 48, i32 63"   --->   Operation 18 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.10ns)   --->   "%icmp_ln63 = icmp_eq  i16 %p_Result_s, i16 6" [../channel_code/channel_gen.cpp:63]   --->   Operation 19 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void, void" [../channel_code/channel_gen.cpp:63]   --->   Operation 20 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_s_83 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp, i32 32, i32 47"   --->   Operation 21 'partselect' 'p_Result_s_83' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%SNR_2 = trunc i64 %tmp"   --->   Operation 22 'trunc' 'SNR_2' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.72ns)   --->   "%switch_ln66 = switch i16 %p_Result_s_83, void %._crit_edge82, i16 0, void %.._crit_edge82_crit_edge, i16 1, void %.._crit_edge83_crit_edge, i16 2, void %.._crit_edge84_crit_edge, i16 3, void %.._crit_edge85_crit_edge, i16 4, void %.._crit_edge86_crit_edge, i16 5, void %.._crit_edge82_crit_edge7" [../channel_code/channel_gen.cpp:66]   --->   Operation 23 'switch' 'switch_ln66' <Predicate = (icmp_ln63)> <Delay = 0.72>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %SNR_2, i32 %SNR" [../channel_code/channel_gen.cpp:66]   --->   Operation 24 'store' 'store_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 5)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln66 = br void %._crit_edge82" [../channel_code/channel_gen.cpp:66]   --->   Operation 25 'br' 'br_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 5)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %SNR_2, i32 %TAPS_NUM" [../channel_code/channel_gen.cpp:66]   --->   Operation 26 'store' 'store_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 4)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln66 = br void %._crit_edge82" [../channel_code/channel_gen.cpp:66]   --->   Operation 27 'br' 'br_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 4)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %SNR_2, i32 %CP_length" [../channel_code/channel_gen.cpp:66]   --->   Operation 28 'store' 'store_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln66 = br void %._crit_edge82" [../channel_code/channel_gen.cpp:66]   --->   Operation 29 'br' 'br_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %SNR_2, i32 %pilot_width" [../channel_code/channel_gen.cpp:66]   --->   Operation 30 'store' 'store_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 2)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln66 = br void %._crit_edge82" [../channel_code/channel_gen.cpp:66]   --->   Operation 31 'br' 'br_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %SNR_2, i32 %sym_num" [../channel_code/channel_gen.cpp:66]   --->   Operation 32 'store' 'store_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln66 = br void %._crit_edge82" [../channel_code/channel_gen.cpp:66]   --->   Operation 33 'br' 'br_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %SNR_2, i32 %DATA_LEN" [../channel_code/channel_gen.cpp:66]   --->   Operation 34 'store' 'store_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 0)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln66 = br void %._crit_edge82" [../channel_code/channel_gen.cpp:66]   --->   Operation 35 'br' 'br_ln66' <Predicate = (icmp_ln63 & p_Result_s_83 == 0)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.10ns)   --->   "%icmp_ln89 = icmp_eq  i16 %p_Result_s, i16 65535" [../channel_code/channel_gen.cpp:89]   --->   Operation 36 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void, void %_ifconv.exitStub" [../channel_code/channel_gen.cpp:89]   --->   Operation 37 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %tmp, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 38 'write' 'write_ln304' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge82"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%SNR_load = load i32 %SNR"   --->   Operation 40 'load' 'SNR_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%DATA_LEN_load = load i32 %DATA_LEN"   --->   Operation 41 'load' 'DATA_LEN_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sym_num_load = load i32 %sym_num"   --->   Operation 42 'load' 'sym_num_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%pilot_width_load = load i32 %pilot_width"   --->   Operation 43 'load' 'pilot_width_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%CP_length_load = load i32 %CP_length"   --->   Operation 44 'load' 'CP_length_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%TAPS_NUM_load = load i32 %TAPS_NUM"   --->   Operation 45 'load' 'TAPS_NUM_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %TAPS_NUM_5_out, i32 %TAPS_NUM_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %CP_length_4_out, i32 %CP_length_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %pilot_width_3_out, i32 %pilot_width_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sym_num_2_out, i32 %sym_num_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %DATA_LEN_1_out, i32 %DATA_LEN_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %SNR_7_out, i32 %SNR_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	axis read operation ('empty') on port 'data_in_V_data_V' [33]  (0 ns)
	'icmp' operation ('icmp_ln89', ../channel_code/channel_gen.cpp:89) [64]  (1.1 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
