<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libTriton: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libTriton<span id="projectnumber">&#160;version 1.0 build 1592</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetriton.html">triton</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch.html">arch</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch_1_1riscv.html">riscv</a></li><li class="navelem"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">riscv64Cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">triton::arch::riscv::riscv64Cpu Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#a47668b056ab583f12d5b12b012d6b4da">capstoneGroupToTritonGroup</a>(triton::uint32 id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#a5311b318852cc4c9ab2ac2583f85fcb4">capstoneInstructionToTritonInstruction</a>(triton::uint32 id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#ab8ea2325e43f241e555c452cc1307fb3">capstoneRegisterToTritonRegister32</a>(triton::uint32 id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#aed4707f70812bc2cf5ae8ea03017220a">capstoneRegisterToTritonRegister64</a>(triton::uint32 id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3885dd90796ce879fbabe454cac12fd3">clear</a>(void)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5092e214e66c91751ef8863fb45d6bc9">clearConcreteMemoryValue</a>(const triton::arch::MemoryAccess &amp;mem)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4f1547842542cb648b841b4fa866c7c7">clearConcreteMemoryValue</a>(triton::uint64 baseAddr, triton::usize size=1)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac6b45e9fdcb88b5f60250a7eec154130">disassembly</a>(triton::arch::Instruction &amp;inst)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aca1b5f369379d7a2285ea5ca3b0bdfa5">f0</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8f9a02f31af42f7757ce6b37dd2134cd">f1</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a98e69b6543c6a0ead58be6899aa98c87">f10</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a21a6f559c2d98b031d7a489e5ad804fb">f11</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a1b313c6843b94b6ae686ece069faab7e">f12</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af578de8d2d6a821e996544b98e85122f">f13</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aab2a44255b2a5a50aa3af19f719b3888">f14</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a435c1e49a5e1a0d9794c950c1d77f879">f15</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab30d17b62417a51e491886424f6cc8be">f16</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a414147c26f90572dde44c4b0e26b7d61">f17</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9972ce8cf7a5c3498ff5acecd22cedcc">f18</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a04ad148ef7cf69ed7e4945660cc795b0">f19</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7950d831e4b23d6cea180a56d9754c48">f2</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a92324090593b8f02cf863b1f2ee562da">f20</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a395802d4197d940c00697e8d27530759">f21</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4e64cfad27208a996d3c4f87490fd670">f22</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#afdec6cb50a52c81fe72e0b9de1a8df31">f23</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a88caa2cec5eae535fe6a757c5eda62c2">f24</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a64f7509beea88fd4aa7fd1876ee9f5c9">f25</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae506b003411dd52c81e8fe67e3006d38">f26</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#abec2096348fb1455f924650395c23601">f27</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac53849eeab9657fccec562ff5840e477">f28</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3baf146518d7ebf1bbb9e2deac3f83d1">f29</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7904083e55c48abcecd9183d05556516">f3</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a33b3a393a77e6db2280f6cb763b91e08">f30</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6619def11b2f18c78e4265c90c903f84">f31</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2e52504effd10964f79cc4ed49f7b19d">f4</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af71b1c48f96f33c96983c0c62e961aec">f5</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aa7153c7e154f5cdd18acb240052de38c">f6</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a02dca0137df74a7d0aeb6ced305a0086">f7</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8ba296394fd9fe6565c961f2f6b799b4">f8</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a13a09f264458c572c4cb12d71380b7cd">f9</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4df584ea0ad4e58b25725a61ca40e43a">getAllRegisters</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a721e76cbd3fb2d56721480cd9aad13f3">getConcreteMemory</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a64f5d8b7c11c77987fb54fb6baf1ac61">getConcreteMemoryAreaValue</a>(triton::uint64 baseAddr, triton::usize size, bool execCallbacks=true) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a412d2835094e30fbddadf08b70523add">getConcreteMemoryValue</a>(const triton::arch::MemoryAccess &amp;mem, bool execCallbacks=true) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aa5fb39aa8fc0734f75d05658eea5e790">getConcreteMemoryValue</a>(triton::uint64 addr, bool execCallbacks=true) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae429855197771cee5222bd348b0ed676">getConcreteRegisterValue</a>(const triton::arch::Register &amp;reg, bool execCallbacks=true) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a510bc521ffbe4dbb33a26e64cde476fb">getEndianness</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#a92904c6e14c738aa92248ff1b98085b8">getMemoryOperandSpecialSize</a>(triton::uint32 id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8c38a7fcccb950f0049a6d5d2e8ac265">getParentRegister</a>(const triton::arch::Register &amp;reg) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aa1f6d762c2991e27b08bb5f57ee5aae2">getParentRegister</a>(triton::arch::register_e id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a856338e44c3e7ec4e2a04f1dd60a936d">getParentRegisters</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6207a13678bc461807450f71c0946cbe">getProgramCounter</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3d5c2479c527965ee8fb787c6e4c9b90">getRegister</a>(triton::arch::register_e id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af8db7a4ec599e2b3cf7ed32d1e6ce064">getRegister</a>(const std::string &amp;name) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a43a6dab9b3e5e8e3e5143b5a85ef45d2">getStackPointer</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a34789664432d724e399268319d0349eb">gprBitSize</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ad8ba4c720afa38b75c8ea5cc1958569a">gprSize</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#a8bd6c1eef3789ecf4d0e41dd2a5be375">id2reg</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a73cf0e2e42bfb4c9c76397302dac2a47">isConcreteMemoryValueDefined</a>(const triton::arch::MemoryAccess &amp;mem) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#afb81e8c6553f4224e1e7773779150f4a">isConcreteMemoryValueDefined</a>(triton::uint64 baseAddr, triton::usize size=1) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a91890f49eca812850cb2525dbcc2a2c2">isFlag</a>(triton::arch::register_e regId) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6b6b5ec5a4a7e06d4a8e2eb2c79426be">isFPU</a>(triton::arch::register_e regId) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a16c9b3cd29d646a33097145da1e7f791">isGPR</a>(triton::arch::register_e regId) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6e0049ef0ae1afb049370d17e19bbfcb">isMemoryExclusive</a>(const triton::arch::MemoryAccess &amp;mem) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a69e4b033ac78faedad43e49069e2ad4b">isRegister</a>(triton::arch::register_e regId) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a54d40e85d00d76c2c6d074431d81b0b5">isRegisterValid</a>(triton::arch::register_e regId) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a89178367a67d816339c1ef5054bde9da">isThumb</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#abad8e36f50eab146d4f7cae580f876d6">memory</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>name2id</b> (defined in <a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a>)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2e5750a175528497e15f2af17ceff591">numberOfRegisters</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#acbd31bb5e02cf847c0d980ead9d937ff">operator=</a>(const riscv64Cpu &amp;other)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6ff1831b013c7688adfdabbdd2675629">pc</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a19e8f39b3511f12885a6bb974dd5716e">riscv64Cpu</a>(triton::callbacks::Callbacks *callbacks=nullptr)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae5b439ddd6798b66c27e5b1a22ffc570">riscv64Cpu</a>(const riscv64Cpu &amp;other)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#ac2d75d5006b94462d19f4bf2c2361aad">riscvSpecifications</a>(triton::arch::architecture_e)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a0c35be7b8b3fcb7d5404f03d9705657e">setConcreteMemoryAreaValue</a>(triton::uint64 baseAddr, const std::vector&lt; triton::uint8 &gt; &amp;values, bool execCallbacks=true)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a510c34b7c39646027412caf69a3ea44e">setConcreteMemoryAreaValue</a>(triton::uint64 baseAddr, const void *area, triton::usize size, bool execCallbacks=true)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#addc89ecebe64619cee7f723b5368334e">setConcreteMemoryValue</a>(const triton::arch::MemoryAccess &amp;mem, const triton::uint512 &amp;value, bool execCallbacks=true)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ad36d427f30765a06aed378f408b0bc71">setConcreteMemoryValue</a>(triton::uint64 addr, triton::uint8 value, bool execCallbacks=true)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6804cb9a4dde03d15d4f8ad37941e3b6">setConcreteRegisterValue</a>(const triton::arch::Register &amp;reg, const triton::uint512 &amp;value, bool execCallbacks=true)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aeecd2050c5e459a371729517afff11e4">setMemoryExclusiveTag</a>(const triton::arch::MemoryAccess &amp;mem, bool tag)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af6356ea57e43f28afff19faa03c9ca62">setThumb</a>(bool state)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aab701f3ebab1b868651846acd56d3e69">sp</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac32c132fc275ae2dabc0cf96be010837">x0</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a482e52e2a9dba966fa2b4dbfcb59f738">x1</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab50a92691a05180e7e184cfad5b68c68">x10</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae6c7a947b8fab11db999953268653c17">x11</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7ebc19b00b002395a4c8fedb2149248c">x12</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a38ed5f9b98e5e7ed7dc8aa7841642c85">x13</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a51fdba963fe687de845f91b668988b7d">x14</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2330644b767df6e60693b0605e9f6572">x15</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ada5da61138875a91ee132147ff4bee84">x16</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3b31e59e51365bee4dcff8f2b61c4ab4">x17</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5f222fe9f34f6368ae24647fc5a01b7d">x18</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab7c0c8c179a185810de67e231855a63e">x19</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5090d11073417eb2645af3dddfc1db83">x20</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3c5b39754708a5b5ffa0898a728984b1">x21</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8b04dee8cd49d667bee34dd0b98b3c23">x22</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7348dee83229d0ac64a4328babbbcde6">x23</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8d09d0399528640ca46d2398892bdd55">x24</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7c5036e787d0e22d44e84385b3205580">x25</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af9b6c8f46808f8d753e5dc9af41999c2">x26</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#acc9b85eae569a6b2fa57d762fcd673fe">x27</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a28027a3936a396df1dfc98c3b7ac4fd4">x28</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9018ccddc09a09f4c6c77fe3552faba2">x29</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5f0e5359eb7c7144e077ed02e20720b5">x3</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a1acc5fe9c21a5c83bf55ca085704c69b">x30</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aa4139c5cf8690ab18ec8e2eeaa538236">x31</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4ba389652bffd229aee65c658e4dd237">x4</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2d63adf6469b63fa99a498fca191d771">x5</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a009a05246038c8895818c39bebc058d3">x6</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8150eae4ffed8d3beeff5760e9d3f9a6">x7</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9027dc2c0f41f6d2178920707926f2a3">x8</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af55e1443e0cd266ca5632baadb225969">x9</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#aa248c2fd7f359fa5a4f2acfcb81e32df">~CpuInterface</a>()</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html">triton::arch::CpuInterface</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac341ed1c60737bb7946074eddb33cb1f">~riscv64Cpu</a>()</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
