<root><simulation><result_generated_time />2023-05-16 18:38:48<layer><layer_spec />{'B': 1, 'K': 546, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6988800<total_data_size_element />{'W': 279552, 'I': 12800, 'O': 13650}<total_data_reuse />{'W': 25, 'I': 546.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />17/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [168, 1, 1], 'I': [40, 1, 1], 'O': [105, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('C', 2), ('K', 3)], [('C', 4), ('K', 7)]], [], []]<I />[[[('K', 3)], [('K', 7)]], [[('OY', 5), ('C', 2)], [('C', 4)]], [], []]<O />[[[('C', 2)], [('C', 4)]], [[('OY', 5), ('K', 3)], [('K', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OX', 5)], [('K', 13), ('C', 2), ('C', 2), ('K', 2), ('C', 8)], []]<I />[[('C', 2), ('OX', 5), ('K', 13), ('C', 2), ('C', 2), ('K', 2)], [('C', 8)], []]<O />[[('C', 2)], [('OX', 5), ('K', 13), ('C', 2), ('C', 2), ('K', 2), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 5, 1, 1], 'I': [21.0, 26.0, 1.0, 1.0], 'O': [8.0, 2, 32, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 2236416, 2236416], 'I': [320, 102400, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<actual_mem_utilization_individual />{'W': [0.03, 0.07, 0.0], 'I': [0.62, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.07, 0.0], 'I': [0.62, 0.07, 0.0], 'O': [0.02, 0.07, 0.0]}<effective_mem_size_bit />{'W': [16, 172032, 2236416], 'I': [320, 12800, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<total_unit_count />{'W': [840, 168, 1, 1], 'I': [840, 40, 1, 1], 'O': [840, 105, 1, 1]}<unique_unit_count />{'W': [168, 168, 1, 1], 'I': [40, 40, 1, 1], 'O': [105, 105, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [21.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1397760, 279552], [279552, 279552], [279552, 0]]<I />[[332800, 12800], [12800, 12800], [12800, 0]]<O />[[(859950, 873600), (436800, 423150)], [(423150, 436800), (13650, 0)], [(0, 13650), (0, 0)]]<O_partial />[[(859950, 873600), (436800, 423150)], [(423150, 436800), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (13650, 0)], [(0, 13650), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[174720, 34944], [4368, 4368], [1092, 0]]<I />[[41600, 1600], [200, 200], [50, 0]]<O />[[(107494, 109200), (54600, 52894)], [(6612, 6825), (213, 0)], [(0, 53), (0, 0)]]<O_partial />[([107494, 109200], [54600, 52894]), ([6612, 6825], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [213, 0]), ([0, 53], [0, 0])]</mem_access_count_word><mac_count><active />6988800<idle />1530880</mac_count></basic_info><energy><total_energy />15358110.3<mem_energy_breakdown><W />[71.4, 865.7, 1454.4]<I />[14.6, 39.6, 66.6]<O />[113.6, 1352.6, 71.0]</mem_energy_breakdown><MAC_energy><active_MAC />15277516.8<idle_MAC />76544.0<total />15354060.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3962<utilization_without_data_loading />0.5395<utilization_spatial />0.8203<utilization_temporal_with_data_loading />0.483<mac_utilize_temporal_without_data_loading />0.6577</mac_array_utilization><latency><latency_cycle_with_data_loading />17224<latency_cycle_without_data_loading />12650<ideal_computing_cycle />8320<data_loading><load_cycle_total />4574<load_cycle_individual />{'W': [6, 4368, 0], 'I': [25, 200, 0]}<load_cycle_combined />{'W': 4368, 'I': 200}</data_loading><mem_stalling><mem_stall_cycle_total />4330<mem_stall_cycle_individual />{'W': [[-8319], [-8310, -4155], [-8320, -8320]], 'I': [[-8319], [-3605, -3465], [-8320, -8320]], 'O': [[-8320], [-8320, 0], [-8107, -8267]]}<mem_stall_cycle_shared />{'W': [[-8319], [-8310, 4330], [0, 0]], 'I': [[-8319], [-3605, 4330], [0, 0]], 'O': [[-8320], [-8320, 0], [-8107, -8267]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 2236416, 2236416], 'I': [320, 102400, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<data_size_each_level_total />{'W': [2688, 2236416, 2236416], 'I': [12800, 102400, 102400], 'O': [840, 109200, 109200]}<loop_cycles_each_level />{'W': [10, 8320, 8320], 'I': [1040, 8320, 8320], 'O': [2, 8320, 8320]}<top_ir_loop_size />{'W': [5, 1, 1], 'I': [2, 1, 1], 'O': [2, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [268.8, 268.8], [268.8, 268.8]], 'I': [[8.0, 0.3], [12.3, 12.3], [12.3, 12.3]], 'O': [[8.0, 4.0], [420.0, 13.1], [13.1, 13.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1344.0, 268.8], [268.8, 268.8]], 'I': [[8.0, 0.6], [24.6, 12.3], [12.3, 12.3]], 'O': [[8.0, 8.0], [840.0, 105.0], [105.0, 13.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [268.8, 268.8], [268.8, 0]], 'I': [[8.0, 0.6], [24.6, 12.3], [12.3, 0]], 'O': [[8.0, 4.0], [420.0, 13.1], [13.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [726.5, 701.1], [281.1, 13.1]], 'I': [[8.0, 0.6], [726.5, 701.1], [281.1, 13.1]], 'O': [[8.0, 4.0], [726.5, 701.1], [281.1, 13.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 8320], [10, 10, 832], [8320, 8320, 1]], 'I': [[1, 1, 8320], [520, 1040, 8], [8320, 8320, 1]], 'O': [[1, 1, 8320], [2, 2, 4160], [8320, 8320, 1]]}<trans_time_real />{'W': [[0, 1, 8320], [[0, 10, 832], [5, 10, 832]], [[4368, 8320, 1], [1092, 8320, 1]]], 'I': [[0, 1, 8320], [[5, 1040, 8], [25, 1040, 8]], [[200, 8320, 1], [50, 8320, 1]]], 'O': [[0, 1, 8320], [[0, 2, 4160], [2, 2, 4160]], [[213, 8320, 1], [53, 8320, 1]]]}<single_stall_cycle />{'W': [[-1], [-10, -5], [-3952, -7228]], 'I': [[-1], [-515, -495], [-8120, -8270]], 'O': [[-1], [-2, 0], [-8107, -8267]]}<single_stall_count />{'W': [8319, 831, 0], 'I': [8319, 7, 0], 'O': [8320, 4160, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [213, 0]}, 1: {'W': [4155, 0], 'I': [175, 0], 'O': [8320, 213]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-8320, -8320], [-8107, -8320]], 1: [[4330, -8320], [0, -8107]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>