#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 10 22:16:33 2025
# Process ID: 243864
# Current directory: /home/yonghun/operand_transformer/synthesis
# Command line: vivado -mode tcl -source synth_design.tcl
# Log file: /home/yonghun/operand_transformer/synthesis/vivado.log
# Journal file: /home/yonghun/operand_transformer/synthesis/vivado.jou
# Running On: comsys-u250, OS: Linux, CPU Frequency: 4908.710 MHz, CPU Physical cores: 10, Host memory: 134941 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/yonghun/.Xilinx/Vivado/Vivado_init.tcl'
source synth_design.tcl
# create_project -force operand_tf_synth ./synth_project -part xcku5p-ffvb676-2-e
WARNING: [Board 49-91] Board repository path '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/sw/board_files' does not exist, it will not be used to search board files.
# add_files -fileset sources_1 {
#     ../rtl/operand_tf_pkg.sv
#     ../rtl/scaling_unit.sv
#     ../rtl/operand_tf_lane.sv
#     ../rtl/operand_transformer_ctrl.sv
#     ../rtl/operand_transformer.sv
# }
# set_property top operand_transformer [current_fileset]
# update_compile_order -fileset sources_1
# puts "=========================================="
==========================================
# puts "Running Elaboration..."
Running Elaboration...
# puts "=========================================="
==========================================
# synth_design -top operand_transformer -part xcku5p-ffvb676-2-e -mode out_of_context -rtl
Command: synth_design -top operand_transformer -part xcku5p-ffvb676-2-e -mode out_of_context -rtl
Starting synth_design
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
WARNING: [Synth 8-11067] parameter 'ELEM_WIDTH_IN' declared inside package 'operand_tf_pkg' shall be treated as localparam [/home/yonghun/operand_transformer/rtl/operand_tf_pkg.sv:7]
WARNING: [Synth 8-11067] parameter 'ELEM_WIDTH_OUT' declared inside package 'operand_tf_pkg' shall be treated as localparam [/home/yonghun/operand_transformer/rtl/operand_tf_pkg.sv:8]
WARNING: [Synth 8-11067] parameter 'SCALE_WIDTH' declared inside package 'operand_tf_pkg' shall be treated as localparam [/home/yonghun/operand_transformer/rtl/operand_tf_pkg.sv:9]
WARNING: [Synth 8-11067] parameter 'WARP_SIZE' declared inside package 'operand_tf_pkg' shall be treated as localparam [/home/yonghun/operand_transformer/rtl/operand_tf_pkg.sv:10]
WARNING: [Synth 8-11067] parameter 'NUM_LANES' declared inside package 'operand_tf_pkg' shall be treated as localparam [/home/yonghun/operand_transformer/rtl/operand_tf_pkg.sv:11]
WARNING: [Synth 8-11067] parameter 'MAX_SCALE_LEVELS' declared inside package 'operand_tf_pkg' shall be treated as localparam [/home/yonghun/operand_transformer/rtl/operand_tf_pkg.sv:14]
WARNING: [Synth 8-11067] parameter 'NUM_L2_SCALES' declared inside package 'operand_tf_pkg' shall be treated as localparam [/home/yonghun/operand_transformer/rtl/operand_tf_pkg.sv:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3314.094 ; gain = 279.828 ; free physical = 40291 ; free virtual = 117149
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'operand_transformer' [/home/yonghun/operand_transformer/rtl/operand_transformer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'operand_tf_lane' [/home/yonghun/operand_transformer/rtl/operand_tf_lane.sv:4]
INFO: [Synth 8-6157] synthesizing module 'scaling_unit' [/home/yonghun/operand_transformer/rtl/scaling_unit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'scaling_unit' (0#1) [/home/yonghun/operand_transformer/rtl/scaling_unit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'operand_tf_lane' (0#1) [/home/yonghun/operand_transformer/rtl/operand_tf_lane.sv:4]
INFO: [Synth 8-6157] synthesizing module 'operand_transformer_ctrl' [/home/yonghun/operand_transformer/rtl/operand_transformer_ctrl.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonghun/operand_transformer/rtl/operand_transformer_ctrl.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'operand_transformer_ctrl' (0#1) [/home/yonghun/operand_transformer/rtl/operand_transformer_ctrl.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'operand_transformer' (0#1) [/home/yonghun/operand_transformer/rtl/operand_transformer.sv:4]
WARNING: [Synth 8-6014] Unused sequential element scale_0_buf_reg was removed.  [/home/yonghun/operand_transformer/rtl/operand_tf_lane.sv:40]
WARNING: [Synth 8-6014] Unused sequential element scale_1_buf_reg was removed.  [/home/yonghun/operand_transformer/rtl/operand_tf_lane.sv:41]
WARNING: [Synth 8-7129] Port scale_0_in[7] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_0_in[6] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_0_in[5] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_0_in[4] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_0_in[3] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_0_in[2] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_0_in[1] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_0_in[0] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_1_in[7] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_1_in[6] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_1_in[5] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_1_in[4] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_1_in[3] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_1_in[2] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_1_in[1] in module operand_tf_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_1_in[0] in module operand_tf_lane is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3390.969 ; gain = 356.703 ; free physical = 40216 ; free virtual = 117074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3396.906 ; gain = 362.641 ; free physical = 40215 ; free virtual = 117073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3396.906 ; gain = 362.641 ; free physical = 40215 ; free virtual = 117073
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3396.906 ; gain = 0.000 ; free physical = 40215 ; free virtual = 117073
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3521.570 ; gain = 0.000 ; free physical = 40208 ; free virtual = 117066
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3521.570 ; gain = 487.305 ; free physical = 40208 ; free virtual = 117066
13 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3521.570 ; gain = 1510.562 ; free physical = 40208 ; free virtual = 117066
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] 
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] 
# puts "Opening Elaborated Design Schematic..."
Opening Elaborated Design Schematic...
# start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# show_schematic [get_nets -hier]
# puts ""

# puts "=========================================="
==========================================
# puts "Schematic View Ready!"
Schematic View Ready!
# puts "=========================================="
==========================================
# puts "Navigation Tips:"
Navigation Tips:
# puts "  - Use Schematic window to explore hierarchy"
  - Use Schematic window to explore hierarchy
# puts "  - Right-click on instances to 'Expand'"
  - Right-click on instances to 'Expand'
# puts "  - Focus on: operand_tf_lane, scaling_unit"
  - Focus on: operand_tf_lane, scaling_unit
# puts "  - Look for: Priority Encoder (HBFP), Loop unrolling (scale application)"
  - Look for: Priority Encoder (HBFP), Loop unrolling (scale application)
# puts "=========================================="
==========================================
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 10 22:21:04 2025...
