# ForthMachine

 * https://www.fpgarelated.com/showarticle/790.php article about J1
 * https://github.com/jamesbowman/j1 original J1 CPU in verilog
 * https://github.com/flaminggoat/j1vh port to VHDL
 * https://github.com/howerj/forth-cpu the H2: VHDL enhanced version with complex toolchain
