<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p43" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_43{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_43{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_43{left:110px;bottom:1082px;letter-spacing:-0.16px;word-spacing:0.54px;}
#t4_43{left:110px;bottom:1062px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t5_43{left:110px;bottom:1026px;letter-spacing:-0.17px;word-spacing:-0.23px;}
#t6_43{left:110px;bottom:1005px;letter-spacing:-0.16px;word-spacing:0.55px;}
#t7_43{left:110px;bottom:984px;letter-spacing:-0.15px;word-spacing:1.63px;}
#t8_43{left:110px;bottom:964px;letter-spacing:-0.19px;word-spacing:2.33px;}
#t9_43{left:110px;bottom:943px;letter-spacing:-0.15px;word-spacing:1.39px;}
#ta_43{left:110px;bottom:907px;letter-spacing:-0.19px;word-spacing:2.51px;}
#tb_43{left:110px;bottom:886px;letter-spacing:-0.16px;word-spacing:2.68px;}
#tc_43{left:110px;bottom:865px;letter-spacing:-0.14px;word-spacing:2.37px;}
#td_43{left:110px;bottom:845px;letter-spacing:-0.17px;word-spacing:1.33px;}
#te_43{left:110px;bottom:824px;letter-spacing:-0.14px;word-spacing:0.15px;}
#tf_43{left:110px;bottom:803px;letter-spacing:-0.17px;word-spacing:2.28px;}
#tg_43{left:110px;bottom:783px;letter-spacing:-0.19px;word-spacing:2.1px;}
#th_43{left:110px;bottom:762px;letter-spacing:-0.19px;word-spacing:2.3px;}
#ti_43{left:110px;bottom:741px;letter-spacing:-0.16px;word-spacing:1.42px;}
#tj_43{left:152px;bottom:697px;letter-spacing:-0.08px;word-spacing:1.41px;}
#tk_43{left:152px;bottom:678px;letter-spacing:0.06px;word-spacing:1.37px;}
#tl_43{left:152px;bottom:660px;letter-spacing:0.01px;}
#tm_43{left:232px;bottom:660px;letter-spacing:0.03px;word-spacing:3.18px;}
#tn_43{left:152px;bottom:642px;letter-spacing:0.01px;word-spacing:2.7px;}
#to_43{left:152px;bottom:624px;letter-spacing:0.02px;word-spacing:2.58px;}
#tp_43{left:152px;bottom:605px;word-spacing:2.42px;}
#tq_43{left:152px;bottom:587px;letter-spacing:-0.03px;word-spacing:1.88px;}
#tr_43{left:152px;bottom:569px;letter-spacing:0.03px;word-spacing:2.99px;}
#ts_43{left:152px;bottom:551px;letter-spacing:-0.04px;word-spacing:2.14px;}
#tt_43{left:152px;bottom:532px;letter-spacing:-0.08px;word-spacing:3.93px;}
#tu_43{left:448px;bottom:532px;letter-spacing:-0.03px;word-spacing:3.9px;}
#tv_43{left:152px;bottom:514px;letter-spacing:0.01px;word-spacing:2.42px;}
#tw_43{left:152px;bottom:496px;letter-spacing:-0.02px;word-spacing:3.17px;}
#tx_43{left:152px;bottom:478px;letter-spacing:0.04px;word-spacing:3.4px;}
#ty_43{left:280px;bottom:478px;letter-spacing:-0.03px;word-spacing:3.55px;}
#tz_43{left:152px;bottom:459px;letter-spacing:-0.04px;word-spacing:1.9px;}
#t10_43{left:110px;bottom:423px;letter-spacing:-0.18px;word-spacing:1.97px;}
#t11_43{left:110px;bottom:402px;letter-spacing:-0.19px;word-spacing:2.05px;}
#t12_43{left:110px;bottom:381px;letter-spacing:-0.17px;word-spacing:1.36px;}
#t13_43{left:110px;bottom:361px;letter-spacing:-0.19px;word-spacing:1.47px;}
#t14_43{left:152px;bottom:316px;letter-spacing:0.04px;word-spacing:2.99px;}
#t15_43{left:152px;bottom:298px;letter-spacing:0.08px;word-spacing:1.1px;}
#t16_43{left:152px;bottom:279px;letter-spacing:-0.02px;word-spacing:2.65px;}
#t17_43{left:152px;bottom:261px;letter-spacing:-0.01px;word-spacing:1.82px;}
#t18_43{left:152px;bottom:243px;letter-spacing:0.03px;word-spacing:1.78px;}

.s1_43{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_43{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_43{font-size:15px;font-family:CMTI10_27t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts43" type="text/css" >

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg43Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg43" style="-webkit-user-select: none;"><object width="935" height="1210" data="43/43.svg" type="image/svg+xml" id="pdf43" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_43" class="t s1_43">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_43" class="t s2_43">25 </span>
<span id="t3_43" class="t s2_43">aligned to the referenced datatype (i.e., on a four-byte boundary for 32-bit accesses, and a two-byte </span>
<span id="t4_43" class="t s2_43">boundary for 16-bit accesses) have behavior dependent on the EEI. </span>
<span id="t5_43" class="t s2_43">An EEI may guarantee that misaligned loads and stores are fully supported, and so the software run- </span>
<span id="t6_43" class="t s2_43">ning inside the execution environment will never experience a contained or fatal address-misaligned </span>
<span id="t7_43" class="t s2_43">trap. In this case, the misaligned loads and stores can be handled in hardware, or via an invisible </span>
<span id="t8_43" class="t s2_43">trap into the execution environment implementation, or possibly a combination of hardware and </span>
<span id="t9_43" class="t s2_43">invisible trap depending on address. </span>
<span id="ta_43" class="t s2_43">An EEI may not guarantee misaligned loads and stores are handled invisibly. In this case, loads </span>
<span id="tb_43" class="t s2_43">and stores that are not naturally aligned may either complete execution successfully or raise an </span>
<span id="tc_43" class="t s2_43">exception. The exception raised can be either an address-misaligned exception or an access-fault </span>
<span id="td_43" class="t s2_43">exception. For a memory access that would otherwise be able to complete except for the misalign- </span>
<span id="te_43" class="t s2_43">ment, an access exception can be raised instead of an address-misaligned exception if the misaligned </span>
<span id="tf_43" class="t s2_43" data-mappings='[[81,"ff"]]'>access should not be emulated, e.g., if accesses to the memory region have side eﬀects. When an </span>
<span id="tg_43" class="t s2_43" data-mappings='[[89,"fi"]]'>EEI does not guarantee misaligned loads and stores are handled invisibly, the EEI must deﬁne if </span>
<span id="th_43" class="t s2_43">exceptions caused by address misalignment result in a contained trap (allowing software running </span>
<span id="ti_43" class="t s2_43">inside the execution environment to handle the trap) or a fatal trap (terminating execution). </span>
<span id="tj_43" class="t s3_43">Misaligned accesses are occasionally required when porting legacy code, and help performance on </span>
<span id="tk_43" class="t s3_43">applications when using any form of packed-SIMD extension or handling externally packed data </span>
<span id="tl_43" class="t s3_43">structures. </span><span id="tm_43" class="t s3_43">Our rationale for allowing EEIs to choose to support misaligned accesses via the </span>
<span id="tn_43" class="t s3_43">regular load and store instructions is to simplify the addition of misaligned hardware support. </span>
<span id="to_43" class="t s3_43">One option would have been to disallow misaligned accesses in the base ISA and then provide </span>
<span id="tp_43" class="t s3_43">some separate ISA support for misaligned accesses, either special instructions to help software </span>
<span id="tq_43" class="t s3_43">handle misaligned accesses or a new hardware addressing mode for misaligned accesses. Special </span>
<span id="tr_43" class="t s3_43" data-mappings='[[19,"ffi"]]'>instructions are diﬃcult to use, complicate the ISA, and often add new processor state (e.g., </span>
<span id="ts_43" class="t s3_43" data-mappings='[[25,"ff"]]'>SPARC VIS align address oﬀset register) or complicate access to existing processor state (e.g., </span>
<span id="tt_43" class="t s3_43">MIPS LWL/LWR partial register writes). </span><span id="tu_43" class="t s3_43">In addition, for loop-oriented packed-SIMD code, </span>
<span id="tv_43" class="t s3_43">the extra overhead when operands are misaligned motivates software to provide multiple forms </span>
<span id="tw_43" class="t s3_43">of loop depending on operand alignment, which complicates code generation and adds to loop </span>
<span id="tx_43" class="t s3_43">startup overhead. </span><span id="ty_43" class="t s3_43">New misaligned hardware addressing modes take considerable space in the </span>
<span id="tz_43" class="t s3_43" data-mappings='[[43,"fi"]]'>instruction encoding or require very simpliﬁed addressing modes (e.g., register indirect only). </span>
<span id="t10_43" class="t s2_43">Even when misaligned loads and stores complete successfully, these accesses might run extremely </span>
<span id="t11_43" class="t s2_43">slowly depending on the implementation (e.g., when implemented via an invisible trap). Further- </span>
<span id="t12_43" class="t s2_43">more, whereas naturally aligned loads and stores are guaranteed to execute atomically, misaligned </span>
<span id="t13_43" class="t s2_43">loads and stores might not, and hence require additional synchronization to ensure atomicity. </span>
<span id="t14_43" class="t s3_43">We do not mandate atomicity for misaligned accesses so execution environment implementa- </span>
<span id="t15_43" class="t s3_43">tions can use an invisible machine trap and a software handler to handle some or all misaligned </span>
<span id="t16_43" class="t s3_43">accesses. If hardware misaligned support is provided, software can exploit this by simply using </span>
<span id="t17_43" class="t s3_43">regular load and store instructions. Hardware can then automatically optimize accesses depend- </span>
<span id="t18_43" class="t s3_43">ing on whether runtime addresses are aligned. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
