// Seed: 79035106
module module_0;
  genvar id_1;
  always @(id_1 or negedge id_1) begin : LABEL_0
    while (!1'h0) begin : LABEL_1
      id_1 = id_1;
    end
    id_1 <= 1;
    if (1) begin : LABEL_2
      if (1) begin : LABEL_3
        id_1 <= 1'b0 - id_1;
      end
    end
  end
  assign module_1.id_2 = 0;
  assign id_1 = id_1;
  integer id_2;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri1  id_3,
    output tri1  id_4,
    input  wand  id_5
);
  assign id_4 = 1'h0;
  module_0 modCall_1 ();
endmodule
