$date
	Wed Aug  7 10:14:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module hmm $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & g $end
$var wire 1 ' h $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
1!
$end
#20
0!
1'
1%
#40
0%
1$
#60
1!
0'
0$
1#
#80
0#
1"
#100
0!
1'
1%
1$
0"
#120
0%
1#
#140
0'
1&
0$
1"
#160
1'
0&
1$
0#
#180
1%
0$
1#
0"
#200
1$
#220
1!
1&
0%
1"
#240
0!
0&
1%
0#
#260
1!
1&
0$
1#
#280
1$
#300
