<stg><name>calculateLayer3.301.302.1</name>


<trans_list>

<trans id="4527" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5067" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5068" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5069" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5070" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5071" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5072" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5073" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5074" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5075" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5076" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5077" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5078" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5079" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5080" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5081" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5082" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5083" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5084" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5085" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5086" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5087" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5088" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5089" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5090" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5091" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5092" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5093" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5094" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5095" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5096" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5097" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5098" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5099" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5100" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5101" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5102" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5103" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5104" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5105" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5106" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5107" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5108" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5109" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5110" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5111" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5112" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5113" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5114" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5115" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5116" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5117" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5118" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5119" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5120" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5121" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5122" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5123" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5124" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5125" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5126" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5127" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5128" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5129" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5130" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5131" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5132" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5133" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5134" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5135" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5136" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5137" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5138" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5139" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5140" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5141" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5142" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5143" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5144" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5145" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5146" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5147" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5148" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5149" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5150" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5151" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5152" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5153" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5154" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5155" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5156" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5157" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5158" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5159" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5160" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5161" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5359" from="97" to="295">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5360" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5162" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5163" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5164" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5165" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5166" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5167" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5168" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5169" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5170" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5171" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5172" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5173" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5174" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5175" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5176" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5177" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5178" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5179" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5180" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5181" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5182" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5183" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5184" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5185" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5186" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5187" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5188" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5189" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5190" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5191" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5192" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5193" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5194" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5195" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5196" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5197" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5198" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5199" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5200" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5201" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5202" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5203" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5204" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5205" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5206" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5207" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5208" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5209" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5210" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5211" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5212" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5213" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5214" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5215" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5216" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5217" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5218" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5219" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5220" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5221" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5222" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5223" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5224" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5225" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5226" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5227" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5228" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5229" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5230" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5231" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5232" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5233" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5234" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5235" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5236" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5237" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5238" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5239" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5240" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5241" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5242" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5243" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5244" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5245" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5246" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5247" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5248" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5249" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5250" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5251" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5252" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5253" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5254" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5255" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5256" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5257" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5258" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5259" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5260" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5261" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5262" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5263" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5264" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5265" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5266" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5267" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5268" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5269" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5270" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5271" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5272" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5273" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5274" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5275" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5276" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5277" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5278" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5279" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5280" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5281" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5282" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5283" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5284" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5285" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5286" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5287" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5288" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5289" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5290" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5291" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5292" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5293" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5294" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5295" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5296" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5297" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5298" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5299" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5300" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5301" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5302" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5303" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5304" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5305" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5306" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5307" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5308" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5309" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5310" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5311" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5312" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5313" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5314" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5315" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5316" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5317" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5318" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5319" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5320" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5321" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5322" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5323" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5324" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5325" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5326" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5327" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5328" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5329" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5330" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5331" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5332" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5333" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5334" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5335" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5336" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5337" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5338" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5339" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5340" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5341" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5342" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5343" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5344" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5345" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5346" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5347" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5348" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5349" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5350" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5351" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5352" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5353" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5354" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5355" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5356" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5357" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5358" from="294" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 1014, void @empty_8, void @empty_9, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %Layer2_Neurons_CPU_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Layer2_Neurons_CPU

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_read"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln54 = br void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:3 %j = phi i3 0, void, i3 %select_ln55_33, void %.split4677

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="3">
<![CDATA[
:9 %zext_ln55_1 = zext i3 %j

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13 %empty_46 = mul i7 %zext_ln55_1, i7 26

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten325 = phi i11 0, void, i11 %add_ln54, void %.split4677

]]></Node>
<StgValue><ssdm name="indvar_flatten325"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i6 0, void, i6 %select_ln55_34, void %.split4677

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %k = phi i3 0, void, i3 %add_ln56, void %.split4677

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:55 %icmp_ln54 = icmp_eq  i11 %indvar_flatten325, i11 1250

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:56 %br_ln54 = br i1 %icmp_ln54, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:2 %icmp_ln55 = icmp_eq  i6 %indvar_flatten, i6 25

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split8:3 %select_ln54 = select i1 %icmp_ln55, i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split8:614 %select_ln54_5 = select i1 %icmp_ln55, i7 0, i7 %empty_46

]]></Node>
<StgValue><ssdm name="select_ln54_5"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:646 %xor_ln54 = xor i1 %icmp_ln55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split8:647 %icmp_ln56 = icmp_eq  i3 %k, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:648 %and_ln54 = and i1 %icmp_ln56, i1 %xor_ln54

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split8:650 %add_ln55 = add i3 %select_ln54, i3 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:652 %or_ln55 = or i1 %and_ln54, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split8:653 %select_ln55 = select i1 %or_ln55, i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="7" op_0_bw="3">
<![CDATA[
.split8:655 %zext_ln55_1_mid1 = zext i3 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_1_mid1"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8:659 %p_mid17 = mul i7 %zext_ln55_1_mid1, i7 26

]]></Node>
<StgValue><ssdm name="p_mid17"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split8:660 %select_ln55_1 = select i1 %and_ln54, i7 %p_mid17, i7 %select_ln54_5

]]></Node>
<StgValue><ssdm name="select_ln55_1"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.split8:740 %shl_ln63_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln55, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln63_s"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="7" op_0_bw="4">
<![CDATA[
.split8:742 %zext_ln63_1 = zext i4 %shl_ln63_s

]]></Node>
<StgValue><ssdm name="zext_ln63_1"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8:746 %add_ln63 = add i7 %zext_ln63_1, i7 %select_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split8:748 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln63, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="9">
<![CDATA[
.split8:749 %zext_ln63_6 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln63_6"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:750 %add_ln63_1 = add i64 %zext_ln63_6, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:751 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="62">
<![CDATA[
.split8:752 %sext_ln63 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:753 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln63

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:10 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="7">
<![CDATA[
:16 %zext_ln64_2 = zext i7 %empty_46

]]></Node>
<StgValue><ssdm name="zext_ln64_2"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17 %add_ln64 = add i9 %zext_ln64_2, i9 169

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22 %empty_47 = or i4 %tmp_s, i4 1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
:23 %p_cast7 = zext i4 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24 %empty_48 = mul i8 %p_cast7, i8 13

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:615 %select_ln54_6 = select i1 %icmp_ln55, i9 169, i9 %add_ln64

]]></Node>
<StgValue><ssdm name="select_ln54_6"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="7">
<![CDATA[
.split8:663 %zext_ln64_8 = zext i7 %p_mid17

]]></Node>
<StgValue><ssdm name="zext_ln64_8"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:664 %add_ln64_11 = add i9 %zext_ln64_8, i9 169

]]></Node>
<StgValue><ssdm name="add_ln64_11"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:665 %select_ln55_2 = select i1 %and_ln54, i9 %add_ln64_11, i9 %select_ln54_6

]]></Node>
<StgValue><ssdm name="select_ln55_2"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="4">
<![CDATA[
.split8:745 %zext_ln63_4 = zext i4 %shl_ln63_s

]]></Node>
<StgValue><ssdm name="zext_ln63_4"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8:754 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:758 %add_ln64_2 = add i9 %select_ln55_2, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln64_2"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:759 %shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="11">
<![CDATA[
.split8:760 %zext_ln64_12 = zext i11 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln64_12"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:761 %add_ln64_3 = add i64 %zext_ln64_12, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_3"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:762 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="62">
<![CDATA[
.split8:763 %sext_ln64 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:764 %gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="347" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:18 %add_ln65 = add i9 %zext_ln64_2, i9 338

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:616 %select_ln54_7 = select i1 %icmp_ln55, i9 338, i9 %add_ln65

]]></Node>
<StgValue><ssdm name="select_ln54_7"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.split8:656 %p_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln55, i1 0

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:666 %add_ln65_15 = add i9 %zext_ln64_8, i9 338

]]></Node>
<StgValue><ssdm name="add_ln65_15"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:667 %select_ln55_3 = select i1 %and_ln54, i9 %add_ln65_15, i9 %select_ln54_7

]]></Node>
<StgValue><ssdm name="select_ln55_3"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split8:674 %p_mid19 = or i4 %p_mid1, i4 1

]]></Node>
<StgValue><ssdm name="p_mid19"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="4">
<![CDATA[
.split8:675 %p_cast7_mid1 = zext i4 %p_mid19

]]></Node>
<StgValue><ssdm name="p_cast7_mid1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:676 %p_mid111 = mul i8 %p_cast7_mid1, i8 13

]]></Node>
<StgValue><ssdm name="p_mid111"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8:754 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:765 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:770 %add_ln65_1 = add i9 %select_ln55_3, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:771 %shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="11">
<![CDATA[
.split8:772 %zext_ln65 = zext i11 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:773 %add_ln65_2 = add i64 %zext_ln65, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:774 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="62">
<![CDATA[
.split8:775 %sext_ln65 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:776 %gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln65

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1 %i = phi i6 0, void, i6 %select_ln54_36, void %.split4677

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="7">
<![CDATA[
:15 %zext_ln64_1 = zext i7 %empty_46

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19 %add_ln66 = add i10 %zext_ln64_1, i10 507

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:4 %add_ln54_149 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln54_149"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:8 %select_ln54_4 = select i1 %icmp_ln55, i6 %add_ln54_149, i6 %i

]]></Node>
<StgValue><ssdm name="select_ln54_4"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="6">
<![CDATA[
.split8:9 %zext_ln54_2 = zext i6 %select_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:10 %mul_ln54 = mul i13 %zext_ln54_2, i13 156

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:14 %or_ln54_1 = or i13 %mul_ln54, i13 1

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="13">
<![CDATA[
.split8:15 %zext_ln54_4 = zext i13 %or_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:16 %Layer2_Weights_CPU_addr_1 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_1"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="13">
<![CDATA[
.split8:17 %Layer2_Weights_CPU_load_1 = load i13 %Layer2_Weights_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_1"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:18 %add_ln54_1 = add i13 %or_ln54_1, i13 1

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="13">
<![CDATA[
.split8:19 %zext_ln54_5 = zext i13 %add_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:20 %Layer2_Weights_CPU_addr_2 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_2"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="13">
<![CDATA[
.split8:21 %Layer2_Weights_CPU_load_2 = load i13 %Layer2_Weights_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_2"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:617 %select_ln54_8 = select i1 %icmp_ln55, i10 507, i10 %add_ln66

]]></Node>
<StgValue><ssdm name="select_ln54_8"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="10" op_0_bw="7">
<![CDATA[
.split8:662 %zext_ln64_7 = zext i7 %p_mid17

]]></Node>
<StgValue><ssdm name="zext_ln64_7"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:668 %add_ln66_13 = add i10 %zext_ln64_7, i10 507

]]></Node>
<StgValue><ssdm name="add_ln66_13"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:669 %select_ln55_4 = select i1 %and_ln54, i10 %add_ln66_13, i10 %select_ln54_8

]]></Node>
<StgValue><ssdm name="select_ln55_4"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="4">
<![CDATA[
.split8:744 %zext_ln63_3 = zext i4 %shl_ln63_s

]]></Node>
<StgValue><ssdm name="zext_ln63_3"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8:754 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:765 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:777 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:782 %add_ln66_2 = add i10 %select_ln55_4, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln66_2"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:783 %shl_ln3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="12">
<![CDATA[
.split8:784 %zext_ln66 = zext i12 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:785 %add_ln66_3 = add i64 %zext_ln66, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_3"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:786 %trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="62">
<![CDATA[
.split8:787 %sext_ln66 = sext i62 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:788 %gmem0_addr_3 = getelementptr i32 %gmem0, i64 %sext_ln66

]]></Node>
<StgValue><ssdm name="gmem0_addr_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="6">
<![CDATA[
:6 %zext_ln54 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7 %empty = mul i11 %zext_ln54, i11 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20 %add_ln67 = add i10 %zext_ln64_1, i10 676

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="13">
<![CDATA[
.split8:17 %Layer2_Weights_CPU_load_1 = load i13 %Layer2_Weights_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_1"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="13">
<![CDATA[
.split8:21 %Layer2_Weights_CPU_load_2 = load i13 %Layer2_Weights_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_2"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:38 %add_ln54_5 = add i13 %or_ln54_1, i13 6

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="13">
<![CDATA[
.split8:39 %zext_ln54_10 = zext i13 %add_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:40 %Layer2_Weights_CPU_addr_7 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_7"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="13">
<![CDATA[
.split8:41 %Layer2_Weights_CPU_load_7 = load i13 %Layer2_Weights_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_7"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:42 %add_ln54_6 = add i13 %or_ln54_1, i13 7

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="13">
<![CDATA[
.split8:43 %zext_ln54_11 = zext i13 %add_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:44 %Layer2_Weights_CPU_addr_8 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_8"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="13">
<![CDATA[
.split8:45 %Layer2_Weights_CPU_load_8 = load i13 %Layer2_Weights_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_8"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:618 %select_ln54_9 = select i1 %icmp_ln55, i10 676, i10 %add_ln67

]]></Node>
<StgValue><ssdm name="select_ln54_9"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:670 %add_ln67_13 = add i10 %zext_ln64_7, i10 676

]]></Node>
<StgValue><ssdm name="add_ln67_13"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:671 %select_ln55_5 = select i1 %and_ln54, i10 %add_ln67_13, i10 %select_ln54_9

]]></Node>
<StgValue><ssdm name="select_ln55_5"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8:754 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:765 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:777 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:789 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:794 %add_ln67_2 = add i10 %select_ln55_5, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln67_2"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:795 %shl_ln4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="12">
<![CDATA[
.split8:796 %zext_ln67 = zext i12 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:797 %add_ln67_3 = add i64 %zext_ln67, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_3"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:798 %trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="62">
<![CDATA[
.split8:799 %sext_ln67 = sext i62 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:800 %gmem0_addr_4 = getelementptr i32 %gmem0, i64 %sext_ln67

]]></Node>
<StgValue><ssdm name="gmem0_addr_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="3">
<![CDATA[
:8 %zext_ln55 = zext i3 %j

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:11 %p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %j, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="5">
<![CDATA[
:12 %p_shl_cast = zext i5 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:21 %add_ln68 = add i9 %zext_ln64_2, i9 333

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:52 %tmp1 = add i11 %zext_ln55, i11 %empty

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:53 %empty_49 = add i11 %tmp1, i11 %p_shl_cast

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="6">
<![CDATA[
.split8:5 %zext_ln54_1 = zext i6 %add_ln54_149

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:6 %p_mid1215 = mul i11 %zext_ln54_1, i11 25

]]></Node>
<StgValue><ssdm name="p_mid1215"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split8:7 %select_ln54_1 = select i1 %icmp_ln55, i11 %p_mid1215, i11 %empty

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:22 %or_ln54 = or i13 %mul_ln54, i13 3

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="13">
<![CDATA[
.split8:23 %zext_ln54_6 = zext i13 %or_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:24 %Layer2_Weights_CPU_addr_3 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_3"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="13">
<![CDATA[
.split8:25 %Layer2_Weights_CPU_load_3 = load i13 %Layer2_Weights_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_3"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="13">
<![CDATA[
.split8:41 %Layer2_Weights_CPU_load_7 = load i13 %Layer2_Weights_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_7"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="13">
<![CDATA[
.split8:45 %Layer2_Weights_CPU_load_8 = load i13 %Layer2_Weights_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_8"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:46 %add_ln54_7 = add i13 %or_ln54_1, i13 8

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="13">
<![CDATA[
.split8:47 %zext_ln54_12 = zext i13 %add_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:48 %Layer2_Weights_CPU_addr_9 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_9"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="13">
<![CDATA[
.split8:49 %Layer2_Weights_CPU_load_9 = load i13 %Layer2_Weights_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_9"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:619 %select_ln54_10 = select i1 %icmp_ln55, i9 333, i9 %add_ln68

]]></Node>
<StgValue><ssdm name="select_ln54_10"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split8:644 %select_ln54_35 = select i1 %icmp_ln55, i11 %p_mid1215, i11 %empty_49

]]></Node>
<StgValue><ssdm name="select_ln54_35"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:649 %select_ln54_36 = select i1 %icmp_ln55, i6 %add_ln54_149, i6 %i

]]></Node>
<StgValue><ssdm name="select_ln54_36"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="11" op_0_bw="3">
<![CDATA[
.split8:654 %zext_ln55_2 = zext i3 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split8:657 %p_shl_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln55, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="5">
<![CDATA[
.split8:658 %p_shl_cast_mid1 = zext i5 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:672 %add_ln68_10 = add i9 %zext_ln64_8, i9 333

]]></Node>
<StgValue><ssdm name="add_ln68_10"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:673 %select_ln55_6 = select i1 %and_ln54, i9 %add_ln68_10, i9 %select_ln54_10

]]></Node>
<StgValue><ssdm name="select_ln55_6"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:728 %tmp1_mid1 = add i11 %zext_ln55_2, i11 %select_ln54_1

]]></Node>
<StgValue><ssdm name="tmp1_mid1"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="11">
<![CDATA[
.split8:729 %trunc_ln55 = trunc i11 %tmp1_mid1

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="1"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="11">
<![CDATA[
.split8:730 %trunc_ln55_1 = trunc i11 %p_mid1215

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="11">
<![CDATA[
.split8:731 %trunc_ln55_2 = trunc i11 %tmp1

]]></Node>
<StgValue><ssdm name="trunc_ln55_2"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split8:732 %select_ln54_37 = select i1 %icmp_ln55, i1 %trunc_ln55_1, i1 %trunc_ln55_2

]]></Node>
<StgValue><ssdm name="select_ln54_37"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split8:733 %select_ln55_31 = select i1 %and_ln54, i1 %trunc_ln55, i1 %select_ln54_37

]]></Node>
<StgValue><ssdm name="select_ln55_31"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:734 %p_mid115 = add i11 %tmp1_mid1, i11 %p_shl_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid115"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split8:735 %select_ln55_32 = select i1 %and_ln54, i11 %p_mid115, i11 %select_ln54_35

]]></Node>
<StgValue><ssdm name="select_ln55_32"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split8:737 %select_ln55_33 = select i1 %and_ln54, i3 %add_ln55, i3 %select_ln54

]]></Node>
<StgValue><ssdm name="select_ln55_33"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="11" op_0_bw="3">
<![CDATA[
.split8:738 %k_cast38 = zext i3 %select_ln55

]]></Node>
<StgValue><ssdm name="k_cast38"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8:754 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:765 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:777 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:789 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:801 %gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_4_req"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:806 %add_ln68_2 = add i9 %select_ln55_6, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:807 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="11">
<![CDATA[
.split8:808 %sext_ln68_25 = sext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln68_25"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="12">
<![CDATA[
.split8:809 %zext_ln68 = zext i12 %sext_ln68_25

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:810 %add_ln68_3 = add i64 %zext_ln68, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_3"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:811 %trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="62">
<![CDATA[
.split8:812 %sext_ln68 = sext i62 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:813 %gmem0_addr_5 = getelementptr i32 %gmem0, i64 %sext_ln68

]]></Node>
<StgValue><ssdm name="gmem0_addr_5"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="3">
<![CDATA[
.split8:2599 %trunc_ln73 = trunc i3 %select_ln55

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:2600 %add_ln73 = add i11 %select_ln55_32, i11 %k_cast38

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2601 %trunc_ln73_1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln73, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln73_1"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:2602 %xor_ln73 = xor i1 %select_ln55_31, i1 %trunc_ln73

]]></Node>
<StgValue><ssdm name="xor_ln73"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="0" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0" op_8_bw="10" op_9_bw="0" op_10_bw="10" op_11_bw="0" op_12_bw="10" op_13_bw="0" op_14_bw="10" op_15_bw="0" op_16_bw="10" op_17_bw="0" op_18_bw="10" op_19_bw="0" op_20_bw="10" op_21_bw="0" op_22_bw="10" op_23_bw="0" op_24_bw="10" op_25_bw="0" op_26_bw="10" op_27_bw="0" op_28_bw="10" op_29_bw="0" op_30_bw="10" op_31_bw="0" op_32_bw="10" op_33_bw="0" op_34_bw="10" op_35_bw="0" op_36_bw="10" op_37_bw="0" op_38_bw="10" op_39_bw="0" op_40_bw="10" op_41_bw="0" op_42_bw="10" op_43_bw="0" op_44_bw="10" op_45_bw="0" op_46_bw="10" op_47_bw="0" op_48_bw="10" op_49_bw="0" op_50_bw="10" op_51_bw="0" op_52_bw="10" op_53_bw="0" op_54_bw="10" op_55_bw="0" op_56_bw="10" op_57_bw="0" op_58_bw="10" op_59_bw="0" op_60_bw="10" op_61_bw="0" op_62_bw="10" op_63_bw="0" op_64_bw="10" op_65_bw="0" op_66_bw="10" op_67_bw="0" op_68_bw="10" op_69_bw="0" op_70_bw="10" op_71_bw="0" op_72_bw="10" op_73_bw="0" op_74_bw="10" op_75_bw="0" op_76_bw="10" op_77_bw="0" op_78_bw="10" op_79_bw="0" op_80_bw="10" op_81_bw="0" op_82_bw="10" op_83_bw="0" op_84_bw="10" op_85_bw="0" op_86_bw="10" op_87_bw="0" op_88_bw="10" op_89_bw="0" op_90_bw="10" op_91_bw="0" op_92_bw="10" op_93_bw="0" op_94_bw="10" op_95_bw="0" op_96_bw="10" op_97_bw="0" op_98_bw="10" op_99_bw="0" op_100_bw="10" op_101_bw="0" op_102_bw="10" op_103_bw="0" op_104_bw="10" op_105_bw="0" op_106_bw="10" op_107_bw="0" op_108_bw="10" op_109_bw="0" op_110_bw="10" op_111_bw="0" op_112_bw="10" op_113_bw="0" op_114_bw="10" op_115_bw="0" op_116_bw="10" op_117_bw="0" op_118_bw="10" op_119_bw="0" op_120_bw="10" op_121_bw="0" op_122_bw="10" op_123_bw="0" op_124_bw="10" op_125_bw="0" op_126_bw="10" op_127_bw="0" op_128_bw="10" op_129_bw="0" op_130_bw="10" op_131_bw="0" op_132_bw="10" op_133_bw="0" op_134_bw="10" op_135_bw="0" op_136_bw="10" op_137_bw="0" op_138_bw="10" op_139_bw="0" op_140_bw="10" op_141_bw="0" op_142_bw="10" op_143_bw="0" op_144_bw="10" op_145_bw="0" op_146_bw="10" op_147_bw="0" op_148_bw="10" op_149_bw="0" op_150_bw="10" op_151_bw="0" op_152_bw="10" op_153_bw="0" op_154_bw="10" op_155_bw="0" op_156_bw="10" op_157_bw="0" op_158_bw="10" op_159_bw="0" op_160_bw="10" op_161_bw="0" op_162_bw="10" op_163_bw="0" op_164_bw="10" op_165_bw="0" op_166_bw="10" op_167_bw="0" op_168_bw="10" op_169_bw="0" op_170_bw="10" op_171_bw="0" op_172_bw="10" op_173_bw="0" op_174_bw="10" op_175_bw="0" op_176_bw="10" op_177_bw="0" op_178_bw="10" op_179_bw="0" op_180_bw="10" op_181_bw="0" op_182_bw="10" op_183_bw="0" op_184_bw="10" op_185_bw="0" op_186_bw="10" op_187_bw="0" op_188_bw="10" op_189_bw="0" op_190_bw="10" op_191_bw="0" op_192_bw="10" op_193_bw="0" op_194_bw="10" op_195_bw="0" op_196_bw="10" op_197_bw="0" op_198_bw="10" op_199_bw="0" op_200_bw="10" op_201_bw="0" op_202_bw="10" op_203_bw="0" op_204_bw="10" op_205_bw="0" op_206_bw="10" op_207_bw="0" op_208_bw="10" op_209_bw="0" op_210_bw="10" op_211_bw="0" op_212_bw="10" op_213_bw="0" op_214_bw="10" op_215_bw="0" op_216_bw="10" op_217_bw="0" op_218_bw="10" op_219_bw="0" op_220_bw="10" op_221_bw="0" op_222_bw="10" op_223_bw="0" op_224_bw="10" op_225_bw="0" op_226_bw="10" op_227_bw="0" op_228_bw="10" op_229_bw="0" op_230_bw="10" op_231_bw="0" op_232_bw="10" op_233_bw="0" op_234_bw="10" op_235_bw="0" op_236_bw="10" op_237_bw="0" op_238_bw="10" op_239_bw="0" op_240_bw="10" op_241_bw="0" op_242_bw="10" op_243_bw="0" op_244_bw="10" op_245_bw="0" op_246_bw="10" op_247_bw="0" op_248_bw="10" op_249_bw="0" op_250_bw="10" op_251_bw="0" op_252_bw="10" op_253_bw="0" op_254_bw="10" op_255_bw="0" op_256_bw="10" op_257_bw="0" op_258_bw="10" op_259_bw="0" op_260_bw="10" op_261_bw="0" op_262_bw="10" op_263_bw="0" op_264_bw="10" op_265_bw="0" op_266_bw="10" op_267_bw="0" op_268_bw="10" op_269_bw="0" op_270_bw="10" op_271_bw="0" op_272_bw="10" op_273_bw="0" op_274_bw="10" op_275_bw="0" op_276_bw="10" op_277_bw="0" op_278_bw="10" op_279_bw="0" op_280_bw="10" op_281_bw="0" op_282_bw="10" op_283_bw="0" op_284_bw="10" op_285_bw="0" op_286_bw="10" op_287_bw="0" op_288_bw="10" op_289_bw="0" op_290_bw="10" op_291_bw="0" op_292_bw="10" op_293_bw="0" op_294_bw="10" op_295_bw="0" op_296_bw="10" op_297_bw="0" op_298_bw="10" op_299_bw="0" op_300_bw="10" op_301_bw="0" op_302_bw="10" op_303_bw="0" op_304_bw="10" op_305_bw="0" op_306_bw="10" op_307_bw="0" op_308_bw="10" op_309_bw="0" op_310_bw="10" op_311_bw="0" op_312_bw="10" op_313_bw="0" op_314_bw="10" op_315_bw="0" op_316_bw="10" op_317_bw="0" op_318_bw="10" op_319_bw="0" op_320_bw="10" op_321_bw="0" op_322_bw="10" op_323_bw="0" op_324_bw="10" op_325_bw="0" op_326_bw="10" op_327_bw="0" op_328_bw="10" op_329_bw="0" op_330_bw="10" op_331_bw="0" op_332_bw="10" op_333_bw="0" op_334_bw="10" op_335_bw="0" op_336_bw="10" op_337_bw="0" op_338_bw="10" op_339_bw="0" op_340_bw="10" op_341_bw="0" op_342_bw="10" op_343_bw="0" op_344_bw="10" op_345_bw="0" op_346_bw="10" op_347_bw="0" op_348_bw="10" op_349_bw="0" op_350_bw="10" op_351_bw="0" op_352_bw="10" op_353_bw="0" op_354_bw="10" op_355_bw="0" op_356_bw="10" op_357_bw="0" op_358_bw="10" op_359_bw="0" op_360_bw="10" op_361_bw="0" op_362_bw="10" op_363_bw="0" op_364_bw="10" op_365_bw="0" op_366_bw="10" op_367_bw="0" op_368_bw="10" op_369_bw="0" op_370_bw="10" op_371_bw="0" op_372_bw="10" op_373_bw="0" op_374_bw="10" op_375_bw="0" op_376_bw="10" op_377_bw="0" op_378_bw="10" op_379_bw="0" op_380_bw="10" op_381_bw="0" op_382_bw="10" op_383_bw="0" op_384_bw="10" op_385_bw="0" op_386_bw="10" op_387_bw="0" op_388_bw="10" op_389_bw="0" op_390_bw="10" op_391_bw="0" op_392_bw="10" op_393_bw="0" op_394_bw="10" op_395_bw="0" op_396_bw="10" op_397_bw="0" op_398_bw="10" op_399_bw="0" op_400_bw="10" op_401_bw="0" op_402_bw="10" op_403_bw="0" op_404_bw="10" op_405_bw="0" op_406_bw="10" op_407_bw="0" op_408_bw="10" op_409_bw="0" op_410_bw="10" op_411_bw="0" op_412_bw="10" op_413_bw="0" op_414_bw="10" op_415_bw="0" op_416_bw="10" op_417_bw="0" op_418_bw="10" op_419_bw="0" op_420_bw="10" op_421_bw="0" op_422_bw="10" op_423_bw="0" op_424_bw="10" op_425_bw="0" op_426_bw="10" op_427_bw="0" op_428_bw="10" op_429_bw="0" op_430_bw="10" op_431_bw="0" op_432_bw="10" op_433_bw="0" op_434_bw="10" op_435_bw="0" op_436_bw="10" op_437_bw="0" op_438_bw="10" op_439_bw="0" op_440_bw="10" op_441_bw="0" op_442_bw="10" op_443_bw="0" op_444_bw="10" op_445_bw="0" op_446_bw="10" op_447_bw="0" op_448_bw="10" op_449_bw="0" op_450_bw="10" op_451_bw="0" op_452_bw="10" op_453_bw="0" op_454_bw="10" op_455_bw="0" op_456_bw="10" op_457_bw="0" op_458_bw="10" op_459_bw="0" op_460_bw="10" op_461_bw="0" op_462_bw="10" op_463_bw="0" op_464_bw="10" op_465_bw="0" op_466_bw="10" op_467_bw="0" op_468_bw="10" op_469_bw="0" op_470_bw="10" op_471_bw="0" op_472_bw="10" op_473_bw="0" op_474_bw="10" op_475_bw="0" op_476_bw="10" op_477_bw="0" op_478_bw="10" op_479_bw="0" op_480_bw="10" op_481_bw="0" op_482_bw="10" op_483_bw="0" op_484_bw="10" op_485_bw="0" op_486_bw="10" op_487_bw="0" op_488_bw="10" op_489_bw="0" op_490_bw="10" op_491_bw="0" op_492_bw="10" op_493_bw="0" op_494_bw="10" op_495_bw="0" op_496_bw="10" op_497_bw="0" op_498_bw="10" op_499_bw="0" op_500_bw="10" op_501_bw="0" op_502_bw="10" op_503_bw="0" op_504_bw="10" op_505_bw="0" op_506_bw="10" op_507_bw="0" op_508_bw="10" op_509_bw="0" op_510_bw="10" op_511_bw="0" op_512_bw="10" op_513_bw="0" op_514_bw="10" op_515_bw="0" op_516_bw="10" op_517_bw="0" op_518_bw="10" op_519_bw="0" op_520_bw="10" op_521_bw="0" op_522_bw="10" op_523_bw="0" op_524_bw="10" op_525_bw="0" op_526_bw="10" op_527_bw="0" op_528_bw="10" op_529_bw="0" op_530_bw="10" op_531_bw="0" op_532_bw="10" op_533_bw="0" op_534_bw="10" op_535_bw="0" op_536_bw="10" op_537_bw="0" op_538_bw="10" op_539_bw="0" op_540_bw="10" op_541_bw="0" op_542_bw="10" op_543_bw="0" op_544_bw="10" op_545_bw="0" op_546_bw="10" op_547_bw="0" op_548_bw="10" op_549_bw="0" op_550_bw="10" op_551_bw="0" op_552_bw="10" op_553_bw="0" op_554_bw="10" op_555_bw="0" op_556_bw="10" op_557_bw="0" op_558_bw="10" op_559_bw="0" op_560_bw="10" op_561_bw="0" op_562_bw="10" op_563_bw="0" op_564_bw="10" op_565_bw="0" op_566_bw="10" op_567_bw="0" op_568_bw="10" op_569_bw="0" op_570_bw="10" op_571_bw="0" op_572_bw="10" op_573_bw="0" op_574_bw="10" op_575_bw="0" op_576_bw="10" op_577_bw="0" op_578_bw="10" op_579_bw="0" op_580_bw="10" op_581_bw="0" op_582_bw="10" op_583_bw="0" op_584_bw="10" op_585_bw="0" op_586_bw="10" op_587_bw="0" op_588_bw="10" op_589_bw="0" op_590_bw="10" op_591_bw="0" op_592_bw="10" op_593_bw="0" op_594_bw="10" op_595_bw="0" op_596_bw="10" op_597_bw="0" op_598_bw="10" op_599_bw="0" op_600_bw="10" op_601_bw="0" op_602_bw="10" op_603_bw="0" op_604_bw="10" op_605_bw="0" op_606_bw="10" op_607_bw="0" op_608_bw="10" op_609_bw="0" op_610_bw="10" op_611_bw="0" op_612_bw="10" op_613_bw="0" op_614_bw="10" op_615_bw="0" op_616_bw="10" op_617_bw="0" op_618_bw="10" op_619_bw="0" op_620_bw="10" op_621_bw="0" op_622_bw="10" op_623_bw="0" op_624_bw="10" op_625_bw="0" op_626_bw="10" op_627_bw="0" op_628_bw="10" op_629_bw="0" op_630_bw="10" op_631_bw="0" op_632_bw="10" op_633_bw="0" op_634_bw="10" op_635_bw="0" op_636_bw="10" op_637_bw="0" op_638_bw="10" op_639_bw="0" op_640_bw="10" op_641_bw="0" op_642_bw="10" op_643_bw="0" op_644_bw="10" op_645_bw="0" op_646_bw="10" op_647_bw="0" op_648_bw="10" op_649_bw="0" op_650_bw="10" op_651_bw="0" op_652_bw="10" op_653_bw="0" op_654_bw="10" op_655_bw="0" op_656_bw="10" op_657_bw="0" op_658_bw="10" op_659_bw="0" op_660_bw="10" op_661_bw="0" op_662_bw="10" op_663_bw="0" op_664_bw="10" op_665_bw="0" op_666_bw="10" op_667_bw="0" op_668_bw="10" op_669_bw="0" op_670_bw="10" op_671_bw="0" op_672_bw="10" op_673_bw="0" op_674_bw="10" op_675_bw="0" op_676_bw="10" op_677_bw="0" op_678_bw="10" op_679_bw="0" op_680_bw="10" op_681_bw="0" op_682_bw="10" op_683_bw="0" op_684_bw="10" op_685_bw="0" op_686_bw="10" op_687_bw="0" op_688_bw="10" op_689_bw="0" op_690_bw="10" op_691_bw="0" op_692_bw="10" op_693_bw="0" op_694_bw="10" op_695_bw="0" op_696_bw="10" op_697_bw="0" op_698_bw="10" op_699_bw="0" op_700_bw="10" op_701_bw="0" op_702_bw="10" op_703_bw="0" op_704_bw="10" op_705_bw="0" op_706_bw="10" op_707_bw="0" op_708_bw="10" op_709_bw="0" op_710_bw="10" op_711_bw="0" op_712_bw="10" op_713_bw="0" op_714_bw="10" op_715_bw="0" op_716_bw="10" op_717_bw="0" op_718_bw="10" op_719_bw="0" op_720_bw="10" op_721_bw="0" op_722_bw="10" op_723_bw="0" op_724_bw="10" op_725_bw="0" op_726_bw="10" op_727_bw="0" op_728_bw="10" op_729_bw="0" op_730_bw="10" op_731_bw="0" op_732_bw="10" op_733_bw="0" op_734_bw="10" op_735_bw="0" op_736_bw="10" op_737_bw="0" op_738_bw="10" op_739_bw="0" op_740_bw="10" op_741_bw="0" op_742_bw="10" op_743_bw="0" op_744_bw="10" op_745_bw="0" op_746_bw="10" op_747_bw="0" op_748_bw="10" op_749_bw="0" op_750_bw="10" op_751_bw="0" op_752_bw="10" op_753_bw="0" op_754_bw="10" op_755_bw="0" op_756_bw="10" op_757_bw="0" op_758_bw="10" op_759_bw="0" op_760_bw="10" op_761_bw="0" op_762_bw="10" op_763_bw="0" op_764_bw="10" op_765_bw="0" op_766_bw="10" op_767_bw="0" op_768_bw="10" op_769_bw="0" op_770_bw="10" op_771_bw="0" op_772_bw="10" op_773_bw="0" op_774_bw="10" op_775_bw="0" op_776_bw="10" op_777_bw="0" op_778_bw="10" op_779_bw="0" op_780_bw="10" op_781_bw="0" op_782_bw="10" op_783_bw="0" op_784_bw="10" op_785_bw="0" op_786_bw="10" op_787_bw="0" op_788_bw="10" op_789_bw="0" op_790_bw="10" op_791_bw="0" op_792_bw="10" op_793_bw="0" op_794_bw="10" op_795_bw="0" op_796_bw="10" op_797_bw="0" op_798_bw="10" op_799_bw="0" op_800_bw="10" op_801_bw="0" op_802_bw="10" op_803_bw="0" op_804_bw="10" op_805_bw="0" op_806_bw="10" op_807_bw="0" op_808_bw="10" op_809_bw="0" op_810_bw="10" op_811_bw="0" op_812_bw="10" op_813_bw="0" op_814_bw="10" op_815_bw="0" op_816_bw="10" op_817_bw="0" op_818_bw="10" op_819_bw="0" op_820_bw="10" op_821_bw="0" op_822_bw="10" op_823_bw="0" op_824_bw="10" op_825_bw="0" op_826_bw="10" op_827_bw="0" op_828_bw="10" op_829_bw="0" op_830_bw="10" op_831_bw="0" op_832_bw="10" op_833_bw="0" op_834_bw="10" op_835_bw="0" op_836_bw="10" op_837_bw="0" op_838_bw="10" op_839_bw="0" op_840_bw="10" op_841_bw="0" op_842_bw="10" op_843_bw="0" op_844_bw="10" op_845_bw="0" op_846_bw="10" op_847_bw="0" op_848_bw="10" op_849_bw="0" op_850_bw="10" op_851_bw="0" op_852_bw="10" op_853_bw="0" op_854_bw="10" op_855_bw="0" op_856_bw="10" op_857_bw="0" op_858_bw="10" op_859_bw="0" op_860_bw="10" op_861_bw="0" op_862_bw="10" op_863_bw="0" op_864_bw="10" op_865_bw="0" op_866_bw="10" op_867_bw="0" op_868_bw="10" op_869_bw="0" op_870_bw="10" op_871_bw="0" op_872_bw="10" op_873_bw="0" op_874_bw="10" op_875_bw="0" op_876_bw="10" op_877_bw="0" op_878_bw="10" op_879_bw="0" op_880_bw="10" op_881_bw="0" op_882_bw="10" op_883_bw="0" op_884_bw="10" op_885_bw="0" op_886_bw="10" op_887_bw="0" op_888_bw="10" op_889_bw="0" op_890_bw="10" op_891_bw="0" op_892_bw="10" op_893_bw="0" op_894_bw="10" op_895_bw="0" op_896_bw="10" op_897_bw="0" op_898_bw="10" op_899_bw="0" op_900_bw="10" op_901_bw="0" op_902_bw="10" op_903_bw="0" op_904_bw="10" op_905_bw="0" op_906_bw="10" op_907_bw="0" op_908_bw="10" op_909_bw="0" op_910_bw="10" op_911_bw="0" op_912_bw="10" op_913_bw="0" op_914_bw="10" op_915_bw="0" op_916_bw="10" op_917_bw="0" op_918_bw="10" op_919_bw="0" op_920_bw="10" op_921_bw="0" op_922_bw="10" op_923_bw="0" op_924_bw="10" op_925_bw="0" op_926_bw="10" op_927_bw="0" op_928_bw="10" op_929_bw="0" op_930_bw="10" op_931_bw="0" op_932_bw="10" op_933_bw="0" op_934_bw="10" op_935_bw="0" op_936_bw="10" op_937_bw="0" op_938_bw="10" op_939_bw="0" op_940_bw="10" op_941_bw="0" op_942_bw="10" op_943_bw="0" op_944_bw="10" op_945_bw="0" op_946_bw="10" op_947_bw="0" op_948_bw="10" op_949_bw="0" op_950_bw="10" op_951_bw="0" op_952_bw="10" op_953_bw="0" op_954_bw="10" op_955_bw="0" op_956_bw="10" op_957_bw="0" op_958_bw="10" op_959_bw="0" op_960_bw="10" op_961_bw="0" op_962_bw="10" op_963_bw="0" op_964_bw="10" op_965_bw="0" op_966_bw="10" op_967_bw="0" op_968_bw="10" op_969_bw="0" op_970_bw="10" op_971_bw="0" op_972_bw="10" op_973_bw="0" op_974_bw="10" op_975_bw="0" op_976_bw="10" op_977_bw="0" op_978_bw="10" op_979_bw="0" op_980_bw="10" op_981_bw="0" op_982_bw="10" op_983_bw="0" op_984_bw="10" op_985_bw="0" op_986_bw="10" op_987_bw="0" op_988_bw="10" op_989_bw="0" op_990_bw="10" op_991_bw="0" op_992_bw="10" op_993_bw="0" op_994_bw="10" op_995_bw="0" op_996_bw="10" op_997_bw="0" op_998_bw="10" op_999_bw="0" op_1000_bw="10" op_1001_bw="0" op_1002_bw="10" op_1003_bw="0" op_1004_bw="10" op_1005_bw="0" op_1006_bw="10" op_1007_bw="0" op_1008_bw="10" op_1009_bw="0" op_1010_bw="10" op_1011_bw="0" op_1012_bw="10" op_1013_bw="0" op_1014_bw="10" op_1015_bw="0" op_1016_bw="10" op_1017_bw="0" op_1018_bw="10" op_1019_bw="0" op_1020_bw="10" op_1021_bw="0" op_1022_bw="10" op_1023_bw="0" op_1024_bw="10" op_1025_bw="0" op_1026_bw="10" op_1027_bw="0" op_1028_bw="10" op_1029_bw="0" op_1030_bw="10" op_1031_bw="0" op_1032_bw="10" op_1033_bw="0" op_1034_bw="10" op_1035_bw="0" op_1036_bw="10" op_1037_bw="0" op_1038_bw="10" op_1039_bw="0" op_1040_bw="10" op_1041_bw="0" op_1042_bw="10" op_1043_bw="0" op_1044_bw="10" op_1045_bw="0" op_1046_bw="10" op_1047_bw="0" op_1048_bw="10" op_1049_bw="0" op_1050_bw="10" op_1051_bw="0" op_1052_bw="10" op_1053_bw="0" op_1054_bw="10" op_1055_bw="0" op_1056_bw="10" op_1057_bw="0" op_1058_bw="10" op_1059_bw="0" op_1060_bw="10" op_1061_bw="0" op_1062_bw="10" op_1063_bw="0" op_1064_bw="10" op_1065_bw="0" op_1066_bw="10" op_1067_bw="0" op_1068_bw="10" op_1069_bw="0" op_1070_bw="10" op_1071_bw="0" op_1072_bw="10" op_1073_bw="0" op_1074_bw="10" op_1075_bw="0" op_1076_bw="10" op_1077_bw="0" op_1078_bw="10" op_1079_bw="0" op_1080_bw="10" op_1081_bw="0" op_1082_bw="10" op_1083_bw="0" op_1084_bw="10" op_1085_bw="0" op_1086_bw="10" op_1087_bw="0" op_1088_bw="10" op_1089_bw="0" op_1090_bw="10" op_1091_bw="0" op_1092_bw="10" op_1093_bw="0" op_1094_bw="10" op_1095_bw="0" op_1096_bw="10" op_1097_bw="0" op_1098_bw="10" op_1099_bw="0" op_1100_bw="10" op_1101_bw="0" op_1102_bw="10" op_1103_bw="0" op_1104_bw="10" op_1105_bw="0" op_1106_bw="10" op_1107_bw="0" op_1108_bw="10" op_1109_bw="0" op_1110_bw="10" op_1111_bw="0" op_1112_bw="10" op_1113_bw="0" op_1114_bw="10" op_1115_bw="0" op_1116_bw="10" op_1117_bw="0" op_1118_bw="10" op_1119_bw="0" op_1120_bw="10" op_1121_bw="0" op_1122_bw="10" op_1123_bw="0" op_1124_bw="10" op_1125_bw="0" op_1126_bw="10" op_1127_bw="0" op_1128_bw="10" op_1129_bw="0" op_1130_bw="10" op_1131_bw="0" op_1132_bw="10" op_1133_bw="0" op_1134_bw="10" op_1135_bw="0" op_1136_bw="10" op_1137_bw="0" op_1138_bw="10" op_1139_bw="0" op_1140_bw="10" op_1141_bw="0" op_1142_bw="10" op_1143_bw="0" op_1144_bw="10" op_1145_bw="0" op_1146_bw="10" op_1147_bw="0" op_1148_bw="10" op_1149_bw="0" op_1150_bw="10" op_1151_bw="0" op_1152_bw="10" op_1153_bw="0" op_1154_bw="10" op_1155_bw="0" op_1156_bw="10" op_1157_bw="0" op_1158_bw="10" op_1159_bw="0" op_1160_bw="10" op_1161_bw="0" op_1162_bw="10" op_1163_bw="0" op_1164_bw="10" op_1165_bw="0" op_1166_bw="10" op_1167_bw="0" op_1168_bw="10" op_1169_bw="0" op_1170_bw="10" op_1171_bw="0" op_1172_bw="10" op_1173_bw="0" op_1174_bw="10" op_1175_bw="0" op_1176_bw="10" op_1177_bw="0" op_1178_bw="10" op_1179_bw="0" op_1180_bw="10" op_1181_bw="0" op_1182_bw="10" op_1183_bw="0" op_1184_bw="10" op_1185_bw="0" op_1186_bw="10" op_1187_bw="0" op_1188_bw="10" op_1189_bw="0" op_1190_bw="10" op_1191_bw="0" op_1192_bw="10" op_1193_bw="0" op_1194_bw="10" op_1195_bw="0" op_1196_bw="10" op_1197_bw="0" op_1198_bw="10" op_1199_bw="0" op_1200_bw="10" op_1201_bw="0" op_1202_bw="10" op_1203_bw="0" op_1204_bw="10" op_1205_bw="0" op_1206_bw="10" op_1207_bw="0" op_1208_bw="10" op_1209_bw="0" op_1210_bw="10" op_1211_bw="0" op_1212_bw="10" op_1213_bw="0" op_1214_bw="10" op_1215_bw="0" op_1216_bw="10" op_1217_bw="0" op_1218_bw="10" op_1219_bw="0" op_1220_bw="10" op_1221_bw="0" op_1222_bw="10" op_1223_bw="0" op_1224_bw="10" op_1225_bw="0" op_1226_bw="10" op_1227_bw="0" op_1228_bw="10" op_1229_bw="0" op_1230_bw="10" op_1231_bw="0" op_1232_bw="10" op_1233_bw="0" op_1234_bw="10" op_1235_bw="0" op_1236_bw="10" op_1237_bw="0" op_1238_bw="10" op_1239_bw="0" op_1240_bw="10" op_1241_bw="0" op_1242_bw="10" op_1243_bw="0" op_1244_bw="10" op_1245_bw="0" op_1246_bw="10" op_1247_bw="0" op_1248_bw="10" op_1249_bw="0">
<![CDATA[
.split8:2603 %switch_ln73 = switch i10 %trunc_ln73_1, void %branch624, i10 0, void %.split4677, i10 1, void %.split4677, i10 2, void %.split4677, i10 3, void %.split4677, i10 4, void %.split4677, i10 5, void %.split4677, i10 6, void %.split4677, i10 7, void %.split4677, i10 8, void %.split4677, i10 9, void %.split4677, i10 10, void %.split4677, i10 11, void %.split4677, i10 12, void %.split4677, i10 13, void %.split4677, i10 14, void %.split4677, i10 15, void %.split4677, i10 16, void %.split4677, i10 17, void %.split4677, i10 18, void %.split4677, i10 19, void %.split4677, i10 20, void %.split4677, i10 21, void %.split4677, i10 22, void %.split4677, i10 23, void %.split4677, i10 24, void %.split4677, i10 25, void %.split4677, i10 26, void %.split4677, i10 27, void %.split4677, i10 28, void %.split4677, i10 29, void %.split4677, i10 30, void %.split4677, i10 31, void %.split4677, i10 32, void %.split4677, i10 33, void %.split4677, i10 34, void %.split4677, i10 35, void %.split4677, i10 36, void %.split4677, i10 37, void %.split4677, i10 38, void %.split4677, i10 39, void %.split4677, i10 40, void %.split4677, i10 41, void %.split4677, i10 42, void %.split4677, i10 43, void %.split4677, i10 44, void %.split4677, i10 45, void %.split4677, i10 46, void %.split4677, i10 47, void %.split4677, i10 48, void %.split4677, i10 49, void %.split4677, i10 50, void %.split4677, i10 51, void %.split4677, i10 52, void %.split4677, i10 53, void %.split4677, i10 54, void %.split4677, i10 55, void %.split4677, i10 56, void %.split4677, i10 57, void %.split4677, i10 58, void %.split4677, i10 59, void %.split4677, i10 60, void %.split4677, i10 61, void %.split4677, i10 62, void %.split4677, i10 63, void %.split4677, i10 64, void %.split4677, i10 65, void %.split4677, i10 66, void %.split4677, i10 67, void %.split4677, i10 68, void %.split4677, i10 69, void %.split4677, i10 70, void %.split4677, i10 71, void %.split4677, i10 72, void %.split4677, i10 73, void %.split4677, i10 74, void %.split4677, i10 75, void %.split4677, i10 76, void %.split4677, i10 77, void %.split4677, i10 78, void %.split4677, i10 79, void %.split4677, i10 80, void %.split4677, i10 81, void %.split4677, i10 82, void %.split4677, i10 83, void %.split4677, i10 84, void %.split4677, i10 85, void %.split4677, i10 86, void %.split4677, i10 87, void %.split4677, i10 88, void %.split4677, i10 89, void %.split4677, i10 90, void %.split4677, i10 91, void %.split4677, i10 92, void %.split4677, i10 93, void %.split4677, i10 94, void %.split4677, i10 95, void %.split4677, i10 96, void %.split4677, i10 97, void %.split4677, i10 98, void %.split4677, i10 99, void %.split4677, i10 100, void %.split4677, i10 101, void %.split4677, i10 102, void %.split4677, i10 103, void %.split4677, i10 104, void %.split4677, i10 105, void %.split4677, i10 106, void %.split4677, i10 107, void %.split4677, i10 108, void %.split4677, i10 109, void %.split4677, i10 110, void %.split4677, i10 111, void %.split4677, i10 112, void %.split4677, i10 113, void %.split4677, i10 114, void %.split4677, i10 115, void %.split4677, i10 116, void %.split4677, i10 117, void %.split4677, i10 118, void %.split4677, i10 119, void %.split4677, i10 120, void %.split4677, i10 121, void %.split4677, i10 122, void %.split4677, i10 123, void %.split4677, i10 124, void %.split4677, i10 125, void %.split4677, i10 126, void %.split4677, i10 127, void %.split4677, i10 128, void %.split4677, i10 129, void %.split4677, i10 130, void %.split4677, i10 131, void %.split4677, i10 132, void %.split4677, i10 133, void %.split4677, i10 134, void %.split4677, i10 135, void %.split4677, i10 136, void %.split4677, i10 137, void %.split4677, i10 138, void %.split4677, i10 139, void %.split4677, i10 140, void %.split4677, i10 141, void %.split4677, i10 142, void %.split4677, i10 143, void %.split4677, i10 144, void %.split4677, i10 145, void %.split4677, i10 146, void %.split4677, i10 147, void %.split4677, i10 148, void %.split4677, i10 149, void %.split4677, i10 150, void %.split4677, i10 151, void %.split4677, i10 152, void %.split4677, i10 153, void %.split4677, i10 154, void %.split4677, i10 155, void %.split4677, i10 156, void %.split4677, i10 157, void %.split4677, i10 158, void %.split4677, i10 159, void %.split4677, i10 160, void %.split4677, i10 161, void %.split4677, i10 162, void %.split4677, i10 163, void %.split4677, i10 164, void %.split4677, i10 165, void %.split4677, i10 166, void %.split4677, i10 167, void %.split4677, i10 168, void %.split4677, i10 169, void %.split4677, i10 170, void %.split4677, i10 171, void %.split4677, i10 172, void %.split4677, i10 173, void %.split4677, i10 174, void %.split4677, i10 175, void %.split4677, i10 176, void %.split4677, i10 177, void %.split4677, i10 178, void %.split4677, i10 179, void %.split4677, i10 180, void %.split4677, i10 181, void %.split4677, i10 182, void %.split4677, i10 183, void %.split4677, i10 184, void %.split4677, i10 185, void %.split4677, i10 186, void %.split4677, i10 187, void %.split4677, i10 188, void %.split4677, i10 189, void %.split4677, i10 190, void %.split4677, i10 191, void %.split4677, i10 192, void %.split4677, i10 193, void %.split4677, i10 194, void %.split4677, i10 195, void %.split4677, i10 196, void %.split4677, i10 197, void %.split4677, i10 198, void %.split4677, i10 199, void %.split4677, i10 200, void %.split4677, i10 201, void %.split4677, i10 202, void %.split4677, i10 203, void %.split4677, i10 204, void %.split4677, i10 205, void %.split4677, i10 206, void %.split4677, i10 207, void %.split4677, i10 208, void %.split4677, i10 209, void %.split4677, i10 210, void %.split4677, i10 211, void %.split4677, i10 212, void %.split4677, i10 213, void %.split4677, i10 214, void %.split4677, i10 215, void %.split4677, i10 216, void %.split4677, i10 217, void %.split4677, i10 218, void %.split4677, i10 219, void %.split4677, i10 220, void %.split4677, i10 221, void %.split4677, i10 222, void %.split4677, i10 223, void %.split4677, i10 224, void %.split4677, i10 225, void %.split4677, i10 226, void %.split4677, i10 227, void %.split4677, i10 228, void %.split4677, i10 229, void %.split4677, i10 230, void %.split4677, i10 231, void %.split4677, i10 232, void %.split4677, i10 233, void %.split4677, i10 234, void %.split4677, i10 235, void %.split4677, i10 236, void %.split4677, i10 237, void %.split4677, i10 238, void %.split4677, i10 239, void %.split4677, i10 240, void %.split4677, i10 241, void %.split4677, i10 242, void %.split4677, i10 243, void %.split4677, i10 244, void %.split4677, i10 245, void %.split4677, i10 246, void %.split4677, i10 247, void %.split4677, i10 248, void %.split4677, i10 249, void %.split4677, i10 250, void %.split4677, i10 251, void %.split4677, i10 252, void %.split4677, i10 253, void %.split4677, i10 254, void %.split4677, i10 255, void %.split4677, i10 256, void %.split4677, i10 257, void %.split4677, i10 258, void %.split4677, i10 259, void %.split4677, i10 260, void %.split4677, i10 261, void %.split4677, i10 262, void %.split4677, i10 263, void %.split4677, i10 264, void %.split4677, i10 265, void %.split4677, i10 266, void %.split4677, i10 267, void %.split4677, i10 268, void %.split4677, i10 269, void %.split4677, i10 270, void %.split4677, i10 271, void %.split4677, i10 272, void %.split4677, i10 273, void %.split4677, i10 274, void %.split4677, i10 275, void %.split4677, i10 276, void %.split4677, i10 277, void %.split4677, i10 278, void %.split4677, i10 279, void %.split4677, i10 280, void %.split4677, i10 281, void %.split4677, i10 282, void %.split4677, i10 283, void %.split4677, i10 284, void %.split4677, i10 285, void %.split4677, i10 286, void %.split4677, i10 287, void %.split4677, i10 288, void %.split4677, i10 289, void %.split4677, i10 290, void %.split4677, i10 291, void %.split4677, i10 292, void %.split4677, i10 293, void %.split4677, i10 294, void %.split4677, i10 295, void %.split4677, i10 296, void %.split4677, i10 297, void %.split4677, i10 298, void %.split4677, i10 299, void %.split4677, i10 300, void %.split4677, i10 301, void %.split4677, i10 302, void %.split4677, i10 303, void %.split4677, i10 304, void %.split4677, i10 305, void %.split4677, i10 306, void %.split4677, i10 307, void %.split4677, i10 308, void %.split4677, i10 309, void %.split4677, i10 310, void %.split4677, i10 311, void %.split4677, i10 312, void %.split4677, i10 313, void %.split4677, i10 314, void %.split4677, i10 315, void %.split4677, i10 316, void %.split4677, i10 317, void %.split4677, i10 318, void %.split4677, i10 319, void %.split4677, i10 320, void %.split4677, i10 321, void %.split4677, i10 322, void %.split4677, i10 323, void %.split4677, i10 324, void %.split4677, i10 325, void %.split4677, i10 326, void %.split4677, i10 327, void %.split4677, i10 328, void %.split4677, i10 329, void %.split4677, i10 330, void %.split4677, i10 331, void %.split4677, i10 332, void %.split4677, i10 333, void %.split4677, i10 334, void %.split4677, i10 335, void %.split4677, i10 336, void %.split4677, i10 337, void %.split4677, i10 338, void %.split4677, i10 339, void %.split4677, i10 340, void %.split4677, i10 341, void %.split4677, i10 342, void %.split4677, i10 343, void %.split4677, i10 344, void %.split4677, i10 345, void %.split4677, i10 346, void %.split4677, i10 347, void %.split4677, i10 348, void %.split4677, i10 349, void %.split4677, i10 350, void %.split4677, i10 351, void %.split4677, i10 352, void %.split4677, i10 353, void %.split4677, i10 354, void %.split4677, i10 355, void %.split4677, i10 356, void %.split4677, i10 357, void %.split4677, i10 358, void %.split4677, i10 359, void %.split4677, i10 360, void %.split4677, i10 361, void %.split4677, i10 362, void %.split4677, i10 363, void %.split4677, i10 364, void %.split4677, i10 365, void %.split4677, i10 366, void %.split4677, i10 367, void %.split4677, i10 368, void %.split4677, i10 369, void %.split4677, i10 370, void %.split4677, i10 371, void %.split4677, i10 372, void %.split4677, i10 373, void %.split4677, i10 374, void %.split4677, i10 375, void %.split4677, i10 376, void %.split4677, i10 377, void %.split4677, i10 378, void %.split4677, i10 379, void %.split4677, i10 380, void %.split4677, i10 381, void %.split4677, i10 382, void %.split4677, i10 383, void %.split4677, i10 384, void %.split4677, i10 385, void %.split4677, i10 386, void %.split4677, i10 387, void %.split4677, i10 388, void %.split4677, i10 389, void %.split4677, i10 390, void %.split4677, i10 391, void %.split4677, i10 392, void %.split4677, i10 393, void %.split4677, i10 394, void %.split4677, i10 395, void %.split4677, i10 396, void %.split4677, i10 397, void %.split4677, i10 398, void %.split4677, i10 399, void %.split4677, i10 400, void %.split4677, i10 401, void %.split4677, i10 402, void %.split4677, i10 403, void %.split4677, i10 404, void %.split4677, i10 405, void %.split4677, i10 406, void %.split4677, i10 407, void %.split4677, i10 408, void %.split4677, i10 409, void %.split4677, i10 410, void %.split4677, i10 411, void %.split4677, i10 412, void %.split4677, i10 413, void %.split4677, i10 414, void %.split4677, i10 415, void %.split4677, i10 416, void %.split4677, i10 417, void %.split4677, i10 418, void %.split4677, i10 419, void %.split4677, i10 420, void %.split4677, i10 421, void %.split4677, i10 422, void %.split4677, i10 423, void %.split4677, i10 424, void %.split4677, i10 425, void %.split4677, i10 426, void %.split4677, i10 427, void %.split4677, i10 428, void %.split4677, i10 429, void %.split4677, i10 430, void %.split4677, i10 431, void %.split4677, i10 432, void %.split4677, i10 433, void %.split4677, i10 434, void %.split4677, i10 435, void %.split4677, i10 436, void %.split4677, i10 437, void %.split4677, i10 438, void %.split4677, i10 439, void %.split4677, i10 440, void %.split4677, i10 441, void %.split4677, i10 442, void %.split4677, i10 443, void %.split4677, i10 444, void %.split4677, i10 445, void %.split4677, i10 446, void %.split4677, i10 447, void %.split4677, i10 448, void %.split4677, i10 449, void %.split4677, i10 450, void %.split4677, i10 451, void %.split4677, i10 452, void %.split4677, i10 453, void %.split4677, i10 454, void %.split4677, i10 455, void %.split4677, i10 456, void %.split4677, i10 457, void %.split4677, i10 458, void %.split4677, i10 459, void %.split4677, i10 460, void %.split4677, i10 461, void %.split4677, i10 462, void %.split4677, i10 463, void %.split4677, i10 464, void %.split4677, i10 465, void %.split4677, i10 466, void %.split4677, i10 467, void %.split4677, i10 468, void %.split4677, i10 469, void %.split4677, i10 470, void %.split4677, i10 471, void %.split4677, i10 472, void %.split4677, i10 473, void %.split4677, i10 474, void %.split4677, i10 475, void %.split4677, i10 476, void %.split4677, i10 477, void %.split4677, i10 478, void %.split4677, i10 479, void %.split4677, i10 480, void %.split4677, i10 481, void %.split4677, i10 482, void %.split4677, i10 483, void %.split4677, i10 484, void %.split4677, i10 485, void %.split4677, i10 486, void %.split4677, i10 487, void %.split4677, i10 488, void %.split4677, i10 489, void %.split4677, i10 490, void %.split4677, i10 491, void %.split4677, i10 492, void %.split4677, i10 493, void %.split4677, i10 494, void %.split4677, i10 495, void %.split4677, i10 496, void %.split4677, i10 497, void %.split4677, i10 498, void %.split4677, i10 499, void %.split4677, i10 500, void %.split4677, i10 501, void %.split4677, i10 502, void %.split4677, i10 503, void %.split4677, i10 504, void %.split4677, i10 505, void %.split4677, i10 506, void %.split4677, i10 507, void %.split4677, i10 508, void %.split4677, i10 509, void %.split4677, i10 510, void %.split4677, i10 511, void %.split4677, i10 512, void %.split4677, i10 513, void %.split4677, i10 514, void %.split4677, i10 515, void %.split4677, i10 516, void %.split4677, i10 517, void %.split4677, i10 518, void %.split4677, i10 519, void %.split4677, i10 520, void %.split4677, i10 521, void %.split4677, i10 522, void %.split4677, i10 523, void %.split4677, i10 524, void %.split4677, i10 525, void %.split4677, i10 526, void %.split4677, i10 527, void %.split4677, i10 528, void %.split4677, i10 529, void %.split4677, i10 530, void %.split4677, i10 531, void %.split4677, i10 532, void %.split4677, i10 533, void %.split4677, i10 534, void %.split4677, i10 535, void %.split4677, i10 536, void %.split4677, i10 537, void %.split4677, i10 538, void %.split4677, i10 539, void %.split4677, i10 540, void %.split4677, i10 541, void %.split4677, i10 542, void %.split4677, i10 543, void %.split4677, i10 544, void %.split4677, i10 545, void %.split4677, i10 546, void %.split4677, i10 547, void %.split4677, i10 548, void %.split4677, i10 549, void %.split4677, i10 550, void %.split4677, i10 551, void %.split4677, i10 552, void %.split4677, i10 553, void %.split4677, i10 554, void %.split4677, i10 555, void %.split4677, i10 556, void %.split4677, i10 557, void %.split4677, i10 558, void %.split4677, i10 559, void %.split4677, i10 560, void %.split4677, i10 561, void %.split4677, i10 562, void %.split4677, i10 563, void %.split4677, i10 564, void %.split4677, i10 565, void %.split4677, i10 566, void %.split4677, i10 567, void %.split4677, i10 568, void %.split4677, i10 569, void %.split4677, i10 570, void %.split4677, i10 571, void %.split4677, i10 572, void %.split4677, i10 573, void %.split4677, i10 574, void %.split4677, i10 575, void %.split4677, i10 576, void %.split4677, i10 577, void %.split4677, i10 578, void %.split4677, i10 579, void %.split4677, i10 580, void %.split4677, i10 581, void %.split4677, i10 582, void %.split4677, i10 583, void %.split4677, i10 584, void %.split4677, i10 585, void %.split4677, i10 586, void %.split4677, i10 587, void %.split4677, i10 588, void %.split4677, i10 589, void %.split4677, i10 590, void %.split4677, i10 591, void %.split4677, i10 592, void %.split4677, i10 593, void %.split4677, i10 594, void %.split4677, i10 595, void %.split4677, i10 596, void %.split4677, i10 597, void %.split4677, i10 598, void %.split4677, i10 599, void %.split4677, i10 600, void %.split4677, i10 601, void %.split4677, i10 602, void %.split4677, i10 603, void %.split4677, i10 604, void %.split4677, i10 605, void %.split4677, i10 606, void %.split4677, i10 607, void %.split4677, i10 608, void %.split4677, i10 609, void %.split4677, i10 610, void %.split4677, i10 611, void %.split4677, i10 612, void %.split4677, i10 613, void %.split4677, i10 614, void %.split4677, i10 615, void %.split4677, i10 616, void %.split4677, i10 617, void %.split4677, i10 618, void %.split4677, i10 619, void %.split4677, i10 620, void %.split4677, i10 621, void %.split4677, i10 622, void %branch622, i10 623, void %branch623

]]></Node>
<StgValue><ssdm name="switch_ln73"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln73_1" val="-401"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch623:0 %br_ln73 = br i1 %xor_ln73, void %branch1871, void %branch1872

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln73_1" val="-401"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0">
<![CDATA[
branch6233172:0 %br_ln73 = br void %.split4677

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln73_1" val="-402"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch622:0 %br_ln73 = br i1 %xor_ln73, void %branch6223168, void %branch1870

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln73_1" val="-402"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="0">
<![CDATA[
branch6223168:0 %br_ln73 = br void %.split4677

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln73_1" val="!0"/>
<literal name="trunc_ln73_1" val="!1"/>
<literal name="trunc_ln73_1" val="!2"/>
<literal name="trunc_ln73_1" val="!3"/>
<literal name="trunc_ln73_1" val="!4"/>
<literal name="trunc_ln73_1" val="!5"/>
<literal name="trunc_ln73_1" val="!6"/>
<literal name="trunc_ln73_1" val="!7"/>
<literal name="trunc_ln73_1" val="!8"/>
<literal name="trunc_ln73_1" val="!9"/>
<literal name="trunc_ln73_1" val="!10"/>
<literal name="trunc_ln73_1" val="!11"/>
<literal name="trunc_ln73_1" val="!12"/>
<literal name="trunc_ln73_1" val="!13"/>
<literal name="trunc_ln73_1" val="!14"/>
<literal name="trunc_ln73_1" val="!15"/>
<literal name="trunc_ln73_1" val="!16"/>
<literal name="trunc_ln73_1" val="!17"/>
<literal name="trunc_ln73_1" val="!18"/>
<literal name="trunc_ln73_1" val="!19"/>
<literal name="trunc_ln73_1" val="!20"/>
<literal name="trunc_ln73_1" val="!21"/>
<literal name="trunc_ln73_1" val="!22"/>
<literal name="trunc_ln73_1" val="!23"/>
<literal name="trunc_ln73_1" val="!24"/>
<literal name="trunc_ln73_1" val="!25"/>
<literal name="trunc_ln73_1" val="!26"/>
<literal name="trunc_ln73_1" val="!27"/>
<literal name="trunc_ln73_1" val="!28"/>
<literal name="trunc_ln73_1" val="!29"/>
<literal name="trunc_ln73_1" val="!30"/>
<literal name="trunc_ln73_1" val="!31"/>
<literal name="trunc_ln73_1" val="!32"/>
<literal name="trunc_ln73_1" val="!33"/>
<literal name="trunc_ln73_1" val="!34"/>
<literal name="trunc_ln73_1" val="!35"/>
<literal name="trunc_ln73_1" val="!36"/>
<literal name="trunc_ln73_1" val="!37"/>
<literal name="trunc_ln73_1" val="!38"/>
<literal name="trunc_ln73_1" val="!39"/>
<literal name="trunc_ln73_1" val="!40"/>
<literal name="trunc_ln73_1" val="!41"/>
<literal name="trunc_ln73_1" val="!42"/>
<literal name="trunc_ln73_1" val="!43"/>
<literal name="trunc_ln73_1" val="!44"/>
<literal name="trunc_ln73_1" val="!45"/>
<literal name="trunc_ln73_1" val="!46"/>
<literal name="trunc_ln73_1" val="!47"/>
<literal name="trunc_ln73_1" val="!48"/>
<literal name="trunc_ln73_1" val="!49"/>
<literal name="trunc_ln73_1" val="!50"/>
<literal name="trunc_ln73_1" val="!51"/>
<literal name="trunc_ln73_1" val="!52"/>
<literal name="trunc_ln73_1" val="!53"/>
<literal name="trunc_ln73_1" val="!54"/>
<literal name="trunc_ln73_1" val="!55"/>
<literal name="trunc_ln73_1" val="!56"/>
<literal name="trunc_ln73_1" val="!57"/>
<literal name="trunc_ln73_1" val="!58"/>
<literal name="trunc_ln73_1" val="!59"/>
<literal name="trunc_ln73_1" val="!60"/>
<literal name="trunc_ln73_1" val="!61"/>
<literal name="trunc_ln73_1" val="!62"/>
<literal name="trunc_ln73_1" val="!63"/>
<literal name="trunc_ln73_1" val="!64"/>
<literal name="trunc_ln73_1" val="!65"/>
<literal name="trunc_ln73_1" val="!66"/>
<literal name="trunc_ln73_1" val="!67"/>
<literal name="trunc_ln73_1" val="!68"/>
<literal name="trunc_ln73_1" val="!69"/>
<literal name="trunc_ln73_1" val="!70"/>
<literal name="trunc_ln73_1" val="!71"/>
<literal name="trunc_ln73_1" val="!72"/>
<literal name="trunc_ln73_1" val="!73"/>
<literal name="trunc_ln73_1" val="!74"/>
<literal name="trunc_ln73_1" val="!75"/>
<literal name="trunc_ln73_1" val="!76"/>
<literal name="trunc_ln73_1" val="!77"/>
<literal name="trunc_ln73_1" val="!78"/>
<literal name="trunc_ln73_1" val="!79"/>
<literal name="trunc_ln73_1" val="!80"/>
<literal name="trunc_ln73_1" val="!81"/>
<literal name="trunc_ln73_1" val="!82"/>
<literal name="trunc_ln73_1" val="!83"/>
<literal name="trunc_ln73_1" val="!84"/>
<literal name="trunc_ln73_1" val="!85"/>
<literal name="trunc_ln73_1" val="!86"/>
<literal name="trunc_ln73_1" val="!87"/>
<literal name="trunc_ln73_1" val="!88"/>
<literal name="trunc_ln73_1" val="!89"/>
<literal name="trunc_ln73_1" val="!90"/>
<literal name="trunc_ln73_1" val="!91"/>
<literal name="trunc_ln73_1" val="!92"/>
<literal name="trunc_ln73_1" val="!93"/>
<literal name="trunc_ln73_1" val="!94"/>
<literal name="trunc_ln73_1" val="!95"/>
<literal name="trunc_ln73_1" val="!96"/>
<literal name="trunc_ln73_1" val="!97"/>
<literal name="trunc_ln73_1" val="!98"/>
<literal name="trunc_ln73_1" val="!99"/>
<literal name="trunc_ln73_1" val="!100"/>
<literal name="trunc_ln73_1" val="!101"/>
<literal name="trunc_ln73_1" val="!102"/>
<literal name="trunc_ln73_1" val="!103"/>
<literal name="trunc_ln73_1" val="!104"/>
<literal name="trunc_ln73_1" val="!105"/>
<literal name="trunc_ln73_1" val="!106"/>
<literal name="trunc_ln73_1" val="!107"/>
<literal name="trunc_ln73_1" val="!108"/>
<literal name="trunc_ln73_1" val="!109"/>
<literal name="trunc_ln73_1" val="!110"/>
<literal name="trunc_ln73_1" val="!111"/>
<literal name="trunc_ln73_1" val="!112"/>
<literal name="trunc_ln73_1" val="!113"/>
<literal name="trunc_ln73_1" val="!114"/>
<literal name="trunc_ln73_1" val="!115"/>
<literal name="trunc_ln73_1" val="!116"/>
<literal name="trunc_ln73_1" val="!117"/>
<literal name="trunc_ln73_1" val="!118"/>
<literal name="trunc_ln73_1" val="!119"/>
<literal name="trunc_ln73_1" val="!120"/>
<literal name="trunc_ln73_1" val="!121"/>
<literal name="trunc_ln73_1" val="!122"/>
<literal name="trunc_ln73_1" val="!123"/>
<literal name="trunc_ln73_1" val="!124"/>
<literal name="trunc_ln73_1" val="!125"/>
<literal name="trunc_ln73_1" val="!126"/>
<literal name="trunc_ln73_1" val="!127"/>
<literal name="trunc_ln73_1" val="!128"/>
<literal name="trunc_ln73_1" val="!129"/>
<literal name="trunc_ln73_1" val="!130"/>
<literal name="trunc_ln73_1" val="!131"/>
<literal name="trunc_ln73_1" val="!132"/>
<literal name="trunc_ln73_1" val="!133"/>
<literal name="trunc_ln73_1" val="!134"/>
<literal name="trunc_ln73_1" val="!135"/>
<literal name="trunc_ln73_1" val="!136"/>
<literal name="trunc_ln73_1" val="!137"/>
<literal name="trunc_ln73_1" val="!138"/>
<literal name="trunc_ln73_1" val="!139"/>
<literal name="trunc_ln73_1" val="!140"/>
<literal name="trunc_ln73_1" val="!141"/>
<literal name="trunc_ln73_1" val="!142"/>
<literal name="trunc_ln73_1" val="!143"/>
<literal name="trunc_ln73_1" val="!144"/>
<literal name="trunc_ln73_1" val="!145"/>
<literal name="trunc_ln73_1" val="!146"/>
<literal name="trunc_ln73_1" val="!147"/>
<literal name="trunc_ln73_1" val="!148"/>
<literal name="trunc_ln73_1" val="!149"/>
<literal name="trunc_ln73_1" val="!150"/>
<literal name="trunc_ln73_1" val="!151"/>
<literal name="trunc_ln73_1" val="!152"/>
<literal name="trunc_ln73_1" val="!153"/>
<literal name="trunc_ln73_1" val="!154"/>
<literal name="trunc_ln73_1" val="!155"/>
<literal name="trunc_ln73_1" val="!156"/>
<literal name="trunc_ln73_1" val="!157"/>
<literal name="trunc_ln73_1" val="!158"/>
<literal name="trunc_ln73_1" val="!159"/>
<literal name="trunc_ln73_1" val="!160"/>
<literal name="trunc_ln73_1" val="!161"/>
<literal name="trunc_ln73_1" val="!162"/>
<literal name="trunc_ln73_1" val="!163"/>
<literal name="trunc_ln73_1" val="!164"/>
<literal name="trunc_ln73_1" val="!165"/>
<literal name="trunc_ln73_1" val="!166"/>
<literal name="trunc_ln73_1" val="!167"/>
<literal name="trunc_ln73_1" val="!168"/>
<literal name="trunc_ln73_1" val="!169"/>
<literal name="trunc_ln73_1" val="!170"/>
<literal name="trunc_ln73_1" val="!171"/>
<literal name="trunc_ln73_1" val="!172"/>
<literal name="trunc_ln73_1" val="!173"/>
<literal name="trunc_ln73_1" val="!174"/>
<literal name="trunc_ln73_1" val="!175"/>
<literal name="trunc_ln73_1" val="!176"/>
<literal name="trunc_ln73_1" val="!177"/>
<literal name="trunc_ln73_1" val="!178"/>
<literal name="trunc_ln73_1" val="!179"/>
<literal name="trunc_ln73_1" val="!180"/>
<literal name="trunc_ln73_1" val="!181"/>
<literal name="trunc_ln73_1" val="!182"/>
<literal name="trunc_ln73_1" val="!183"/>
<literal name="trunc_ln73_1" val="!184"/>
<literal name="trunc_ln73_1" val="!185"/>
<literal name="trunc_ln73_1" val="!186"/>
<literal name="trunc_ln73_1" val="!187"/>
<literal name="trunc_ln73_1" val="!188"/>
<literal name="trunc_ln73_1" val="!189"/>
<literal name="trunc_ln73_1" val="!190"/>
<literal name="trunc_ln73_1" val="!191"/>
<literal name="trunc_ln73_1" val="!192"/>
<literal name="trunc_ln73_1" val="!193"/>
<literal name="trunc_ln73_1" val="!194"/>
<literal name="trunc_ln73_1" val="!195"/>
<literal name="trunc_ln73_1" val="!196"/>
<literal name="trunc_ln73_1" val="!197"/>
<literal name="trunc_ln73_1" val="!198"/>
<literal name="trunc_ln73_1" val="!199"/>
<literal name="trunc_ln73_1" val="!200"/>
<literal name="trunc_ln73_1" val="!201"/>
<literal name="trunc_ln73_1" val="!202"/>
<literal name="trunc_ln73_1" val="!203"/>
<literal name="trunc_ln73_1" val="!204"/>
<literal name="trunc_ln73_1" val="!205"/>
<literal name="trunc_ln73_1" val="!206"/>
<literal name="trunc_ln73_1" val="!207"/>
<literal name="trunc_ln73_1" val="!208"/>
<literal name="trunc_ln73_1" val="!209"/>
<literal name="trunc_ln73_1" val="!210"/>
<literal name="trunc_ln73_1" val="!211"/>
<literal name="trunc_ln73_1" val="!212"/>
<literal name="trunc_ln73_1" val="!213"/>
<literal name="trunc_ln73_1" val="!214"/>
<literal name="trunc_ln73_1" val="!215"/>
<literal name="trunc_ln73_1" val="!216"/>
<literal name="trunc_ln73_1" val="!217"/>
<literal name="trunc_ln73_1" val="!218"/>
<literal name="trunc_ln73_1" val="!219"/>
<literal name="trunc_ln73_1" val="!220"/>
<literal name="trunc_ln73_1" val="!221"/>
<literal name="trunc_ln73_1" val="!222"/>
<literal name="trunc_ln73_1" val="!223"/>
<literal name="trunc_ln73_1" val="!224"/>
<literal name="trunc_ln73_1" val="!225"/>
<literal name="trunc_ln73_1" val="!226"/>
<literal name="trunc_ln73_1" val="!227"/>
<literal name="trunc_ln73_1" val="!228"/>
<literal name="trunc_ln73_1" val="!229"/>
<literal name="trunc_ln73_1" val="!230"/>
<literal name="trunc_ln73_1" val="!231"/>
<literal name="trunc_ln73_1" val="!232"/>
<literal name="trunc_ln73_1" val="!233"/>
<literal name="trunc_ln73_1" val="!234"/>
<literal name="trunc_ln73_1" val="!235"/>
<literal name="trunc_ln73_1" val="!236"/>
<literal name="trunc_ln73_1" val="!237"/>
<literal name="trunc_ln73_1" val="!238"/>
<literal name="trunc_ln73_1" val="!239"/>
<literal name="trunc_ln73_1" val="!240"/>
<literal name="trunc_ln73_1" val="!241"/>
<literal name="trunc_ln73_1" val="!242"/>
<literal name="trunc_ln73_1" val="!243"/>
<literal name="trunc_ln73_1" val="!244"/>
<literal name="trunc_ln73_1" val="!245"/>
<literal name="trunc_ln73_1" val="!246"/>
<literal name="trunc_ln73_1" val="!247"/>
<literal name="trunc_ln73_1" val="!248"/>
<literal name="trunc_ln73_1" val="!249"/>
<literal name="trunc_ln73_1" val="!250"/>
<literal name="trunc_ln73_1" val="!251"/>
<literal name="trunc_ln73_1" val="!252"/>
<literal name="trunc_ln73_1" val="!253"/>
<literal name="trunc_ln73_1" val="!254"/>
<literal name="trunc_ln73_1" val="!255"/>
<literal name="trunc_ln73_1" val="!256"/>
<literal name="trunc_ln73_1" val="!257"/>
<literal name="trunc_ln73_1" val="!258"/>
<literal name="trunc_ln73_1" val="!259"/>
<literal name="trunc_ln73_1" val="!260"/>
<literal name="trunc_ln73_1" val="!261"/>
<literal name="trunc_ln73_1" val="!262"/>
<literal name="trunc_ln73_1" val="!263"/>
<literal name="trunc_ln73_1" val="!264"/>
<literal name="trunc_ln73_1" val="!265"/>
<literal name="trunc_ln73_1" val="!266"/>
<literal name="trunc_ln73_1" val="!267"/>
<literal name="trunc_ln73_1" val="!268"/>
<literal name="trunc_ln73_1" val="!269"/>
<literal name="trunc_ln73_1" val="!270"/>
<literal name="trunc_ln73_1" val="!271"/>
<literal name="trunc_ln73_1" val="!272"/>
<literal name="trunc_ln73_1" val="!273"/>
<literal name="trunc_ln73_1" val="!274"/>
<literal name="trunc_ln73_1" val="!275"/>
<literal name="trunc_ln73_1" val="!276"/>
<literal name="trunc_ln73_1" val="!277"/>
<literal name="trunc_ln73_1" val="!278"/>
<literal name="trunc_ln73_1" val="!279"/>
<literal name="trunc_ln73_1" val="!280"/>
<literal name="trunc_ln73_1" val="!281"/>
<literal name="trunc_ln73_1" val="!282"/>
<literal name="trunc_ln73_1" val="!283"/>
<literal name="trunc_ln73_1" val="!284"/>
<literal name="trunc_ln73_1" val="!285"/>
<literal name="trunc_ln73_1" val="!286"/>
<literal name="trunc_ln73_1" val="!287"/>
<literal name="trunc_ln73_1" val="!288"/>
<literal name="trunc_ln73_1" val="!289"/>
<literal name="trunc_ln73_1" val="!290"/>
<literal name="trunc_ln73_1" val="!291"/>
<literal name="trunc_ln73_1" val="!292"/>
<literal name="trunc_ln73_1" val="!293"/>
<literal name="trunc_ln73_1" val="!294"/>
<literal name="trunc_ln73_1" val="!295"/>
<literal name="trunc_ln73_1" val="!296"/>
<literal name="trunc_ln73_1" val="!297"/>
<literal name="trunc_ln73_1" val="!298"/>
<literal name="trunc_ln73_1" val="!299"/>
<literal name="trunc_ln73_1" val="!300"/>
<literal name="trunc_ln73_1" val="!301"/>
<literal name="trunc_ln73_1" val="!302"/>
<literal name="trunc_ln73_1" val="!303"/>
<literal name="trunc_ln73_1" val="!304"/>
<literal name="trunc_ln73_1" val="!305"/>
<literal name="trunc_ln73_1" val="!306"/>
<literal name="trunc_ln73_1" val="!307"/>
<literal name="trunc_ln73_1" val="!308"/>
<literal name="trunc_ln73_1" val="!309"/>
<literal name="trunc_ln73_1" val="!310"/>
<literal name="trunc_ln73_1" val="!311"/>
<literal name="trunc_ln73_1" val="!312"/>
<literal name="trunc_ln73_1" val="!313"/>
<literal name="trunc_ln73_1" val="!314"/>
<literal name="trunc_ln73_1" val="!315"/>
<literal name="trunc_ln73_1" val="!316"/>
<literal name="trunc_ln73_1" val="!317"/>
<literal name="trunc_ln73_1" val="!318"/>
<literal name="trunc_ln73_1" val="!319"/>
<literal name="trunc_ln73_1" val="!320"/>
<literal name="trunc_ln73_1" val="!321"/>
<literal name="trunc_ln73_1" val="!322"/>
<literal name="trunc_ln73_1" val="!323"/>
<literal name="trunc_ln73_1" val="!324"/>
<literal name="trunc_ln73_1" val="!325"/>
<literal name="trunc_ln73_1" val="!326"/>
<literal name="trunc_ln73_1" val="!327"/>
<literal name="trunc_ln73_1" val="!328"/>
<literal name="trunc_ln73_1" val="!329"/>
<literal name="trunc_ln73_1" val="!330"/>
<literal name="trunc_ln73_1" val="!331"/>
<literal name="trunc_ln73_1" val="!332"/>
<literal name="trunc_ln73_1" val="!333"/>
<literal name="trunc_ln73_1" val="!334"/>
<literal name="trunc_ln73_1" val="!335"/>
<literal name="trunc_ln73_1" val="!336"/>
<literal name="trunc_ln73_1" val="!337"/>
<literal name="trunc_ln73_1" val="!338"/>
<literal name="trunc_ln73_1" val="!339"/>
<literal name="trunc_ln73_1" val="!340"/>
<literal name="trunc_ln73_1" val="!341"/>
<literal name="trunc_ln73_1" val="!342"/>
<literal name="trunc_ln73_1" val="!343"/>
<literal name="trunc_ln73_1" val="!344"/>
<literal name="trunc_ln73_1" val="!345"/>
<literal name="trunc_ln73_1" val="!346"/>
<literal name="trunc_ln73_1" val="!347"/>
<literal name="trunc_ln73_1" val="!348"/>
<literal name="trunc_ln73_1" val="!349"/>
<literal name="trunc_ln73_1" val="!350"/>
<literal name="trunc_ln73_1" val="!351"/>
<literal name="trunc_ln73_1" val="!352"/>
<literal name="trunc_ln73_1" val="!353"/>
<literal name="trunc_ln73_1" val="!354"/>
<literal name="trunc_ln73_1" val="!355"/>
<literal name="trunc_ln73_1" val="!356"/>
<literal name="trunc_ln73_1" val="!357"/>
<literal name="trunc_ln73_1" val="!358"/>
<literal name="trunc_ln73_1" val="!359"/>
<literal name="trunc_ln73_1" val="!360"/>
<literal name="trunc_ln73_1" val="!361"/>
<literal name="trunc_ln73_1" val="!362"/>
<literal name="trunc_ln73_1" val="!363"/>
<literal name="trunc_ln73_1" val="!364"/>
<literal name="trunc_ln73_1" val="!365"/>
<literal name="trunc_ln73_1" val="!366"/>
<literal name="trunc_ln73_1" val="!367"/>
<literal name="trunc_ln73_1" val="!368"/>
<literal name="trunc_ln73_1" val="!369"/>
<literal name="trunc_ln73_1" val="!370"/>
<literal name="trunc_ln73_1" val="!371"/>
<literal name="trunc_ln73_1" val="!372"/>
<literal name="trunc_ln73_1" val="!373"/>
<literal name="trunc_ln73_1" val="!374"/>
<literal name="trunc_ln73_1" val="!375"/>
<literal name="trunc_ln73_1" val="!376"/>
<literal name="trunc_ln73_1" val="!377"/>
<literal name="trunc_ln73_1" val="!378"/>
<literal name="trunc_ln73_1" val="!379"/>
<literal name="trunc_ln73_1" val="!380"/>
<literal name="trunc_ln73_1" val="!381"/>
<literal name="trunc_ln73_1" val="!382"/>
<literal name="trunc_ln73_1" val="!383"/>
<literal name="trunc_ln73_1" val="!384"/>
<literal name="trunc_ln73_1" val="!385"/>
<literal name="trunc_ln73_1" val="!386"/>
<literal name="trunc_ln73_1" val="!387"/>
<literal name="trunc_ln73_1" val="!388"/>
<literal name="trunc_ln73_1" val="!389"/>
<literal name="trunc_ln73_1" val="!390"/>
<literal name="trunc_ln73_1" val="!391"/>
<literal name="trunc_ln73_1" val="!392"/>
<literal name="trunc_ln73_1" val="!393"/>
<literal name="trunc_ln73_1" val="!394"/>
<literal name="trunc_ln73_1" val="!395"/>
<literal name="trunc_ln73_1" val="!396"/>
<literal name="trunc_ln73_1" val="!397"/>
<literal name="trunc_ln73_1" val="!398"/>
<literal name="trunc_ln73_1" val="!399"/>
<literal name="trunc_ln73_1" val="!400"/>
<literal name="trunc_ln73_1" val="!401"/>
<literal name="trunc_ln73_1" val="!402"/>
<literal name="trunc_ln73_1" val="!403"/>
<literal name="trunc_ln73_1" val="!404"/>
<literal name="trunc_ln73_1" val="!405"/>
<literal name="trunc_ln73_1" val="!406"/>
<literal name="trunc_ln73_1" val="!407"/>
<literal name="trunc_ln73_1" val="!408"/>
<literal name="trunc_ln73_1" val="!409"/>
<literal name="trunc_ln73_1" val="!410"/>
<literal name="trunc_ln73_1" val="!411"/>
<literal name="trunc_ln73_1" val="!412"/>
<literal name="trunc_ln73_1" val="!413"/>
<literal name="trunc_ln73_1" val="!414"/>
<literal name="trunc_ln73_1" val="!415"/>
<literal name="trunc_ln73_1" val="!416"/>
<literal name="trunc_ln73_1" val="!417"/>
<literal name="trunc_ln73_1" val="!418"/>
<literal name="trunc_ln73_1" val="!419"/>
<literal name="trunc_ln73_1" val="!420"/>
<literal name="trunc_ln73_1" val="!421"/>
<literal name="trunc_ln73_1" val="!422"/>
<literal name="trunc_ln73_1" val="!423"/>
<literal name="trunc_ln73_1" val="!424"/>
<literal name="trunc_ln73_1" val="!425"/>
<literal name="trunc_ln73_1" val="!426"/>
<literal name="trunc_ln73_1" val="!427"/>
<literal name="trunc_ln73_1" val="!428"/>
<literal name="trunc_ln73_1" val="!429"/>
<literal name="trunc_ln73_1" val="!430"/>
<literal name="trunc_ln73_1" val="!431"/>
<literal name="trunc_ln73_1" val="!432"/>
<literal name="trunc_ln73_1" val="!433"/>
<literal name="trunc_ln73_1" val="!434"/>
<literal name="trunc_ln73_1" val="!435"/>
<literal name="trunc_ln73_1" val="!436"/>
<literal name="trunc_ln73_1" val="!437"/>
<literal name="trunc_ln73_1" val="!438"/>
<literal name="trunc_ln73_1" val="!439"/>
<literal name="trunc_ln73_1" val="!440"/>
<literal name="trunc_ln73_1" val="!441"/>
<literal name="trunc_ln73_1" val="!442"/>
<literal name="trunc_ln73_1" val="!443"/>
<literal name="trunc_ln73_1" val="!444"/>
<literal name="trunc_ln73_1" val="!445"/>
<literal name="trunc_ln73_1" val="!446"/>
<literal name="trunc_ln73_1" val="!447"/>
<literal name="trunc_ln73_1" val="!448"/>
<literal name="trunc_ln73_1" val="!449"/>
<literal name="trunc_ln73_1" val="!450"/>
<literal name="trunc_ln73_1" val="!451"/>
<literal name="trunc_ln73_1" val="!452"/>
<literal name="trunc_ln73_1" val="!453"/>
<literal name="trunc_ln73_1" val="!454"/>
<literal name="trunc_ln73_1" val="!455"/>
<literal name="trunc_ln73_1" val="!456"/>
<literal name="trunc_ln73_1" val="!457"/>
<literal name="trunc_ln73_1" val="!458"/>
<literal name="trunc_ln73_1" val="!459"/>
<literal name="trunc_ln73_1" val="!460"/>
<literal name="trunc_ln73_1" val="!461"/>
<literal name="trunc_ln73_1" val="!462"/>
<literal name="trunc_ln73_1" val="!463"/>
<literal name="trunc_ln73_1" val="!464"/>
<literal name="trunc_ln73_1" val="!465"/>
<literal name="trunc_ln73_1" val="!466"/>
<literal name="trunc_ln73_1" val="!467"/>
<literal name="trunc_ln73_1" val="!468"/>
<literal name="trunc_ln73_1" val="!469"/>
<literal name="trunc_ln73_1" val="!470"/>
<literal name="trunc_ln73_1" val="!471"/>
<literal name="trunc_ln73_1" val="!472"/>
<literal name="trunc_ln73_1" val="!473"/>
<literal name="trunc_ln73_1" val="!474"/>
<literal name="trunc_ln73_1" val="!475"/>
<literal name="trunc_ln73_1" val="!476"/>
<literal name="trunc_ln73_1" val="!477"/>
<literal name="trunc_ln73_1" val="!478"/>
<literal name="trunc_ln73_1" val="!479"/>
<literal name="trunc_ln73_1" val="!480"/>
<literal name="trunc_ln73_1" val="!481"/>
<literal name="trunc_ln73_1" val="!482"/>
<literal name="trunc_ln73_1" val="!483"/>
<literal name="trunc_ln73_1" val="!484"/>
<literal name="trunc_ln73_1" val="!485"/>
<literal name="trunc_ln73_1" val="!486"/>
<literal name="trunc_ln73_1" val="!487"/>
<literal name="trunc_ln73_1" val="!488"/>
<literal name="trunc_ln73_1" val="!489"/>
<literal name="trunc_ln73_1" val="!490"/>
<literal name="trunc_ln73_1" val="!491"/>
<literal name="trunc_ln73_1" val="!492"/>
<literal name="trunc_ln73_1" val="!493"/>
<literal name="trunc_ln73_1" val="!494"/>
<literal name="trunc_ln73_1" val="!495"/>
<literal name="trunc_ln73_1" val="!496"/>
<literal name="trunc_ln73_1" val="!497"/>
<literal name="trunc_ln73_1" val="!498"/>
<literal name="trunc_ln73_1" val="!499"/>
<literal name="trunc_ln73_1" val="!500"/>
<literal name="trunc_ln73_1" val="!501"/>
<literal name="trunc_ln73_1" val="!502"/>
<literal name="trunc_ln73_1" val="!503"/>
<literal name="trunc_ln73_1" val="!504"/>
<literal name="trunc_ln73_1" val="!505"/>
<literal name="trunc_ln73_1" val="!506"/>
<literal name="trunc_ln73_1" val="!507"/>
<literal name="trunc_ln73_1" val="!508"/>
<literal name="trunc_ln73_1" val="!509"/>
<literal name="trunc_ln73_1" val="!510"/>
<literal name="trunc_ln73_1" val="!511"/>
<literal name="trunc_ln73_1" val="!512"/>
<literal name="trunc_ln73_1" val="!513"/>
<literal name="trunc_ln73_1" val="!514"/>
<literal name="trunc_ln73_1" val="!515"/>
<literal name="trunc_ln73_1" val="!516"/>
<literal name="trunc_ln73_1" val="!517"/>
<literal name="trunc_ln73_1" val="!518"/>
<literal name="trunc_ln73_1" val="!519"/>
<literal name="trunc_ln73_1" val="!520"/>
<literal name="trunc_ln73_1" val="!521"/>
<literal name="trunc_ln73_1" val="!522"/>
<literal name="trunc_ln73_1" val="!523"/>
<literal name="trunc_ln73_1" val="!524"/>
<literal name="trunc_ln73_1" val="!525"/>
<literal name="trunc_ln73_1" val="!526"/>
<literal name="trunc_ln73_1" val="!527"/>
<literal name="trunc_ln73_1" val="!528"/>
<literal name="trunc_ln73_1" val="!529"/>
<literal name="trunc_ln73_1" val="!530"/>
<literal name="trunc_ln73_1" val="!531"/>
<literal name="trunc_ln73_1" val="!532"/>
<literal name="trunc_ln73_1" val="!533"/>
<literal name="trunc_ln73_1" val="!534"/>
<literal name="trunc_ln73_1" val="!535"/>
<literal name="trunc_ln73_1" val="!536"/>
<literal name="trunc_ln73_1" val="!537"/>
<literal name="trunc_ln73_1" val="!538"/>
<literal name="trunc_ln73_1" val="!539"/>
<literal name="trunc_ln73_1" val="!540"/>
<literal name="trunc_ln73_1" val="!541"/>
<literal name="trunc_ln73_1" val="!542"/>
<literal name="trunc_ln73_1" val="!543"/>
<literal name="trunc_ln73_1" val="!544"/>
<literal name="trunc_ln73_1" val="!545"/>
<literal name="trunc_ln73_1" val="!546"/>
<literal name="trunc_ln73_1" val="!547"/>
<literal name="trunc_ln73_1" val="!548"/>
<literal name="trunc_ln73_1" val="!549"/>
<literal name="trunc_ln73_1" val="!550"/>
<literal name="trunc_ln73_1" val="!551"/>
<literal name="trunc_ln73_1" val="!552"/>
<literal name="trunc_ln73_1" val="!553"/>
<literal name="trunc_ln73_1" val="!554"/>
<literal name="trunc_ln73_1" val="!555"/>
<literal name="trunc_ln73_1" val="!556"/>
<literal name="trunc_ln73_1" val="!557"/>
<literal name="trunc_ln73_1" val="!558"/>
<literal name="trunc_ln73_1" val="!559"/>
<literal name="trunc_ln73_1" val="!560"/>
<literal name="trunc_ln73_1" val="!561"/>
<literal name="trunc_ln73_1" val="!562"/>
<literal name="trunc_ln73_1" val="!563"/>
<literal name="trunc_ln73_1" val="!564"/>
<literal name="trunc_ln73_1" val="!565"/>
<literal name="trunc_ln73_1" val="!566"/>
<literal name="trunc_ln73_1" val="!567"/>
<literal name="trunc_ln73_1" val="!568"/>
<literal name="trunc_ln73_1" val="!569"/>
<literal name="trunc_ln73_1" val="!570"/>
<literal name="trunc_ln73_1" val="!571"/>
<literal name="trunc_ln73_1" val="!572"/>
<literal name="trunc_ln73_1" val="!573"/>
<literal name="trunc_ln73_1" val="!574"/>
<literal name="trunc_ln73_1" val="!575"/>
<literal name="trunc_ln73_1" val="!576"/>
<literal name="trunc_ln73_1" val="!577"/>
<literal name="trunc_ln73_1" val="!578"/>
<literal name="trunc_ln73_1" val="!579"/>
<literal name="trunc_ln73_1" val="!580"/>
<literal name="trunc_ln73_1" val="!581"/>
<literal name="trunc_ln73_1" val="!582"/>
<literal name="trunc_ln73_1" val="!583"/>
<literal name="trunc_ln73_1" val="!584"/>
<literal name="trunc_ln73_1" val="!585"/>
<literal name="trunc_ln73_1" val="!586"/>
<literal name="trunc_ln73_1" val="!587"/>
<literal name="trunc_ln73_1" val="!588"/>
<literal name="trunc_ln73_1" val="!589"/>
<literal name="trunc_ln73_1" val="!590"/>
<literal name="trunc_ln73_1" val="!591"/>
<literal name="trunc_ln73_1" val="!592"/>
<literal name="trunc_ln73_1" val="!593"/>
<literal name="trunc_ln73_1" val="!594"/>
<literal name="trunc_ln73_1" val="!595"/>
<literal name="trunc_ln73_1" val="!596"/>
<literal name="trunc_ln73_1" val="!597"/>
<literal name="trunc_ln73_1" val="!598"/>
<literal name="trunc_ln73_1" val="!599"/>
<literal name="trunc_ln73_1" val="!600"/>
<literal name="trunc_ln73_1" val="!601"/>
<literal name="trunc_ln73_1" val="!602"/>
<literal name="trunc_ln73_1" val="!603"/>
<literal name="trunc_ln73_1" val="!604"/>
<literal name="trunc_ln73_1" val="!605"/>
<literal name="trunc_ln73_1" val="!606"/>
<literal name="trunc_ln73_1" val="!607"/>
<literal name="trunc_ln73_1" val="!608"/>
<literal name="trunc_ln73_1" val="!609"/>
<literal name="trunc_ln73_1" val="!610"/>
<literal name="trunc_ln73_1" val="!611"/>
<literal name="trunc_ln73_1" val="!612"/>
<literal name="trunc_ln73_1" val="!613"/>
<literal name="trunc_ln73_1" val="!614"/>
<literal name="trunc_ln73_1" val="!615"/>
<literal name="trunc_ln73_1" val="!616"/>
<literal name="trunc_ln73_1" val="!617"/>
<literal name="trunc_ln73_1" val="!618"/>
<literal name="trunc_ln73_1" val="!619"/>
<literal name="trunc_ln73_1" val="!620"/>
<literal name="trunc_ln73_1" val="!621"/>
<literal name="trunc_ln73_1" val="!622"/>
<literal name="trunc_ln73_1" val="!623"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch624:0 %br_ln73 = br i1 %xor_ln73, void %branch1873, void %branch1874

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln73_1" val="!0"/>
<literal name="trunc_ln73_1" val="!1"/>
<literal name="trunc_ln73_1" val="!2"/>
<literal name="trunc_ln73_1" val="!3"/>
<literal name="trunc_ln73_1" val="!4"/>
<literal name="trunc_ln73_1" val="!5"/>
<literal name="trunc_ln73_1" val="!6"/>
<literal name="trunc_ln73_1" val="!7"/>
<literal name="trunc_ln73_1" val="!8"/>
<literal name="trunc_ln73_1" val="!9"/>
<literal name="trunc_ln73_1" val="!10"/>
<literal name="trunc_ln73_1" val="!11"/>
<literal name="trunc_ln73_1" val="!12"/>
<literal name="trunc_ln73_1" val="!13"/>
<literal name="trunc_ln73_1" val="!14"/>
<literal name="trunc_ln73_1" val="!15"/>
<literal name="trunc_ln73_1" val="!16"/>
<literal name="trunc_ln73_1" val="!17"/>
<literal name="trunc_ln73_1" val="!18"/>
<literal name="trunc_ln73_1" val="!19"/>
<literal name="trunc_ln73_1" val="!20"/>
<literal name="trunc_ln73_1" val="!21"/>
<literal name="trunc_ln73_1" val="!22"/>
<literal name="trunc_ln73_1" val="!23"/>
<literal name="trunc_ln73_1" val="!24"/>
<literal name="trunc_ln73_1" val="!25"/>
<literal name="trunc_ln73_1" val="!26"/>
<literal name="trunc_ln73_1" val="!27"/>
<literal name="trunc_ln73_1" val="!28"/>
<literal name="trunc_ln73_1" val="!29"/>
<literal name="trunc_ln73_1" val="!30"/>
<literal name="trunc_ln73_1" val="!31"/>
<literal name="trunc_ln73_1" val="!32"/>
<literal name="trunc_ln73_1" val="!33"/>
<literal name="trunc_ln73_1" val="!34"/>
<literal name="trunc_ln73_1" val="!35"/>
<literal name="trunc_ln73_1" val="!36"/>
<literal name="trunc_ln73_1" val="!37"/>
<literal name="trunc_ln73_1" val="!38"/>
<literal name="trunc_ln73_1" val="!39"/>
<literal name="trunc_ln73_1" val="!40"/>
<literal name="trunc_ln73_1" val="!41"/>
<literal name="trunc_ln73_1" val="!42"/>
<literal name="trunc_ln73_1" val="!43"/>
<literal name="trunc_ln73_1" val="!44"/>
<literal name="trunc_ln73_1" val="!45"/>
<literal name="trunc_ln73_1" val="!46"/>
<literal name="trunc_ln73_1" val="!47"/>
<literal name="trunc_ln73_1" val="!48"/>
<literal name="trunc_ln73_1" val="!49"/>
<literal name="trunc_ln73_1" val="!50"/>
<literal name="trunc_ln73_1" val="!51"/>
<literal name="trunc_ln73_1" val="!52"/>
<literal name="trunc_ln73_1" val="!53"/>
<literal name="trunc_ln73_1" val="!54"/>
<literal name="trunc_ln73_1" val="!55"/>
<literal name="trunc_ln73_1" val="!56"/>
<literal name="trunc_ln73_1" val="!57"/>
<literal name="trunc_ln73_1" val="!58"/>
<literal name="trunc_ln73_1" val="!59"/>
<literal name="trunc_ln73_1" val="!60"/>
<literal name="trunc_ln73_1" val="!61"/>
<literal name="trunc_ln73_1" val="!62"/>
<literal name="trunc_ln73_1" val="!63"/>
<literal name="trunc_ln73_1" val="!64"/>
<literal name="trunc_ln73_1" val="!65"/>
<literal name="trunc_ln73_1" val="!66"/>
<literal name="trunc_ln73_1" val="!67"/>
<literal name="trunc_ln73_1" val="!68"/>
<literal name="trunc_ln73_1" val="!69"/>
<literal name="trunc_ln73_1" val="!70"/>
<literal name="trunc_ln73_1" val="!71"/>
<literal name="trunc_ln73_1" val="!72"/>
<literal name="trunc_ln73_1" val="!73"/>
<literal name="trunc_ln73_1" val="!74"/>
<literal name="trunc_ln73_1" val="!75"/>
<literal name="trunc_ln73_1" val="!76"/>
<literal name="trunc_ln73_1" val="!77"/>
<literal name="trunc_ln73_1" val="!78"/>
<literal name="trunc_ln73_1" val="!79"/>
<literal name="trunc_ln73_1" val="!80"/>
<literal name="trunc_ln73_1" val="!81"/>
<literal name="trunc_ln73_1" val="!82"/>
<literal name="trunc_ln73_1" val="!83"/>
<literal name="trunc_ln73_1" val="!84"/>
<literal name="trunc_ln73_1" val="!85"/>
<literal name="trunc_ln73_1" val="!86"/>
<literal name="trunc_ln73_1" val="!87"/>
<literal name="trunc_ln73_1" val="!88"/>
<literal name="trunc_ln73_1" val="!89"/>
<literal name="trunc_ln73_1" val="!90"/>
<literal name="trunc_ln73_1" val="!91"/>
<literal name="trunc_ln73_1" val="!92"/>
<literal name="trunc_ln73_1" val="!93"/>
<literal name="trunc_ln73_1" val="!94"/>
<literal name="trunc_ln73_1" val="!95"/>
<literal name="trunc_ln73_1" val="!96"/>
<literal name="trunc_ln73_1" val="!97"/>
<literal name="trunc_ln73_1" val="!98"/>
<literal name="trunc_ln73_1" val="!99"/>
<literal name="trunc_ln73_1" val="!100"/>
<literal name="trunc_ln73_1" val="!101"/>
<literal name="trunc_ln73_1" val="!102"/>
<literal name="trunc_ln73_1" val="!103"/>
<literal name="trunc_ln73_1" val="!104"/>
<literal name="trunc_ln73_1" val="!105"/>
<literal name="trunc_ln73_1" val="!106"/>
<literal name="trunc_ln73_1" val="!107"/>
<literal name="trunc_ln73_1" val="!108"/>
<literal name="trunc_ln73_1" val="!109"/>
<literal name="trunc_ln73_1" val="!110"/>
<literal name="trunc_ln73_1" val="!111"/>
<literal name="trunc_ln73_1" val="!112"/>
<literal name="trunc_ln73_1" val="!113"/>
<literal name="trunc_ln73_1" val="!114"/>
<literal name="trunc_ln73_1" val="!115"/>
<literal name="trunc_ln73_1" val="!116"/>
<literal name="trunc_ln73_1" val="!117"/>
<literal name="trunc_ln73_1" val="!118"/>
<literal name="trunc_ln73_1" val="!119"/>
<literal name="trunc_ln73_1" val="!120"/>
<literal name="trunc_ln73_1" val="!121"/>
<literal name="trunc_ln73_1" val="!122"/>
<literal name="trunc_ln73_1" val="!123"/>
<literal name="trunc_ln73_1" val="!124"/>
<literal name="trunc_ln73_1" val="!125"/>
<literal name="trunc_ln73_1" val="!126"/>
<literal name="trunc_ln73_1" val="!127"/>
<literal name="trunc_ln73_1" val="!128"/>
<literal name="trunc_ln73_1" val="!129"/>
<literal name="trunc_ln73_1" val="!130"/>
<literal name="trunc_ln73_1" val="!131"/>
<literal name="trunc_ln73_1" val="!132"/>
<literal name="trunc_ln73_1" val="!133"/>
<literal name="trunc_ln73_1" val="!134"/>
<literal name="trunc_ln73_1" val="!135"/>
<literal name="trunc_ln73_1" val="!136"/>
<literal name="trunc_ln73_1" val="!137"/>
<literal name="trunc_ln73_1" val="!138"/>
<literal name="trunc_ln73_1" val="!139"/>
<literal name="trunc_ln73_1" val="!140"/>
<literal name="trunc_ln73_1" val="!141"/>
<literal name="trunc_ln73_1" val="!142"/>
<literal name="trunc_ln73_1" val="!143"/>
<literal name="trunc_ln73_1" val="!144"/>
<literal name="trunc_ln73_1" val="!145"/>
<literal name="trunc_ln73_1" val="!146"/>
<literal name="trunc_ln73_1" val="!147"/>
<literal name="trunc_ln73_1" val="!148"/>
<literal name="trunc_ln73_1" val="!149"/>
<literal name="trunc_ln73_1" val="!150"/>
<literal name="trunc_ln73_1" val="!151"/>
<literal name="trunc_ln73_1" val="!152"/>
<literal name="trunc_ln73_1" val="!153"/>
<literal name="trunc_ln73_1" val="!154"/>
<literal name="trunc_ln73_1" val="!155"/>
<literal name="trunc_ln73_1" val="!156"/>
<literal name="trunc_ln73_1" val="!157"/>
<literal name="trunc_ln73_1" val="!158"/>
<literal name="trunc_ln73_1" val="!159"/>
<literal name="trunc_ln73_1" val="!160"/>
<literal name="trunc_ln73_1" val="!161"/>
<literal name="trunc_ln73_1" val="!162"/>
<literal name="trunc_ln73_1" val="!163"/>
<literal name="trunc_ln73_1" val="!164"/>
<literal name="trunc_ln73_1" val="!165"/>
<literal name="trunc_ln73_1" val="!166"/>
<literal name="trunc_ln73_1" val="!167"/>
<literal name="trunc_ln73_1" val="!168"/>
<literal name="trunc_ln73_1" val="!169"/>
<literal name="trunc_ln73_1" val="!170"/>
<literal name="trunc_ln73_1" val="!171"/>
<literal name="trunc_ln73_1" val="!172"/>
<literal name="trunc_ln73_1" val="!173"/>
<literal name="trunc_ln73_1" val="!174"/>
<literal name="trunc_ln73_1" val="!175"/>
<literal name="trunc_ln73_1" val="!176"/>
<literal name="trunc_ln73_1" val="!177"/>
<literal name="trunc_ln73_1" val="!178"/>
<literal name="trunc_ln73_1" val="!179"/>
<literal name="trunc_ln73_1" val="!180"/>
<literal name="trunc_ln73_1" val="!181"/>
<literal name="trunc_ln73_1" val="!182"/>
<literal name="trunc_ln73_1" val="!183"/>
<literal name="trunc_ln73_1" val="!184"/>
<literal name="trunc_ln73_1" val="!185"/>
<literal name="trunc_ln73_1" val="!186"/>
<literal name="trunc_ln73_1" val="!187"/>
<literal name="trunc_ln73_1" val="!188"/>
<literal name="trunc_ln73_1" val="!189"/>
<literal name="trunc_ln73_1" val="!190"/>
<literal name="trunc_ln73_1" val="!191"/>
<literal name="trunc_ln73_1" val="!192"/>
<literal name="trunc_ln73_1" val="!193"/>
<literal name="trunc_ln73_1" val="!194"/>
<literal name="trunc_ln73_1" val="!195"/>
<literal name="trunc_ln73_1" val="!196"/>
<literal name="trunc_ln73_1" val="!197"/>
<literal name="trunc_ln73_1" val="!198"/>
<literal name="trunc_ln73_1" val="!199"/>
<literal name="trunc_ln73_1" val="!200"/>
<literal name="trunc_ln73_1" val="!201"/>
<literal name="trunc_ln73_1" val="!202"/>
<literal name="trunc_ln73_1" val="!203"/>
<literal name="trunc_ln73_1" val="!204"/>
<literal name="trunc_ln73_1" val="!205"/>
<literal name="trunc_ln73_1" val="!206"/>
<literal name="trunc_ln73_1" val="!207"/>
<literal name="trunc_ln73_1" val="!208"/>
<literal name="trunc_ln73_1" val="!209"/>
<literal name="trunc_ln73_1" val="!210"/>
<literal name="trunc_ln73_1" val="!211"/>
<literal name="trunc_ln73_1" val="!212"/>
<literal name="trunc_ln73_1" val="!213"/>
<literal name="trunc_ln73_1" val="!214"/>
<literal name="trunc_ln73_1" val="!215"/>
<literal name="trunc_ln73_1" val="!216"/>
<literal name="trunc_ln73_1" val="!217"/>
<literal name="trunc_ln73_1" val="!218"/>
<literal name="trunc_ln73_1" val="!219"/>
<literal name="trunc_ln73_1" val="!220"/>
<literal name="trunc_ln73_1" val="!221"/>
<literal name="trunc_ln73_1" val="!222"/>
<literal name="trunc_ln73_1" val="!223"/>
<literal name="trunc_ln73_1" val="!224"/>
<literal name="trunc_ln73_1" val="!225"/>
<literal name="trunc_ln73_1" val="!226"/>
<literal name="trunc_ln73_1" val="!227"/>
<literal name="trunc_ln73_1" val="!228"/>
<literal name="trunc_ln73_1" val="!229"/>
<literal name="trunc_ln73_1" val="!230"/>
<literal name="trunc_ln73_1" val="!231"/>
<literal name="trunc_ln73_1" val="!232"/>
<literal name="trunc_ln73_1" val="!233"/>
<literal name="trunc_ln73_1" val="!234"/>
<literal name="trunc_ln73_1" val="!235"/>
<literal name="trunc_ln73_1" val="!236"/>
<literal name="trunc_ln73_1" val="!237"/>
<literal name="trunc_ln73_1" val="!238"/>
<literal name="trunc_ln73_1" val="!239"/>
<literal name="trunc_ln73_1" val="!240"/>
<literal name="trunc_ln73_1" val="!241"/>
<literal name="trunc_ln73_1" val="!242"/>
<literal name="trunc_ln73_1" val="!243"/>
<literal name="trunc_ln73_1" val="!244"/>
<literal name="trunc_ln73_1" val="!245"/>
<literal name="trunc_ln73_1" val="!246"/>
<literal name="trunc_ln73_1" val="!247"/>
<literal name="trunc_ln73_1" val="!248"/>
<literal name="trunc_ln73_1" val="!249"/>
<literal name="trunc_ln73_1" val="!250"/>
<literal name="trunc_ln73_1" val="!251"/>
<literal name="trunc_ln73_1" val="!252"/>
<literal name="trunc_ln73_1" val="!253"/>
<literal name="trunc_ln73_1" val="!254"/>
<literal name="trunc_ln73_1" val="!255"/>
<literal name="trunc_ln73_1" val="!256"/>
<literal name="trunc_ln73_1" val="!257"/>
<literal name="trunc_ln73_1" val="!258"/>
<literal name="trunc_ln73_1" val="!259"/>
<literal name="trunc_ln73_1" val="!260"/>
<literal name="trunc_ln73_1" val="!261"/>
<literal name="trunc_ln73_1" val="!262"/>
<literal name="trunc_ln73_1" val="!263"/>
<literal name="trunc_ln73_1" val="!264"/>
<literal name="trunc_ln73_1" val="!265"/>
<literal name="trunc_ln73_1" val="!266"/>
<literal name="trunc_ln73_1" val="!267"/>
<literal name="trunc_ln73_1" val="!268"/>
<literal name="trunc_ln73_1" val="!269"/>
<literal name="trunc_ln73_1" val="!270"/>
<literal name="trunc_ln73_1" val="!271"/>
<literal name="trunc_ln73_1" val="!272"/>
<literal name="trunc_ln73_1" val="!273"/>
<literal name="trunc_ln73_1" val="!274"/>
<literal name="trunc_ln73_1" val="!275"/>
<literal name="trunc_ln73_1" val="!276"/>
<literal name="trunc_ln73_1" val="!277"/>
<literal name="trunc_ln73_1" val="!278"/>
<literal name="trunc_ln73_1" val="!279"/>
<literal name="trunc_ln73_1" val="!280"/>
<literal name="trunc_ln73_1" val="!281"/>
<literal name="trunc_ln73_1" val="!282"/>
<literal name="trunc_ln73_1" val="!283"/>
<literal name="trunc_ln73_1" val="!284"/>
<literal name="trunc_ln73_1" val="!285"/>
<literal name="trunc_ln73_1" val="!286"/>
<literal name="trunc_ln73_1" val="!287"/>
<literal name="trunc_ln73_1" val="!288"/>
<literal name="trunc_ln73_1" val="!289"/>
<literal name="trunc_ln73_1" val="!290"/>
<literal name="trunc_ln73_1" val="!291"/>
<literal name="trunc_ln73_1" val="!292"/>
<literal name="trunc_ln73_1" val="!293"/>
<literal name="trunc_ln73_1" val="!294"/>
<literal name="trunc_ln73_1" val="!295"/>
<literal name="trunc_ln73_1" val="!296"/>
<literal name="trunc_ln73_1" val="!297"/>
<literal name="trunc_ln73_1" val="!298"/>
<literal name="trunc_ln73_1" val="!299"/>
<literal name="trunc_ln73_1" val="!300"/>
<literal name="trunc_ln73_1" val="!301"/>
<literal name="trunc_ln73_1" val="!302"/>
<literal name="trunc_ln73_1" val="!303"/>
<literal name="trunc_ln73_1" val="!304"/>
<literal name="trunc_ln73_1" val="!305"/>
<literal name="trunc_ln73_1" val="!306"/>
<literal name="trunc_ln73_1" val="!307"/>
<literal name="trunc_ln73_1" val="!308"/>
<literal name="trunc_ln73_1" val="!309"/>
<literal name="trunc_ln73_1" val="!310"/>
<literal name="trunc_ln73_1" val="!311"/>
<literal name="trunc_ln73_1" val="!312"/>
<literal name="trunc_ln73_1" val="!313"/>
<literal name="trunc_ln73_1" val="!314"/>
<literal name="trunc_ln73_1" val="!315"/>
<literal name="trunc_ln73_1" val="!316"/>
<literal name="trunc_ln73_1" val="!317"/>
<literal name="trunc_ln73_1" val="!318"/>
<literal name="trunc_ln73_1" val="!319"/>
<literal name="trunc_ln73_1" val="!320"/>
<literal name="trunc_ln73_1" val="!321"/>
<literal name="trunc_ln73_1" val="!322"/>
<literal name="trunc_ln73_1" val="!323"/>
<literal name="trunc_ln73_1" val="!324"/>
<literal name="trunc_ln73_1" val="!325"/>
<literal name="trunc_ln73_1" val="!326"/>
<literal name="trunc_ln73_1" val="!327"/>
<literal name="trunc_ln73_1" val="!328"/>
<literal name="trunc_ln73_1" val="!329"/>
<literal name="trunc_ln73_1" val="!330"/>
<literal name="trunc_ln73_1" val="!331"/>
<literal name="trunc_ln73_1" val="!332"/>
<literal name="trunc_ln73_1" val="!333"/>
<literal name="trunc_ln73_1" val="!334"/>
<literal name="trunc_ln73_1" val="!335"/>
<literal name="trunc_ln73_1" val="!336"/>
<literal name="trunc_ln73_1" val="!337"/>
<literal name="trunc_ln73_1" val="!338"/>
<literal name="trunc_ln73_1" val="!339"/>
<literal name="trunc_ln73_1" val="!340"/>
<literal name="trunc_ln73_1" val="!341"/>
<literal name="trunc_ln73_1" val="!342"/>
<literal name="trunc_ln73_1" val="!343"/>
<literal name="trunc_ln73_1" val="!344"/>
<literal name="trunc_ln73_1" val="!345"/>
<literal name="trunc_ln73_1" val="!346"/>
<literal name="trunc_ln73_1" val="!347"/>
<literal name="trunc_ln73_1" val="!348"/>
<literal name="trunc_ln73_1" val="!349"/>
<literal name="trunc_ln73_1" val="!350"/>
<literal name="trunc_ln73_1" val="!351"/>
<literal name="trunc_ln73_1" val="!352"/>
<literal name="trunc_ln73_1" val="!353"/>
<literal name="trunc_ln73_1" val="!354"/>
<literal name="trunc_ln73_1" val="!355"/>
<literal name="trunc_ln73_1" val="!356"/>
<literal name="trunc_ln73_1" val="!357"/>
<literal name="trunc_ln73_1" val="!358"/>
<literal name="trunc_ln73_1" val="!359"/>
<literal name="trunc_ln73_1" val="!360"/>
<literal name="trunc_ln73_1" val="!361"/>
<literal name="trunc_ln73_1" val="!362"/>
<literal name="trunc_ln73_1" val="!363"/>
<literal name="trunc_ln73_1" val="!364"/>
<literal name="trunc_ln73_1" val="!365"/>
<literal name="trunc_ln73_1" val="!366"/>
<literal name="trunc_ln73_1" val="!367"/>
<literal name="trunc_ln73_1" val="!368"/>
<literal name="trunc_ln73_1" val="!369"/>
<literal name="trunc_ln73_1" val="!370"/>
<literal name="trunc_ln73_1" val="!371"/>
<literal name="trunc_ln73_1" val="!372"/>
<literal name="trunc_ln73_1" val="!373"/>
<literal name="trunc_ln73_1" val="!374"/>
<literal name="trunc_ln73_1" val="!375"/>
<literal name="trunc_ln73_1" val="!376"/>
<literal name="trunc_ln73_1" val="!377"/>
<literal name="trunc_ln73_1" val="!378"/>
<literal name="trunc_ln73_1" val="!379"/>
<literal name="trunc_ln73_1" val="!380"/>
<literal name="trunc_ln73_1" val="!381"/>
<literal name="trunc_ln73_1" val="!382"/>
<literal name="trunc_ln73_1" val="!383"/>
<literal name="trunc_ln73_1" val="!384"/>
<literal name="trunc_ln73_1" val="!385"/>
<literal name="trunc_ln73_1" val="!386"/>
<literal name="trunc_ln73_1" val="!387"/>
<literal name="trunc_ln73_1" val="!388"/>
<literal name="trunc_ln73_1" val="!389"/>
<literal name="trunc_ln73_1" val="!390"/>
<literal name="trunc_ln73_1" val="!391"/>
<literal name="trunc_ln73_1" val="!392"/>
<literal name="trunc_ln73_1" val="!393"/>
<literal name="trunc_ln73_1" val="!394"/>
<literal name="trunc_ln73_1" val="!395"/>
<literal name="trunc_ln73_1" val="!396"/>
<literal name="trunc_ln73_1" val="!397"/>
<literal name="trunc_ln73_1" val="!398"/>
<literal name="trunc_ln73_1" val="!399"/>
<literal name="trunc_ln73_1" val="!400"/>
<literal name="trunc_ln73_1" val="!401"/>
<literal name="trunc_ln73_1" val="!402"/>
<literal name="trunc_ln73_1" val="!403"/>
<literal name="trunc_ln73_1" val="!404"/>
<literal name="trunc_ln73_1" val="!405"/>
<literal name="trunc_ln73_1" val="!406"/>
<literal name="trunc_ln73_1" val="!407"/>
<literal name="trunc_ln73_1" val="!408"/>
<literal name="trunc_ln73_1" val="!409"/>
<literal name="trunc_ln73_1" val="!410"/>
<literal name="trunc_ln73_1" val="!411"/>
<literal name="trunc_ln73_1" val="!412"/>
<literal name="trunc_ln73_1" val="!413"/>
<literal name="trunc_ln73_1" val="!414"/>
<literal name="trunc_ln73_1" val="!415"/>
<literal name="trunc_ln73_1" val="!416"/>
<literal name="trunc_ln73_1" val="!417"/>
<literal name="trunc_ln73_1" val="!418"/>
<literal name="trunc_ln73_1" val="!419"/>
<literal name="trunc_ln73_1" val="!420"/>
<literal name="trunc_ln73_1" val="!421"/>
<literal name="trunc_ln73_1" val="!422"/>
<literal name="trunc_ln73_1" val="!423"/>
<literal name="trunc_ln73_1" val="!424"/>
<literal name="trunc_ln73_1" val="!425"/>
<literal name="trunc_ln73_1" val="!426"/>
<literal name="trunc_ln73_1" val="!427"/>
<literal name="trunc_ln73_1" val="!428"/>
<literal name="trunc_ln73_1" val="!429"/>
<literal name="trunc_ln73_1" val="!430"/>
<literal name="trunc_ln73_1" val="!431"/>
<literal name="trunc_ln73_1" val="!432"/>
<literal name="trunc_ln73_1" val="!433"/>
<literal name="trunc_ln73_1" val="!434"/>
<literal name="trunc_ln73_1" val="!435"/>
<literal name="trunc_ln73_1" val="!436"/>
<literal name="trunc_ln73_1" val="!437"/>
<literal name="trunc_ln73_1" val="!438"/>
<literal name="trunc_ln73_1" val="!439"/>
<literal name="trunc_ln73_1" val="!440"/>
<literal name="trunc_ln73_1" val="!441"/>
<literal name="trunc_ln73_1" val="!442"/>
<literal name="trunc_ln73_1" val="!443"/>
<literal name="trunc_ln73_1" val="!444"/>
<literal name="trunc_ln73_1" val="!445"/>
<literal name="trunc_ln73_1" val="!446"/>
<literal name="trunc_ln73_1" val="!447"/>
<literal name="trunc_ln73_1" val="!448"/>
<literal name="trunc_ln73_1" val="!449"/>
<literal name="trunc_ln73_1" val="!450"/>
<literal name="trunc_ln73_1" val="!451"/>
<literal name="trunc_ln73_1" val="!452"/>
<literal name="trunc_ln73_1" val="!453"/>
<literal name="trunc_ln73_1" val="!454"/>
<literal name="trunc_ln73_1" val="!455"/>
<literal name="trunc_ln73_1" val="!456"/>
<literal name="trunc_ln73_1" val="!457"/>
<literal name="trunc_ln73_1" val="!458"/>
<literal name="trunc_ln73_1" val="!459"/>
<literal name="trunc_ln73_1" val="!460"/>
<literal name="trunc_ln73_1" val="!461"/>
<literal name="trunc_ln73_1" val="!462"/>
<literal name="trunc_ln73_1" val="!463"/>
<literal name="trunc_ln73_1" val="!464"/>
<literal name="trunc_ln73_1" val="!465"/>
<literal name="trunc_ln73_1" val="!466"/>
<literal name="trunc_ln73_1" val="!467"/>
<literal name="trunc_ln73_1" val="!468"/>
<literal name="trunc_ln73_1" val="!469"/>
<literal name="trunc_ln73_1" val="!470"/>
<literal name="trunc_ln73_1" val="!471"/>
<literal name="trunc_ln73_1" val="!472"/>
<literal name="trunc_ln73_1" val="!473"/>
<literal name="trunc_ln73_1" val="!474"/>
<literal name="trunc_ln73_1" val="!475"/>
<literal name="trunc_ln73_1" val="!476"/>
<literal name="trunc_ln73_1" val="!477"/>
<literal name="trunc_ln73_1" val="!478"/>
<literal name="trunc_ln73_1" val="!479"/>
<literal name="trunc_ln73_1" val="!480"/>
<literal name="trunc_ln73_1" val="!481"/>
<literal name="trunc_ln73_1" val="!482"/>
<literal name="trunc_ln73_1" val="!483"/>
<literal name="trunc_ln73_1" val="!484"/>
<literal name="trunc_ln73_1" val="!485"/>
<literal name="trunc_ln73_1" val="!486"/>
<literal name="trunc_ln73_1" val="!487"/>
<literal name="trunc_ln73_1" val="!488"/>
<literal name="trunc_ln73_1" val="!489"/>
<literal name="trunc_ln73_1" val="!490"/>
<literal name="trunc_ln73_1" val="!491"/>
<literal name="trunc_ln73_1" val="!492"/>
<literal name="trunc_ln73_1" val="!493"/>
<literal name="trunc_ln73_1" val="!494"/>
<literal name="trunc_ln73_1" val="!495"/>
<literal name="trunc_ln73_1" val="!496"/>
<literal name="trunc_ln73_1" val="!497"/>
<literal name="trunc_ln73_1" val="!498"/>
<literal name="trunc_ln73_1" val="!499"/>
<literal name="trunc_ln73_1" val="!500"/>
<literal name="trunc_ln73_1" val="!501"/>
<literal name="trunc_ln73_1" val="!502"/>
<literal name="trunc_ln73_1" val="!503"/>
<literal name="trunc_ln73_1" val="!504"/>
<literal name="trunc_ln73_1" val="!505"/>
<literal name="trunc_ln73_1" val="!506"/>
<literal name="trunc_ln73_1" val="!507"/>
<literal name="trunc_ln73_1" val="!508"/>
<literal name="trunc_ln73_1" val="!509"/>
<literal name="trunc_ln73_1" val="!510"/>
<literal name="trunc_ln73_1" val="!511"/>
<literal name="trunc_ln73_1" val="!512"/>
<literal name="trunc_ln73_1" val="!513"/>
<literal name="trunc_ln73_1" val="!514"/>
<literal name="trunc_ln73_1" val="!515"/>
<literal name="trunc_ln73_1" val="!516"/>
<literal name="trunc_ln73_1" val="!517"/>
<literal name="trunc_ln73_1" val="!518"/>
<literal name="trunc_ln73_1" val="!519"/>
<literal name="trunc_ln73_1" val="!520"/>
<literal name="trunc_ln73_1" val="!521"/>
<literal name="trunc_ln73_1" val="!522"/>
<literal name="trunc_ln73_1" val="!523"/>
<literal name="trunc_ln73_1" val="!524"/>
<literal name="trunc_ln73_1" val="!525"/>
<literal name="trunc_ln73_1" val="!526"/>
<literal name="trunc_ln73_1" val="!527"/>
<literal name="trunc_ln73_1" val="!528"/>
<literal name="trunc_ln73_1" val="!529"/>
<literal name="trunc_ln73_1" val="!530"/>
<literal name="trunc_ln73_1" val="!531"/>
<literal name="trunc_ln73_1" val="!532"/>
<literal name="trunc_ln73_1" val="!533"/>
<literal name="trunc_ln73_1" val="!534"/>
<literal name="trunc_ln73_1" val="!535"/>
<literal name="trunc_ln73_1" val="!536"/>
<literal name="trunc_ln73_1" val="!537"/>
<literal name="trunc_ln73_1" val="!538"/>
<literal name="trunc_ln73_1" val="!539"/>
<literal name="trunc_ln73_1" val="!540"/>
<literal name="trunc_ln73_1" val="!541"/>
<literal name="trunc_ln73_1" val="!542"/>
<literal name="trunc_ln73_1" val="!543"/>
<literal name="trunc_ln73_1" val="!544"/>
<literal name="trunc_ln73_1" val="!545"/>
<literal name="trunc_ln73_1" val="!546"/>
<literal name="trunc_ln73_1" val="!547"/>
<literal name="trunc_ln73_1" val="!548"/>
<literal name="trunc_ln73_1" val="!549"/>
<literal name="trunc_ln73_1" val="!550"/>
<literal name="trunc_ln73_1" val="!551"/>
<literal name="trunc_ln73_1" val="!552"/>
<literal name="trunc_ln73_1" val="!553"/>
<literal name="trunc_ln73_1" val="!554"/>
<literal name="trunc_ln73_1" val="!555"/>
<literal name="trunc_ln73_1" val="!556"/>
<literal name="trunc_ln73_1" val="!557"/>
<literal name="trunc_ln73_1" val="!558"/>
<literal name="trunc_ln73_1" val="!559"/>
<literal name="trunc_ln73_1" val="!560"/>
<literal name="trunc_ln73_1" val="!561"/>
<literal name="trunc_ln73_1" val="!562"/>
<literal name="trunc_ln73_1" val="!563"/>
<literal name="trunc_ln73_1" val="!564"/>
<literal name="trunc_ln73_1" val="!565"/>
<literal name="trunc_ln73_1" val="!566"/>
<literal name="trunc_ln73_1" val="!567"/>
<literal name="trunc_ln73_1" val="!568"/>
<literal name="trunc_ln73_1" val="!569"/>
<literal name="trunc_ln73_1" val="!570"/>
<literal name="trunc_ln73_1" val="!571"/>
<literal name="trunc_ln73_1" val="!572"/>
<literal name="trunc_ln73_1" val="!573"/>
<literal name="trunc_ln73_1" val="!574"/>
<literal name="trunc_ln73_1" val="!575"/>
<literal name="trunc_ln73_1" val="!576"/>
<literal name="trunc_ln73_1" val="!577"/>
<literal name="trunc_ln73_1" val="!578"/>
<literal name="trunc_ln73_1" val="!579"/>
<literal name="trunc_ln73_1" val="!580"/>
<literal name="trunc_ln73_1" val="!581"/>
<literal name="trunc_ln73_1" val="!582"/>
<literal name="trunc_ln73_1" val="!583"/>
<literal name="trunc_ln73_1" val="!584"/>
<literal name="trunc_ln73_1" val="!585"/>
<literal name="trunc_ln73_1" val="!586"/>
<literal name="trunc_ln73_1" val="!587"/>
<literal name="trunc_ln73_1" val="!588"/>
<literal name="trunc_ln73_1" val="!589"/>
<literal name="trunc_ln73_1" val="!590"/>
<literal name="trunc_ln73_1" val="!591"/>
<literal name="trunc_ln73_1" val="!592"/>
<literal name="trunc_ln73_1" val="!593"/>
<literal name="trunc_ln73_1" val="!594"/>
<literal name="trunc_ln73_1" val="!595"/>
<literal name="trunc_ln73_1" val="!596"/>
<literal name="trunc_ln73_1" val="!597"/>
<literal name="trunc_ln73_1" val="!598"/>
<literal name="trunc_ln73_1" val="!599"/>
<literal name="trunc_ln73_1" val="!600"/>
<literal name="trunc_ln73_1" val="!601"/>
<literal name="trunc_ln73_1" val="!602"/>
<literal name="trunc_ln73_1" val="!603"/>
<literal name="trunc_ln73_1" val="!604"/>
<literal name="trunc_ln73_1" val="!605"/>
<literal name="trunc_ln73_1" val="!606"/>
<literal name="trunc_ln73_1" val="!607"/>
<literal name="trunc_ln73_1" val="!608"/>
<literal name="trunc_ln73_1" val="!609"/>
<literal name="trunc_ln73_1" val="!610"/>
<literal name="trunc_ln73_1" val="!611"/>
<literal name="trunc_ln73_1" val="!612"/>
<literal name="trunc_ln73_1" val="!613"/>
<literal name="trunc_ln73_1" val="!614"/>
<literal name="trunc_ln73_1" val="!615"/>
<literal name="trunc_ln73_1" val="!616"/>
<literal name="trunc_ln73_1" val="!617"/>
<literal name="trunc_ln73_1" val="!618"/>
<literal name="trunc_ln73_1" val="!619"/>
<literal name="trunc_ln73_1" val="!620"/>
<literal name="trunc_ln73_1" val="!621"/>
<literal name="trunc_ln73_1" val="!622"/>
<literal name="trunc_ln73_1" val="!623"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="0" op_0_bw="0">
<![CDATA[
branch6243176:0 %br_ln73 = br void %.split4677

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="482" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="13">
<![CDATA[
.split8:25 %Layer2_Weights_CPU_load_3 = load i13 %Layer2_Weights_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_3"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="13">
<![CDATA[
.split8:49 %Layer2_Weights_CPU_load_9 = load i13 %Layer2_Weights_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_9"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:62 %add_ln54_11 = add i13 %or_ln54_1, i13 12

]]></Node>
<StgValue><ssdm name="add_ln54_11"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="13">
<![CDATA[
.split8:63 %zext_ln54_16 = zext i13 %add_ln54_11

]]></Node>
<StgValue><ssdm name="zext_ln54_16"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:64 %Layer2_Weights_CPU_addr_13 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_13"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="13">
<![CDATA[
.split8:65 %Layer2_Weights_CPU_load_13 = load i13 %Layer2_Weights_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_13"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:66 %add_ln54_12 = add i13 %or_ln54_1, i13 13

]]></Node>
<StgValue><ssdm name="add_ln54_12"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="13">
<![CDATA[
.split8:67 %zext_ln54_17 = zext i13 %add_ln54_12

]]></Node>
<StgValue><ssdm name="zext_ln54_17"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:68 %Layer2_Weights_CPU_addr_14 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_14"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="13">
<![CDATA[
.split8:69 %Layer2_Weights_CPU_load_14 = load i13 %Layer2_Weights_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_14"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8:754 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:765 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:777 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:789 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:801 %gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_4_req"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:814 %gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_5_req"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split8:819 %or_ln63 = or i4 %shl_ln63_s, i4 1

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="7" op_0_bw="4">
<![CDATA[
.split8:821 %zext_ln63_8 = zext i4 %or_ln63

]]></Node>
<StgValue><ssdm name="zext_ln63_8"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8:822 %add_ln63_3 = add i7 %zext_ln63_8, i7 %select_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split8:823 %shl_ln63_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln63_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_1"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="9">
<![CDATA[
.split8:824 %zext_ln63_9 = zext i9 %shl_ln63_1

]]></Node>
<StgValue><ssdm name="zext_ln63_9"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:825 %add_ln63_4 = add i64 %zext_ln63_9, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:826 %trunc_ln63_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_1"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="62">
<![CDATA[
.split8:827 %sext_ln63_1 = sext i62 %trunc_ln63_1

]]></Node>
<StgValue><ssdm name="sext_ln63_1"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:828 %gmem0_addr_6 = getelementptr i32 %gmem0, i64 %sext_ln63_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_6"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4677:1 %add_ln55_1 = add i6 %indvar_flatten, i6 1

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="508" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="13">
<![CDATA[
.split8:65 %Layer2_Weights_CPU_load_13 = load i13 %Layer2_Weights_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_13"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="13">
<![CDATA[
.split8:69 %Layer2_Weights_CPU_load_14 = load i13 %Layer2_Weights_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_14"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:134 %add_ln54_29 = add i13 %or_ln54_1, i13 30

]]></Node>
<StgValue><ssdm name="add_ln54_29"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="13">
<![CDATA[
.split8:135 %zext_ln54_34 = zext i13 %add_ln54_29

]]></Node>
<StgValue><ssdm name="zext_ln54_34"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:136 %Layer2_Weights_CPU_addr_31 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_31"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="13">
<![CDATA[
.split8:137 %Layer2_Weights_CPU_load_31 = load i13 %Layer2_Weights_CPU_addr_31

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_31"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:138 %add_ln54_30 = add i13 %or_ln54_1, i13 31

]]></Node>
<StgValue><ssdm name="add_ln54_30"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="13">
<![CDATA[
.split8:139 %zext_ln54_35 = zext i13 %add_ln54_30

]]></Node>
<StgValue><ssdm name="zext_ln54_35"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:140 %Layer2_Weights_CPU_addr_32 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_32"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="13">
<![CDATA[
.split8:141 %Layer2_Weights_CPU_load_32 = load i13 %Layer2_Weights_CPU_addr_32

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_32"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8:754 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:765 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:777 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:789 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:801 %gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_4_req"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:814 %gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_5_req"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:829 %gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_6_req"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="9" op_0_bw="4">
<![CDATA[
.split8:835 %zext_ln64_15 = zext i4 %or_ln63

]]></Node>
<StgValue><ssdm name="zext_ln64_15"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:836 %add_ln64_5 = add i9 %select_ln55_2, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln64_5"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:837 %shl_ln64_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_1"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="11">
<![CDATA[
.split8:838 %zext_ln64_16 = zext i11 %shl_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln64_16"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:839 %add_ln64_6 = add i64 %zext_ln64_16, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_6"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:840 %trunc_ln64_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="62">
<![CDATA[
.split8:841 %sext_ln64_1 = sext i62 %trunc_ln64_1

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:842 %gmem0_addr_7 = getelementptr i32 %gmem0, i64 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="533" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="13">
<![CDATA[
.split8:137 %Layer2_Weights_CPU_load_31 = load i13 %Layer2_Weights_CPU_addr_31

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_31"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="13">
<![CDATA[
.split8:141 %Layer2_Weights_CPU_load_32 = load i13 %Layer2_Weights_CPU_addr_32

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_32"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:158 %add_ln54_35 = add i13 %or_ln54_1, i13 36

]]></Node>
<StgValue><ssdm name="add_ln54_35"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="13">
<![CDATA[
.split8:159 %zext_ln54_40 = zext i13 %add_ln54_35

]]></Node>
<StgValue><ssdm name="zext_ln54_40"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:160 %Layer2_Weights_CPU_addr_37 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_37"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="13">
<![CDATA[
.split8:161 %Layer2_Weights_CPU_load_37 = load i13 %Layer2_Weights_CPU_addr_37

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_37"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:162 %add_ln54_36 = add i13 %or_ln54_1, i13 37

]]></Node>
<StgValue><ssdm name="add_ln54_36"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="13">
<![CDATA[
.split8:163 %zext_ln54_41 = zext i13 %add_ln54_36

]]></Node>
<StgValue><ssdm name="zext_ln54_41"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:164 %Layer2_Weights_CPU_addr_38 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_38"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="13">
<![CDATA[
.split8:165 %Layer2_Weights_CPU_load_38 = load i13 %Layer2_Weights_CPU_addr_38

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_38"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split8:755 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:765 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:777 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:789 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:801 %gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_4_req"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:814 %gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_5_req"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:829 %gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_6_req"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:843 %gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_7_req"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:848 %add_ln65_4 = add i9 %select_ln55_3, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln65_4"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:849 %shl_ln65_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_1"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="11">
<![CDATA[
.split8:850 %zext_ln65_1 = zext i11 %shl_ln65_1

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:851 %add_ln65_5 = add i64 %zext_ln65_1, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_5"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:852 %trunc_ln65_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_1"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="62">
<![CDATA[
.split8:853 %sext_ln65_1 = sext i62 %trunc_ln65_1

]]></Node>
<StgValue><ssdm name="sext_ln65_1"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:854 %gmem0_addr_8 = getelementptr i32 %gmem0, i64 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="558" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:26 %add_ln54_2 = add i13 %or_ln54_1, i13 3

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="13">
<![CDATA[
.split8:27 %zext_ln54_7 = zext i13 %add_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:28 %Layer2_Weights_CPU_addr_4 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_4"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="13">
<![CDATA[
.split8:29 %Layer2_Weights_CPU_load_4 = load i13 %Layer2_Weights_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_4"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:50 %add_ln54_8 = add i13 %or_ln54_1, i13 9

]]></Node>
<StgValue><ssdm name="add_ln54_8"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="13">
<![CDATA[
.split8:51 %zext_ln54_13 = zext i13 %add_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:52 %Layer2_Weights_CPU_addr_10 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_10"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="13">
<![CDATA[
.split8:53 %Layer2_Weights_CPU_load_10 = load i13 %Layer2_Weights_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_10"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="13">
<![CDATA[
.split8:161 %Layer2_Weights_CPU_load_37 = load i13 %Layer2_Weights_CPU_addr_37

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_37"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="13">
<![CDATA[
.split8:165 %Layer2_Weights_CPU_load_38 = load i13 %Layer2_Weights_CPU_addr_38

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_38"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32">
<![CDATA[
.split8:756 %bitcast_ln63 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:757 %mul2 = fmul i32 %Layer2_Weights_CPU_load_1, i32 %bitcast_ln63

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:766 %gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_read"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:777 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:789 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:801 %gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_4_req"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:814 %gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_5_req"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:829 %gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_6_req"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="4">
<![CDATA[
.split8:834 %zext_ln64_14 = zext i4 %or_ln63

]]></Node>
<StgValue><ssdm name="zext_ln64_14"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:843 %gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_7_req"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:855 %gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_8_req"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:860 %add_ln66_5 = add i10 %select_ln55_4, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln66_5"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:861 %shl_ln66_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_1"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="12">
<![CDATA[
.split8:862 %zext_ln66_1 = zext i12 %shl_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:863 %add_ln66_6 = add i64 %zext_ln66_1, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_6"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:864 %trunc_ln66_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="62">
<![CDATA[
.split8:865 %sext_ln66_1 = sext i62 %trunc_ln66_1

]]></Node>
<StgValue><ssdm name="sext_ln66_1"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:866 %gmem0_addr_9 = getelementptr i32 %gmem0, i64 %sext_ln66_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="586" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="13">
<![CDATA[
.split8:29 %Layer2_Weights_CPU_load_4 = load i13 %Layer2_Weights_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_4"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="13">
<![CDATA[
.split8:53 %Layer2_Weights_CPU_load_10 = load i13 %Layer2_Weights_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_10"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:70 %add_ln54_13 = add i13 %or_ln54_1, i13 14

]]></Node>
<StgValue><ssdm name="add_ln54_13"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="13">
<![CDATA[
.split8:71 %zext_ln54_18 = zext i13 %add_ln54_13

]]></Node>
<StgValue><ssdm name="zext_ln54_18"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:72 %Layer2_Weights_CPU_addr_15 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_15"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="13">
<![CDATA[
.split8:73 %Layer2_Weights_CPU_load_15 = load i13 %Layer2_Weights_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_15"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:86 %add_ln54_17 = add i13 %or_ln54_1, i13 18

]]></Node>
<StgValue><ssdm name="add_ln54_17"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="13">
<![CDATA[
.split8:87 %zext_ln54_22 = zext i13 %add_ln54_17

]]></Node>
<StgValue><ssdm name="zext_ln54_22"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:88 %Layer2_Weights_CPU_addr_19 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_22

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_19"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="13">
<![CDATA[
.split8:89 %Layer2_Weights_CPU_load_19 = load i13 %Layer2_Weights_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_19"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:757 %mul2 = fmul i32 %Layer2_Weights_CPU_load_1, i32 %bitcast_ln63

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32">
<![CDATA[
.split8:767 %bitcast_ln64 = bitcast i32 %gmem0_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:768 %mul3 = fmul i32 %Layer2_Weights_CPU_load_2, i32 %bitcast_ln64

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:778 %gmem0_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_read"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:789 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:801 %gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_4_req"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:814 %gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_5_req"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:829 %gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_6_req"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:843 %gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_7_req"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:855 %gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_8_req"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:867 %gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_9_req"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:872 %add_ln67_5 = add i10 %select_ln55_5, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln67_5"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:873 %shl_ln67_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_1"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="12">
<![CDATA[
.split8:874 %zext_ln67_1 = zext i12 %shl_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:875 %add_ln67_6 = add i64 %zext_ln67_1, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_6"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:876 %trunc_ln67_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_1"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="62">
<![CDATA[
.split8:877 %sext_ln67_1 = sext i62 %trunc_ln67_1

]]></Node>
<StgValue><ssdm name="sext_ln67_1"/></StgValue>
</operation>

<operation id="613" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:878 %gmem0_addr_10 = getelementptr i32 %gmem0, i64 %sext_ln67_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="614" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="13">
<![CDATA[
.split8:73 %Layer2_Weights_CPU_load_15 = load i13 %Layer2_Weights_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_15"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="13">
<![CDATA[
.split8:89 %Layer2_Weights_CPU_load_19 = load i13 %Layer2_Weights_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_19"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:90 %add_ln54_18 = add i13 %or_ln54_1, i13 19

]]></Node>
<StgValue><ssdm name="add_ln54_18"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="13">
<![CDATA[
.split8:91 %zext_ln54_23 = zext i13 %add_ln54_18

]]></Node>
<StgValue><ssdm name="zext_ln54_23"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:92 %Layer2_Weights_CPU_addr_20 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_20"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="13">
<![CDATA[
.split8:93 %Layer2_Weights_CPU_load_20 = load i13 %Layer2_Weights_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_20"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:142 %add_ln54_31 = add i13 %or_ln54_1, i13 32

]]></Node>
<StgValue><ssdm name="add_ln54_31"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="13">
<![CDATA[
.split8:143 %zext_ln54_36 = zext i13 %add_ln54_31

]]></Node>
<StgValue><ssdm name="zext_ln54_36"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:144 %Layer2_Weights_CPU_addr_33 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_33"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="13">
<![CDATA[
.split8:145 %Layer2_Weights_CPU_load_33 = load i13 %Layer2_Weights_CPU_addr_33

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_33"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:768 %mul3 = fmul i32 %Layer2_Weights_CPU_load_2, i32 %bitcast_ln64

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32">
<![CDATA[
.split8:779 %bitcast_ln65 = bitcast i32 %gmem0_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:780 %mul4 = fmul i32 %Layer2_Weights_CPU_load_3, i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:790 %gmem0_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_read"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:801 %gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_4_req"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:814 %gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_5_req"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:829 %gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_6_req"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:843 %gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_7_req"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:855 %gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_8_req"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:867 %gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_9_req"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:879 %gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_10_req"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:884 %add_ln68_5 = add i9 %select_ln55_6, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln68_5"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:885 %tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_5, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="11">
<![CDATA[
.split8:886 %sext_ln68_26 = sext i11 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln68_26"/></StgValue>
</operation>

<operation id="638" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="12">
<![CDATA[
.split8:887 %zext_ln68_1 = zext i12 %sext_ln68_26

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:888 %add_ln68_6 = add i64 %zext_ln68_1, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_6"/></StgValue>
</operation>

<operation id="640" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:889 %trunc_ln68_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_1"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="62">
<![CDATA[
.split8:890 %sext_ln68_1 = sext i62 %trunc_ln68_1

]]></Node>
<StgValue><ssdm name="sext_ln68_1"/></StgValue>
</operation>

<operation id="642" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:891 %gmem0_addr_11 = getelementptr i32 %gmem0, i64 %sext_ln68_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="643" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="13">
<![CDATA[
.split8:93 %Layer2_Weights_CPU_load_20 = load i13 %Layer2_Weights_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_20"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="13">
<![CDATA[
.split8:145 %Layer2_Weights_CPU_load_33 = load i13 %Layer2_Weights_CPU_addr_33

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_33"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:166 %add_ln54_37 = add i13 %or_ln54_1, i13 38

]]></Node>
<StgValue><ssdm name="add_ln54_37"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="13">
<![CDATA[
.split8:167 %zext_ln54_42 = zext i13 %add_ln54_37

]]></Node>
<StgValue><ssdm name="zext_ln54_42"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:168 %Layer2_Weights_CPU_addr_39 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_39"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="13">
<![CDATA[
.split8:169 %Layer2_Weights_CPU_load_39 = load i13 %Layer2_Weights_CPU_addr_39

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_39"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:182 %add_ln54_41 = add i13 %or_ln54_1, i13 42

]]></Node>
<StgValue><ssdm name="add_ln54_41"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="13">
<![CDATA[
.split8:183 %zext_ln54_46 = zext i13 %add_ln54_41

]]></Node>
<StgValue><ssdm name="zext_ln54_46"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:184 %Layer2_Weights_CPU_addr_43 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_43"/></StgValue>
</operation>

<operation id="652" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="13">
<![CDATA[
.split8:185 %Layer2_Weights_CPU_load_43 = load i13 %Layer2_Weights_CPU_addr_43

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_43"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:769 %add7 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:780 %mul4 = fmul i32 %Layer2_Weights_CPU_load_3, i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="655" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32">
<![CDATA[
.split8:791 %bitcast_ln66 = bitcast i32 %gmem0_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66"/></StgValue>
</operation>

<operation id="656" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:792 %mul5 = fmul i32 %Layer2_Weights_CPU_load_4, i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="657" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:802 %gmem0_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_4_read"/></StgValue>
</operation>

<operation id="658" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:814 %gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_5_req"/></StgValue>
</operation>

<operation id="659" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:829 %gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_6_req"/></StgValue>
</operation>

<operation id="660" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:843 %gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_7_req"/></StgValue>
</operation>

<operation id="661" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:855 %gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_8_req"/></StgValue>
</operation>

<operation id="662" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:867 %gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_9_req"/></StgValue>
</operation>

<operation id="663" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:879 %gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_10_req"/></StgValue>
</operation>

<operation id="664" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:892 %gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_11_req"/></StgValue>
</operation>

<operation id="665" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split8:897 %add_ln63_6 = add i4 %shl_ln63_s, i4 2

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="666" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="7" op_0_bw="4">
<![CDATA[
.split8:899 %zext_ln63_11 = zext i4 %add_ln63_6

]]></Node>
<StgValue><ssdm name="zext_ln63_11"/></StgValue>
</operation>

<operation id="667" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8:900 %add_ln63_7 = add i7 %zext_ln63_11, i7 %select_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln63_7"/></StgValue>
</operation>

<operation id="668" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split8:901 %shl_ln63_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln63_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_2"/></StgValue>
</operation>

<operation id="669" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="9">
<![CDATA[
.split8:902 %zext_ln63_12 = zext i9 %shl_ln63_2

]]></Node>
<StgValue><ssdm name="zext_ln63_12"/></StgValue>
</operation>

<operation id="670" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:903 %add_ln63_8 = add i64 %zext_ln63_12, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_8"/></StgValue>
</operation>

<operation id="671" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:904 %trunc_ln63_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_2"/></StgValue>
</operation>

<operation id="672" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="62">
<![CDATA[
.split8:905 %sext_ln63_2 = sext i62 %trunc_ln63_2

]]></Node>
<StgValue><ssdm name="sext_ln63_2"/></StgValue>
</operation>

<operation id="673" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:906 %gmem0_addr_12 = getelementptr i32 %gmem0, i64 %sext_ln63_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_12"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="674" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="13">
<![CDATA[
.split8:169 %Layer2_Weights_CPU_load_39 = load i13 %Layer2_Weights_CPU_addr_39

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_39"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="13">
<![CDATA[
.split8:185 %Layer2_Weights_CPU_load_43 = load i13 %Layer2_Weights_CPU_addr_43

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_43"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:186 %add_ln54_42 = add i13 %or_ln54_1, i13 43

]]></Node>
<StgValue><ssdm name="add_ln54_42"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="13">
<![CDATA[
.split8:187 %zext_ln54_47 = zext i13 %add_ln54_42

]]></Node>
<StgValue><ssdm name="zext_ln54_47"/></StgValue>
</operation>

<operation id="678" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:188 %Layer2_Weights_CPU_addr_44 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_44"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="13">
<![CDATA[
.split8:189 %Layer2_Weights_CPU_load_44 = load i13 %Layer2_Weights_CPU_addr_44

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_44"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:254 %add_ln54_59 = add i13 %or_ln54_1, i13 60

]]></Node>
<StgValue><ssdm name="add_ln54_59"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="13">
<![CDATA[
.split8:255 %zext_ln54_64 = zext i13 %add_ln54_59

]]></Node>
<StgValue><ssdm name="zext_ln54_64"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:256 %Layer2_Weights_CPU_addr_61 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_61"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="13">
<![CDATA[
.split8:257 %Layer2_Weights_CPU_load_61 = load i13 %Layer2_Weights_CPU_addr_61

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_61"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="7">
<![CDATA[
.split8:747 %zext_ln63_5 = zext i7 %add_ln63

]]></Node>
<StgValue><ssdm name="zext_ln63_5"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:769 %add7 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:792 %mul5 = fmul i32 %Layer2_Weights_CPU_load_4, i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:815 %gmem0_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_read"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:829 %gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_6_req"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:843 %gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_7_req"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:855 %gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_8_req"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:867 %gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_9_req"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:879 %gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_10_req"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:892 %gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_11_req"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:907 %gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_12_req"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:912 %add_ln64_9 = add i9 %zext_ln63_5, i9 171

]]></Node>
<StgValue><ssdm name="add_ln64_9"/></StgValue>
</operation>

<operation id="696" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:913 %shl_ln64_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_9, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_2"/></StgValue>
</operation>

<operation id="697" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="11">
<![CDATA[
.split8:914 %zext_ln64_18 = zext i11 %shl_ln64_2

]]></Node>
<StgValue><ssdm name="zext_ln64_18"/></StgValue>
</operation>

<operation id="698" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:915 %add_ln64_10 = add i64 %zext_ln64_18, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_10"/></StgValue>
</operation>

<operation id="699" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:916 %trunc_ln64_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_10, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_2"/></StgValue>
</operation>

<operation id="700" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="62">
<![CDATA[
.split8:917 %sext_ln64_2 = sext i62 %trunc_ln64_2

]]></Node>
<StgValue><ssdm name="sext_ln64_2"/></StgValue>
</operation>

<operation id="701" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:918 %gmem0_addr_13 = getelementptr i32 %gmem0, i64 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_13"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="702" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="13">
<![CDATA[
.split8:189 %Layer2_Weights_CPU_load_44 = load i13 %Layer2_Weights_CPU_addr_44

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_44"/></StgValue>
</operation>

<operation id="703" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="13">
<![CDATA[
.split8:257 %Layer2_Weights_CPU_load_61 = load i13 %Layer2_Weights_CPU_addr_61

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_61"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:258 %add_ln54_60 = add i13 %or_ln54_1, i13 61

]]></Node>
<StgValue><ssdm name="add_ln54_60"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="13">
<![CDATA[
.split8:259 %zext_ln54_65 = zext i13 %add_ln54_60

]]></Node>
<StgValue><ssdm name="zext_ln54_65"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:260 %Layer2_Weights_CPU_addr_62 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_62"/></StgValue>
</operation>

<operation id="707" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="13">
<![CDATA[
.split8:261 %Layer2_Weights_CPU_load_62 = load i13 %Layer2_Weights_CPU_addr_62

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_62"/></StgValue>
</operation>

<operation id="708" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:278 %add_ln54_65 = add i13 %or_ln54_1, i13 66

]]></Node>
<StgValue><ssdm name="add_ln54_65"/></StgValue>
</operation>

<operation id="709" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="13">
<![CDATA[
.split8:279 %zext_ln54_70 = zext i13 %add_ln54_65

]]></Node>
<StgValue><ssdm name="zext_ln54_70"/></StgValue>
</operation>

<operation id="710" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:280 %Layer2_Weights_CPU_addr_67 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_67"/></StgValue>
</operation>

<operation id="711" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="13">
<![CDATA[
.split8:281 %Layer2_Weights_CPU_load_67 = load i13 %Layer2_Weights_CPU_addr_67

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_67"/></StgValue>
</operation>

<operation id="712" st_id="17" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:769 %add7 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="713" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:830 %gmem0_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_6_read"/></StgValue>
</operation>

<operation id="714" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:843 %gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_7_req"/></StgValue>
</operation>

<operation id="715" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:855 %gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_8_req"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:867 %gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_9_req"/></StgValue>
</operation>

<operation id="717" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:879 %gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_10_req"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:892 %gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_11_req"/></StgValue>
</operation>

<operation id="719" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:907 %gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_12_req"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:919 %gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_13_req"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:924 %add_ln65_7 = add i9 %zext_ln63_5, i9 340

]]></Node>
<StgValue><ssdm name="add_ln65_7"/></StgValue>
</operation>

<operation id="722" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:925 %shl_ln65_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_2"/></StgValue>
</operation>

<operation id="723" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="11">
<![CDATA[
.split8:926 %zext_ln65_2 = zext i11 %shl_ln65_2

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="724" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:927 %add_ln65_8 = add i64 %zext_ln65_2, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_8"/></StgValue>
</operation>

<operation id="725" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:928 %trunc_ln65_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_2"/></StgValue>
</operation>

<operation id="726" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="62">
<![CDATA[
.split8:929 %sext_ln65_2 = sext i62 %trunc_ln65_2

]]></Node>
<StgValue><ssdm name="sext_ln65_2"/></StgValue>
</operation>

<operation id="727" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:930 %gmem0_addr_14 = getelementptr i32 %gmem0, i64 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="728" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:30 %add_ln54_3 = add i13 %or_ln54_1, i13 4

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="729" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="13">
<![CDATA[
.split8:31 %zext_ln54_8 = zext i13 %add_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="730" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:32 %Layer2_Weights_CPU_addr_5 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_5"/></StgValue>
</operation>

<operation id="731" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="13">
<![CDATA[
.split8:33 %Layer2_Weights_CPU_load_5 = load i13 %Layer2_Weights_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_5"/></StgValue>
</operation>

<operation id="732" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="13">
<![CDATA[
.split8:261 %Layer2_Weights_CPU_load_62 = load i13 %Layer2_Weights_CPU_addr_62

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_62"/></StgValue>
</operation>

<operation id="733" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="13">
<![CDATA[
.split8:281 %Layer2_Weights_CPU_load_67 = load i13 %Layer2_Weights_CPU_addr_67

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_67"/></StgValue>
</operation>

<operation id="734" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:282 %add_ln54_66 = add i13 %or_ln54_1, i13 67

]]></Node>
<StgValue><ssdm name="add_ln54_66"/></StgValue>
</operation>

<operation id="735" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="13">
<![CDATA[
.split8:283 %zext_ln54_71 = zext i13 %add_ln54_66

]]></Node>
<StgValue><ssdm name="zext_ln54_71"/></StgValue>
</operation>

<operation id="736" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:284 %Layer2_Weights_CPU_addr_68 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_68"/></StgValue>
</operation>

<operation id="737" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="13">
<![CDATA[
.split8:285 %Layer2_Weights_CPU_load_68 = load i13 %Layer2_Weights_CPU_addr_68

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_68"/></StgValue>
</operation>

<operation id="738" st_id="18" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:781 %add8 = fadd i32 %add7, i32 %mul4

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="739" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32">
<![CDATA[
.split8:831 %bitcast_ln63_1 = bitcast i32 %gmem0_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_1"/></StgValue>
</operation>

<operation id="740" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:832 %mul2_0_1 = fmul i32 %Layer2_Weights_CPU_load_7, i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="mul2_0_1"/></StgValue>
</operation>

<operation id="741" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:844 %gmem0_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_read"/></StgValue>
</operation>

<operation id="742" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:855 %gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_8_req"/></StgValue>
</operation>

<operation id="743" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:867 %gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_9_req"/></StgValue>
</operation>

<operation id="744" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:879 %gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_10_req"/></StgValue>
</operation>

<operation id="745" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:892 %gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_11_req"/></StgValue>
</operation>

<operation id="746" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:907 %gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_12_req"/></StgValue>
</operation>

<operation id="747" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="10" op_0_bw="7">
<![CDATA[
.split8:911 %zext_ln64_17 = zext i7 %add_ln63

]]></Node>
<StgValue><ssdm name="zext_ln64_17"/></StgValue>
</operation>

<operation id="748" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:919 %gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_13_req"/></StgValue>
</operation>

<operation id="749" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:931 %gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_14_req"/></StgValue>
</operation>

<operation id="750" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:936 %add_ln66_8 = add i10 %zext_ln64_17, i10 509

]]></Node>
<StgValue><ssdm name="add_ln66_8"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:937 %shl_ln66_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_2"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="12">
<![CDATA[
.split8:938 %zext_ln66_2 = zext i12 %shl_ln66_2

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:939 %add_ln66_9 = add i64 %zext_ln66_2, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_9"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:940 %trunc_ln66_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_2"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="62">
<![CDATA[
.split8:941 %sext_ln66_2 = sext i62 %trunc_ln66_2

]]></Node>
<StgValue><ssdm name="sext_ln66_2"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:942 %gmem0_addr_15 = getelementptr i32 %gmem0, i64 %sext_ln66_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="757" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="13">
<![CDATA[
.split8:33 %Layer2_Weights_CPU_load_5 = load i13 %Layer2_Weights_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_5"/></StgValue>
</operation>

<operation id="758" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:54 %add_ln54_9 = add i13 %or_ln54_1, i13 10

]]></Node>
<StgValue><ssdm name="add_ln54_9"/></StgValue>
</operation>

<operation id="759" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="13">
<![CDATA[
.split8:55 %zext_ln54_14 = zext i13 %add_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="760" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:56 %Layer2_Weights_CPU_addr_11 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_11"/></StgValue>
</operation>

<operation id="761" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="13">
<![CDATA[
.split8:57 %Layer2_Weights_CPU_load_11 = load i13 %Layer2_Weights_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_11"/></StgValue>
</operation>

<operation id="762" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:74 %add_ln54_14 = add i13 %or_ln54_1, i13 15

]]></Node>
<StgValue><ssdm name="add_ln54_14"/></StgValue>
</operation>

<operation id="763" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="13">
<![CDATA[
.split8:75 %zext_ln54_19 = zext i13 %add_ln54_14

]]></Node>
<StgValue><ssdm name="zext_ln54_19"/></StgValue>
</operation>

<operation id="764" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:76 %Layer2_Weights_CPU_addr_16 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_16"/></StgValue>
</operation>

<operation id="765" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="13">
<![CDATA[
.split8:77 %Layer2_Weights_CPU_load_16 = load i13 %Layer2_Weights_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_16"/></StgValue>
</operation>

<operation id="766" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="13">
<![CDATA[
.split8:285 %Layer2_Weights_CPU_load_68 = load i13 %Layer2_Weights_CPU_addr_68

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_68"/></StgValue>
</operation>

<operation id="767" st_id="19" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:781 %add8 = fadd i32 %add7, i32 %mul4

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="768" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:832 %mul2_0_1 = fmul i32 %Layer2_Weights_CPU_load_7, i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="mul2_0_1"/></StgValue>
</operation>

<operation id="769" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32">
<![CDATA[
.split8:845 %bitcast_ln64_1 = bitcast i32 %gmem0_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_1"/></StgValue>
</operation>

<operation id="770" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:846 %mul3_0_1 = fmul i32 %Layer2_Weights_CPU_load_8, i32 %bitcast_ln64_1

]]></Node>
<StgValue><ssdm name="mul3_0_1"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:856 %gmem0_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_8

]]></Node>
<StgValue><ssdm name="gmem0_addr_8_read"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:867 %gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_9_req"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:879 %gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_10_req"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:892 %gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_11_req"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:907 %gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_12_req"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:919 %gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_13_req"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:931 %gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_14_req"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:943 %gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_15_req"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:948 %add_ln67_8 = add i10 %zext_ln64_17, i10 678

]]></Node>
<StgValue><ssdm name="add_ln67_8"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:949 %shl_ln67_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_2"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="12">
<![CDATA[
.split8:950 %zext_ln67_2 = zext i12 %shl_ln67_2

]]></Node>
<StgValue><ssdm name="zext_ln67_2"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:951 %add_ln67_9 = add i64 %zext_ln67_2, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_9"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:952 %trunc_ln67_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_2"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="62">
<![CDATA[
.split8:953 %sext_ln67_2 = sext i62 %trunc_ln67_2

]]></Node>
<StgValue><ssdm name="sext_ln67_2"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:954 %gmem0_addr_16 = getelementptr i32 %gmem0, i64 %sext_ln67_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_16"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="786" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="13">
<![CDATA[
.split8:57 %Layer2_Weights_CPU_load_11 = load i13 %Layer2_Weights_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_11"/></StgValue>
</operation>

<operation id="787" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="13">
<![CDATA[
.split8:77 %Layer2_Weights_CPU_load_16 = load i13 %Layer2_Weights_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_16"/></StgValue>
</operation>

<operation id="788" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:94 %add_ln54_19 = add i13 %or_ln54_1, i13 20

]]></Node>
<StgValue><ssdm name="add_ln54_19"/></StgValue>
</operation>

<operation id="789" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="13">
<![CDATA[
.split8:95 %zext_ln54_24 = zext i13 %add_ln54_19

]]></Node>
<StgValue><ssdm name="zext_ln54_24"/></StgValue>
</operation>

<operation id="790" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:96 %Layer2_Weights_CPU_addr_21 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_21"/></StgValue>
</operation>

<operation id="791" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="13">
<![CDATA[
.split8:97 %Layer2_Weights_CPU_load_21 = load i13 %Layer2_Weights_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_21"/></StgValue>
</operation>

<operation id="792" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:110 %add_ln54_23 = add i13 %or_ln54_1, i13 24

]]></Node>
<StgValue><ssdm name="add_ln54_23"/></StgValue>
</operation>

<operation id="793" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="13">
<![CDATA[
.split8:111 %zext_ln54_28 = zext i13 %add_ln54_23

]]></Node>
<StgValue><ssdm name="zext_ln54_28"/></StgValue>
</operation>

<operation id="794" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:112 %Layer2_Weights_CPU_addr_25 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_25"/></StgValue>
</operation>

<operation id="795" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="13">
<![CDATA[
.split8:113 %Layer2_Weights_CPU_load_25 = load i13 %Layer2_Weights_CPU_addr_25

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_25"/></StgValue>
</operation>

<operation id="796" st_id="20" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:781 %add8 = fadd i32 %add7, i32 %mul4

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="797" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:846 %mul3_0_1 = fmul i32 %Layer2_Weights_CPU_load_8, i32 %bitcast_ln64_1

]]></Node>
<StgValue><ssdm name="mul3_0_1"/></StgValue>
</operation>

<operation id="798" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32">
<![CDATA[
.split8:857 %bitcast_ln65_1 = bitcast i32 %gmem0_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_1"/></StgValue>
</operation>

<operation id="799" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:858 %mul4_0_1 = fmul i32 %Layer2_Weights_CPU_load_9, i32 %bitcast_ln65_1

]]></Node>
<StgValue><ssdm name="mul4_0_1"/></StgValue>
</operation>

<operation id="800" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:868 %gmem0_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_9

]]></Node>
<StgValue><ssdm name="gmem0_addr_9_read"/></StgValue>
</operation>

<operation id="801" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:879 %gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_10_req"/></StgValue>
</operation>

<operation id="802" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:892 %gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_11_req"/></StgValue>
</operation>

<operation id="803" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:907 %gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_12_req"/></StgValue>
</operation>

<operation id="804" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:919 %gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_13_req"/></StgValue>
</operation>

<operation id="805" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:931 %gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_14_req"/></StgValue>
</operation>

<operation id="806" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:943 %gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_15_req"/></StgValue>
</operation>

<operation id="807" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:955 %gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_16_req"/></StgValue>
</operation>

<operation id="808" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:960 %add_ln68_8 = add i9 %zext_ln63_5, i9 335

]]></Node>
<StgValue><ssdm name="add_ln68_8"/></StgValue>
</operation>

<operation id="809" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:961 %tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_8, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="810" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="12" op_0_bw="11">
<![CDATA[
.split8:962 %sext_ln68_27 = sext i11 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln68_27"/></StgValue>
</operation>

<operation id="811" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="12">
<![CDATA[
.split8:963 %zext_ln68_2 = zext i12 %sext_ln68_27

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="812" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:964 %add_ln68_9 = add i64 %zext_ln68_2, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_9"/></StgValue>
</operation>

<operation id="813" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:965 %trunc_ln68_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_2"/></StgValue>
</operation>

<operation id="814" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="62">
<![CDATA[
.split8:966 %sext_ln68_2 = sext i62 %trunc_ln68_2

]]></Node>
<StgValue><ssdm name="sext_ln68_2"/></StgValue>
</operation>

<operation id="815" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:967 %gmem0_addr_17 = getelementptr i32 %gmem0, i64 %sext_ln68_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_17"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="816" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="13">
<![CDATA[
.split8:97 %Layer2_Weights_CPU_load_21 = load i13 %Layer2_Weights_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_21"/></StgValue>
</operation>

<operation id="817" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="13">
<![CDATA[
.split8:113 %Layer2_Weights_CPU_load_25 = load i13 %Layer2_Weights_CPU_addr_25

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_25"/></StgValue>
</operation>

<operation id="818" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:114 %add_ln54_24 = add i13 %or_ln54_1, i13 25

]]></Node>
<StgValue><ssdm name="add_ln54_24"/></StgValue>
</operation>

<operation id="819" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="13">
<![CDATA[
.split8:115 %zext_ln54_29 = zext i13 %add_ln54_24

]]></Node>
<StgValue><ssdm name="zext_ln54_29"/></StgValue>
</operation>

<operation id="820" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:116 %Layer2_Weights_CPU_addr_26 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_26"/></StgValue>
</operation>

<operation id="821" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="13">
<![CDATA[
.split8:117 %Layer2_Weights_CPU_load_26 = load i13 %Layer2_Weights_CPU_addr_26

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_26"/></StgValue>
</operation>

<operation id="822" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:146 %add_ln54_32 = add i13 %or_ln54_1, i13 33

]]></Node>
<StgValue><ssdm name="add_ln54_32"/></StgValue>
</operation>

<operation id="823" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="13">
<![CDATA[
.split8:147 %zext_ln54_37 = zext i13 %add_ln54_32

]]></Node>
<StgValue><ssdm name="zext_ln54_37"/></StgValue>
</operation>

<operation id="824" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:148 %Layer2_Weights_CPU_addr_34 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_34"/></StgValue>
</operation>

<operation id="825" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="13">
<![CDATA[
.split8:149 %Layer2_Weights_CPU_load_34 = load i13 %Layer2_Weights_CPU_addr_34

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_34"/></StgValue>
</operation>

<operation id="826" st_id="21" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:847 %add7_0_1 = fadd i32 %mul2_0_1, i32 %mul3_0_1

]]></Node>
<StgValue><ssdm name="add7_0_1"/></StgValue>
</operation>

<operation id="827" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:858 %mul4_0_1 = fmul i32 %Layer2_Weights_CPU_load_9, i32 %bitcast_ln65_1

]]></Node>
<StgValue><ssdm name="mul4_0_1"/></StgValue>
</operation>

<operation id="828" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32">
<![CDATA[
.split8:869 %bitcast_ln66_1 = bitcast i32 %gmem0_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_1"/></StgValue>
</operation>

<operation id="829" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:870 %mul5_0_1 = fmul i32 %Layer2_Weights_CPU_load_10, i32 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul5_0_1"/></StgValue>
</operation>

<operation id="830" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:880 %gmem0_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_10

]]></Node>
<StgValue><ssdm name="gmem0_addr_10_read"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:892 %gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_11_req"/></StgValue>
</operation>

<operation id="832" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:907 %gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_12_req"/></StgValue>
</operation>

<operation id="833" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:919 %gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_13_req"/></StgValue>
</operation>

<operation id="834" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:931 %gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_14_req"/></StgValue>
</operation>

<operation id="835" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:943 %gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_15_req"/></StgValue>
</operation>

<operation id="836" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:955 %gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_16_req"/></StgValue>
</operation>

<operation id="837" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:968 %gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_17_req"/></StgValue>
</operation>

<operation id="838" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split8:973 %add_ln63_10 = add i4 %shl_ln63_s, i4 3

]]></Node>
<StgValue><ssdm name="add_ln63_10"/></StgValue>
</operation>

<operation id="839" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="7" op_0_bw="4">
<![CDATA[
.split8:975 %zext_ln63_14 = zext i4 %add_ln63_10

]]></Node>
<StgValue><ssdm name="zext_ln63_14"/></StgValue>
</operation>

<operation id="840" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8:976 %add_ln63_11 = add i7 %zext_ln63_14, i7 %select_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln63_11"/></StgValue>
</operation>

<operation id="841" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split8:977 %shl_ln63_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln63_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_3"/></StgValue>
</operation>

<operation id="842" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="9">
<![CDATA[
.split8:978 %zext_ln63_15 = zext i9 %shl_ln63_3

]]></Node>
<StgValue><ssdm name="zext_ln63_15"/></StgValue>
</operation>

<operation id="843" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:979 %add_ln63_12 = add i64 %zext_ln63_15, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_12"/></StgValue>
</operation>

<operation id="844" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:980 %trunc_ln63_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_3"/></StgValue>
</operation>

<operation id="845" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="62">
<![CDATA[
.split8:981 %sext_ln63_3 = sext i62 %trunc_ln63_3

]]></Node>
<StgValue><ssdm name="sext_ln63_3"/></StgValue>
</operation>

<operation id="846" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:982 %gmem0_addr_18 = getelementptr i32 %gmem0, i64 %sext_ln63_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_18"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="847" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="13">
<![CDATA[
.split8:117 %Layer2_Weights_CPU_load_26 = load i13 %Layer2_Weights_CPU_addr_26

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_26"/></StgValue>
</operation>

<operation id="848" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="13">
<![CDATA[
.split8:149 %Layer2_Weights_CPU_load_34 = load i13 %Layer2_Weights_CPU_addr_34

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_34"/></StgValue>
</operation>

<operation id="849" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:170 %add_ln54_38 = add i13 %or_ln54_1, i13 39

]]></Node>
<StgValue><ssdm name="add_ln54_38"/></StgValue>
</operation>

<operation id="850" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="13">
<![CDATA[
.split8:171 %zext_ln54_43 = zext i13 %add_ln54_38

]]></Node>
<StgValue><ssdm name="zext_ln54_43"/></StgValue>
</operation>

<operation id="851" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:172 %Layer2_Weights_CPU_addr_40 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_40"/></StgValue>
</operation>

<operation id="852" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="13">
<![CDATA[
.split8:173 %Layer2_Weights_CPU_load_40 = load i13 %Layer2_Weights_CPU_addr_40

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_40"/></StgValue>
</operation>

<operation id="853" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:190 %add_ln54_43 = add i13 %or_ln54_1, i13 44

]]></Node>
<StgValue><ssdm name="add_ln54_43"/></StgValue>
</operation>

<operation id="854" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="13">
<![CDATA[
.split8:191 %zext_ln54_48 = zext i13 %add_ln54_43

]]></Node>
<StgValue><ssdm name="zext_ln54_48"/></StgValue>
</operation>

<operation id="855" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:192 %Layer2_Weights_CPU_addr_45 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_45"/></StgValue>
</operation>

<operation id="856" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="13">
<![CDATA[
.split8:193 %Layer2_Weights_CPU_load_45 = load i13 %Layer2_Weights_CPU_addr_45

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_45"/></StgValue>
</operation>

<operation id="857" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:793 %add9 = fadd i32 %add8, i32 %mul5

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="858" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32">
<![CDATA[
.split8:803 %bitcast_ln67 = bitcast i32 %gmem0_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67"/></StgValue>
</operation>

<operation id="859" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:804 %mul6 = fmul i32 %Layer2_Weights_CPU_load_5, i32 %bitcast_ln67

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="860" st_id="22" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:847 %add7_0_1 = fadd i32 %mul2_0_1, i32 %mul3_0_1

]]></Node>
<StgValue><ssdm name="add7_0_1"/></StgValue>
</operation>

<operation id="861" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:870 %mul5_0_1 = fmul i32 %Layer2_Weights_CPU_load_10, i32 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul5_0_1"/></StgValue>
</operation>

<operation id="862" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:893 %gmem0_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_11

]]></Node>
<StgValue><ssdm name="gmem0_addr_11_read"/></StgValue>
</operation>

<operation id="863" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:907 %gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_12_req"/></StgValue>
</operation>

<operation id="864" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:919 %gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_13_req"/></StgValue>
</operation>

<operation id="865" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:931 %gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_14_req"/></StgValue>
</operation>

<operation id="866" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:943 %gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_15_req"/></StgValue>
</operation>

<operation id="867" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:955 %gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_16_req"/></StgValue>
</operation>

<operation id="868" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:968 %gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_17_req"/></StgValue>
</operation>

<operation id="869" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:983 %gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_18_req"/></StgValue>
</operation>

<operation id="870" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:987 %add_ln64_12 = add i9 %zext_ln63_5, i9 172

]]></Node>
<StgValue><ssdm name="add_ln64_12"/></StgValue>
</operation>

<operation id="871" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:988 %shl_ln64_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_12, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_3"/></StgValue>
</operation>

<operation id="872" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="11">
<![CDATA[
.split8:989 %zext_ln64_19 = zext i11 %shl_ln64_3

]]></Node>
<StgValue><ssdm name="zext_ln64_19"/></StgValue>
</operation>

<operation id="873" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:990 %add_ln64_13 = add i64 %zext_ln64_19, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_13"/></StgValue>
</operation>

<operation id="874" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:991 %trunc_ln64_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_3"/></StgValue>
</operation>

<operation id="875" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="62">
<![CDATA[
.split8:992 %sext_ln64_3 = sext i62 %trunc_ln64_3

]]></Node>
<StgValue><ssdm name="sext_ln64_3"/></StgValue>
</operation>

<operation id="876" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:993 %gmem0_addr_19 = getelementptr i32 %gmem0, i64 %sext_ln64_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_19"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="877" st_id="23" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="13">
<![CDATA[
.split8:173 %Layer2_Weights_CPU_load_40 = load i13 %Layer2_Weights_CPU_addr_40

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_40"/></StgValue>
</operation>

<operation id="878" st_id="23" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="13">
<![CDATA[
.split8:193 %Layer2_Weights_CPU_load_45 = load i13 %Layer2_Weights_CPU_addr_45

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_45"/></StgValue>
</operation>

<operation id="879" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:206 %add_ln54_47 = add i13 %or_ln54_1, i13 48

]]></Node>
<StgValue><ssdm name="add_ln54_47"/></StgValue>
</operation>

<operation id="880" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="13">
<![CDATA[
.split8:207 %zext_ln54_52 = zext i13 %add_ln54_47

]]></Node>
<StgValue><ssdm name="zext_ln54_52"/></StgValue>
</operation>

<operation id="881" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:208 %Layer2_Weights_CPU_addr_49 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_49"/></StgValue>
</operation>

<operation id="882" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="13">
<![CDATA[
.split8:209 %Layer2_Weights_CPU_load_49 = load i13 %Layer2_Weights_CPU_addr_49

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_49"/></StgValue>
</operation>

<operation id="883" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:210 %add_ln54_48 = add i13 %or_ln54_1, i13 49

]]></Node>
<StgValue><ssdm name="add_ln54_48"/></StgValue>
</operation>

<operation id="884" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="13">
<![CDATA[
.split8:211 %zext_ln54_53 = zext i13 %add_ln54_48

]]></Node>
<StgValue><ssdm name="zext_ln54_53"/></StgValue>
</operation>

<operation id="885" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:212 %Layer2_Weights_CPU_addr_50 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_50"/></StgValue>
</operation>

<operation id="886" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="13">
<![CDATA[
.split8:213 %Layer2_Weights_CPU_load_50 = load i13 %Layer2_Weights_CPU_addr_50

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_50"/></StgValue>
</operation>

<operation id="887" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:793 %add9 = fadd i32 %add8, i32 %mul5

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="888" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:804 %mul6 = fmul i32 %Layer2_Weights_CPU_load_5, i32 %bitcast_ln67

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="889" st_id="23" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:847 %add7_0_1 = fadd i32 %mul2_0_1, i32 %mul3_0_1

]]></Node>
<StgValue><ssdm name="add7_0_1"/></StgValue>
</operation>

<operation id="890" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32">
<![CDATA[
.split8:881 %bitcast_ln67_1 = bitcast i32 %gmem0_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_1"/></StgValue>
</operation>

<operation id="891" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:882 %mul6_0_1 = fmul i32 %Layer2_Weights_CPU_load_11, i32 %bitcast_ln67_1

]]></Node>
<StgValue><ssdm name="mul6_0_1"/></StgValue>
</operation>

<operation id="892" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:908 %gmem0_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_12

]]></Node>
<StgValue><ssdm name="gmem0_addr_12_read"/></StgValue>
</operation>

<operation id="893" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:919 %gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_13_req"/></StgValue>
</operation>

<operation id="894" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:931 %gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_14_req"/></StgValue>
</operation>

<operation id="895" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:943 %gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_15_req"/></StgValue>
</operation>

<operation id="896" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:955 %gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_16_req"/></StgValue>
</operation>

<operation id="897" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:968 %gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_17_req"/></StgValue>
</operation>

<operation id="898" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:983 %gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_18_req"/></StgValue>
</operation>

<operation id="899" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:994 %gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_19_req"/></StgValue>
</operation>

<operation id="900" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:999 %add_ln65_10 = add i9 %zext_ln63_5, i9 341

]]></Node>
<StgValue><ssdm name="add_ln65_10"/></StgValue>
</operation>

<operation id="901" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1000 %shl_ln65_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_10, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_3"/></StgValue>
</operation>

<operation id="902" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="11">
<![CDATA[
.split8:1001 %zext_ln65_3 = zext i11 %shl_ln65_3

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="903" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1002 %add_ln65_11 = add i64 %zext_ln65_3, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_11"/></StgValue>
</operation>

<operation id="904" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1003 %trunc_ln65_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_3"/></StgValue>
</operation>

<operation id="905" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="62">
<![CDATA[
.split8:1004 %sext_ln65_3 = sext i62 %trunc_ln65_3

]]></Node>
<StgValue><ssdm name="sext_ln65_3"/></StgValue>
</operation>

<operation id="906" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1005 %gmem0_addr_20 = getelementptr i32 %gmem0, i64 %sext_ln65_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_20"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="907" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="13">
<![CDATA[
.split8:209 %Layer2_Weights_CPU_load_49 = load i13 %Layer2_Weights_CPU_addr_49

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_49"/></StgValue>
</operation>

<operation id="908" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="13">
<![CDATA[
.split8:213 %Layer2_Weights_CPU_load_50 = load i13 %Layer2_Weights_CPU_addr_50

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_50"/></StgValue>
</operation>

<operation id="909" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:262 %add_ln54_61 = add i13 %or_ln54_1, i13 62

]]></Node>
<StgValue><ssdm name="add_ln54_61"/></StgValue>
</operation>

<operation id="910" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="13">
<![CDATA[
.split8:263 %zext_ln54_66 = zext i13 %add_ln54_61

]]></Node>
<StgValue><ssdm name="zext_ln54_66"/></StgValue>
</operation>

<operation id="911" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:264 %Layer2_Weights_CPU_addr_63 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_66

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_63"/></StgValue>
</operation>

<operation id="912" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="13">
<![CDATA[
.split8:265 %Layer2_Weights_CPU_load_63 = load i13 %Layer2_Weights_CPU_addr_63

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_63"/></StgValue>
</operation>

<operation id="913" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:286 %add_ln54_67 = add i13 %or_ln54_1, i13 68

]]></Node>
<StgValue><ssdm name="add_ln54_67"/></StgValue>
</operation>

<operation id="914" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="13">
<![CDATA[
.split8:287 %zext_ln54_72 = zext i13 %add_ln54_67

]]></Node>
<StgValue><ssdm name="zext_ln54_72"/></StgValue>
</operation>

<operation id="915" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:288 %Layer2_Weights_CPU_addr_69 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_69"/></StgValue>
</operation>

<operation id="916" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="13">
<![CDATA[
.split8:289 %Layer2_Weights_CPU_load_69 = load i13 %Layer2_Weights_CPU_addr_69

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_69"/></StgValue>
</operation>

<operation id="917" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:793 %add9 = fadd i32 %add8, i32 %mul5

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="918" st_id="24" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:859 %add8_0_1 = fadd i32 %add7_0_1, i32 %mul4_0_1

]]></Node>
<StgValue><ssdm name="add8_0_1"/></StgValue>
</operation>

<operation id="919" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:882 %mul6_0_1 = fmul i32 %Layer2_Weights_CPU_load_11, i32 %bitcast_ln67_1

]]></Node>
<StgValue><ssdm name="mul6_0_1"/></StgValue>
</operation>

<operation id="920" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32">
<![CDATA[
.split8:909 %bitcast_ln63_2 = bitcast i32 %gmem0_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_2"/></StgValue>
</operation>

<operation id="921" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:910 %mul2_0_2 = fmul i32 %Layer2_Weights_CPU_load_13, i32 %bitcast_ln63_2

]]></Node>
<StgValue><ssdm name="mul2_0_2"/></StgValue>
</operation>

<operation id="922" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:920 %gmem0_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_13

]]></Node>
<StgValue><ssdm name="gmem0_addr_13_read"/></StgValue>
</operation>

<operation id="923" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:931 %gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_14_req"/></StgValue>
</operation>

<operation id="924" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:943 %gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_15_req"/></StgValue>
</operation>

<operation id="925" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:955 %gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_16_req"/></StgValue>
</operation>

<operation id="926" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:968 %gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_17_req"/></StgValue>
</operation>

<operation id="927" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:983 %gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_18_req"/></StgValue>
</operation>

<operation id="928" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:994 %gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_19_req"/></StgValue>
</operation>

<operation id="929" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1006 %gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_20_req"/></StgValue>
</operation>

<operation id="930" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1011 %add_ln66_11 = add i10 %zext_ln64_17, i10 510

]]></Node>
<StgValue><ssdm name="add_ln66_11"/></StgValue>
</operation>

<operation id="931" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1012 %shl_ln66_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_3"/></StgValue>
</operation>

<operation id="932" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="12">
<![CDATA[
.split8:1013 %zext_ln66_3 = zext i12 %shl_ln66_3

]]></Node>
<StgValue><ssdm name="zext_ln66_3"/></StgValue>
</operation>

<operation id="933" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1014 %add_ln66_12 = add i64 %zext_ln66_3, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_12"/></StgValue>
</operation>

<operation id="934" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1015 %trunc_ln66_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_3"/></StgValue>
</operation>

<operation id="935" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="62">
<![CDATA[
.split8:1016 %sext_ln66_3 = sext i62 %trunc_ln66_3

]]></Node>
<StgValue><ssdm name="sext_ln66_3"/></StgValue>
</operation>

<operation id="936" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1017 %gmem0_addr_21 = getelementptr i32 %gmem0, i64 %sext_ln66_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_21"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="937" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="13">
<![CDATA[
.split8:265 %Layer2_Weights_CPU_load_63 = load i13 %Layer2_Weights_CPU_addr_63

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_63"/></StgValue>
</operation>

<operation id="938" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="13">
<![CDATA[
.split8:289 %Layer2_Weights_CPU_load_69 = load i13 %Layer2_Weights_CPU_addr_69

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_69"/></StgValue>
</operation>

<operation id="939" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:302 %add_ln54_71 = add i13 %or_ln54_1, i13 72

]]></Node>
<StgValue><ssdm name="add_ln54_71"/></StgValue>
</operation>

<operation id="940" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="13">
<![CDATA[
.split8:303 %zext_ln54_76 = zext i13 %add_ln54_71

]]></Node>
<StgValue><ssdm name="zext_ln54_76"/></StgValue>
</operation>

<operation id="941" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:304 %Layer2_Weights_CPU_addr_73 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_73"/></StgValue>
</operation>

<operation id="942" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="13">
<![CDATA[
.split8:305 %Layer2_Weights_CPU_load_73 = load i13 %Layer2_Weights_CPU_addr_73

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_73"/></StgValue>
</operation>

<operation id="943" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:306 %add_ln54_72 = add i13 %or_ln54_1, i13 73

]]></Node>
<StgValue><ssdm name="add_ln54_72"/></StgValue>
</operation>

<operation id="944" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="13">
<![CDATA[
.split8:307 %zext_ln54_77 = zext i13 %add_ln54_72

]]></Node>
<StgValue><ssdm name="zext_ln54_77"/></StgValue>
</operation>

<operation id="945" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:308 %Layer2_Weights_CPU_addr_74 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_77

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_74"/></StgValue>
</operation>

<operation id="946" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="13">
<![CDATA[
.split8:309 %Layer2_Weights_CPU_load_74 = load i13 %Layer2_Weights_CPU_addr_74

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_74"/></StgValue>
</operation>

<operation id="947" st_id="25" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:805 %add1 = fadd i32 %add9, i32 %mul6

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="948" st_id="25" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:859 %add8_0_1 = fadd i32 %add7_0_1, i32 %mul4_0_1

]]></Node>
<StgValue><ssdm name="add8_0_1"/></StgValue>
</operation>

<operation id="949" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:910 %mul2_0_2 = fmul i32 %Layer2_Weights_CPU_load_13, i32 %bitcast_ln63_2

]]></Node>
<StgValue><ssdm name="mul2_0_2"/></StgValue>
</operation>

<operation id="950" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32">
<![CDATA[
.split8:921 %bitcast_ln64_2 = bitcast i32 %gmem0_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_2"/></StgValue>
</operation>

<operation id="951" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:922 %mul3_0_2 = fmul i32 %Layer2_Weights_CPU_load_14, i32 %bitcast_ln64_2

]]></Node>
<StgValue><ssdm name="mul3_0_2"/></StgValue>
</operation>

<operation id="952" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:932 %gmem0_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_14

]]></Node>
<StgValue><ssdm name="gmem0_addr_14_read"/></StgValue>
</operation>

<operation id="953" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:943 %gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_15_req"/></StgValue>
</operation>

<operation id="954" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:955 %gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_16_req"/></StgValue>
</operation>

<operation id="955" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:968 %gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_17_req"/></StgValue>
</operation>

<operation id="956" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:983 %gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_18_req"/></StgValue>
</operation>

<operation id="957" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:994 %gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_19_req"/></StgValue>
</operation>

<operation id="958" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1006 %gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_20_req"/></StgValue>
</operation>

<operation id="959" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1018 %gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_21_req"/></StgValue>
</operation>

<operation id="960" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1023 %add_ln67_11 = add i10 %zext_ln64_17, i10 679

]]></Node>
<StgValue><ssdm name="add_ln67_11"/></StgValue>
</operation>

<operation id="961" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1024 %shl_ln67_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_3"/></StgValue>
</operation>

<operation id="962" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="12">
<![CDATA[
.split8:1025 %zext_ln67_3 = zext i12 %shl_ln67_3

]]></Node>
<StgValue><ssdm name="zext_ln67_3"/></StgValue>
</operation>

<operation id="963" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1026 %add_ln67_12 = add i64 %zext_ln67_3, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_12"/></StgValue>
</operation>

<operation id="964" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1027 %trunc_ln67_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_3"/></StgValue>
</operation>

<operation id="965" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="62">
<![CDATA[
.split8:1028 %sext_ln67_3 = sext i62 %trunc_ln67_3

]]></Node>
<StgValue><ssdm name="sext_ln67_3"/></StgValue>
</operation>

<operation id="966" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1029 %gmem0_addr_22 = getelementptr i32 %gmem0, i64 %sext_ln67_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_22"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="967" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="13">
<![CDATA[
.split8:305 %Layer2_Weights_CPU_load_73 = load i13 %Layer2_Weights_CPU_addr_73

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_73"/></StgValue>
</operation>

<operation id="968" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="13">
<![CDATA[
.split8:309 %Layer2_Weights_CPU_load_74 = load i13 %Layer2_Weights_CPU_addr_74

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_74"/></StgValue>
</operation>

<operation id="969" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:374 %add_ln54_89 = add i13 %or_ln54_1, i13 90

]]></Node>
<StgValue><ssdm name="add_ln54_89"/></StgValue>
</operation>

<operation id="970" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="13">
<![CDATA[
.split8:375 %zext_ln54_94 = zext i13 %add_ln54_89

]]></Node>
<StgValue><ssdm name="zext_ln54_94"/></StgValue>
</operation>

<operation id="971" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:376 %Layer2_Weights_CPU_addr_91 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_91"/></StgValue>
</operation>

<operation id="972" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="13">
<![CDATA[
.split8:377 %Layer2_Weights_CPU_load_91 = load i13 %Layer2_Weights_CPU_addr_91

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_91"/></StgValue>
</operation>

<operation id="973" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:378 %add_ln54_90 = add i13 %or_ln54_1, i13 91

]]></Node>
<StgValue><ssdm name="add_ln54_90"/></StgValue>
</operation>

<operation id="974" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="13">
<![CDATA[
.split8:379 %zext_ln54_95 = zext i13 %add_ln54_90

]]></Node>
<StgValue><ssdm name="zext_ln54_95"/></StgValue>
</operation>

<operation id="975" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:380 %Layer2_Weights_CPU_addr_92 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_92"/></StgValue>
</operation>

<operation id="976" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="13">
<![CDATA[
.split8:381 %Layer2_Weights_CPU_load_92 = load i13 %Layer2_Weights_CPU_addr_92

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_92"/></StgValue>
</operation>

<operation id="977" st_id="26" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:805 %add1 = fadd i32 %add9, i32 %mul6

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="978" st_id="26" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:859 %add8_0_1 = fadd i32 %add7_0_1, i32 %mul4_0_1

]]></Node>
<StgValue><ssdm name="add8_0_1"/></StgValue>
</operation>

<operation id="979" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:922 %mul3_0_2 = fmul i32 %Layer2_Weights_CPU_load_14, i32 %bitcast_ln64_2

]]></Node>
<StgValue><ssdm name="mul3_0_2"/></StgValue>
</operation>

<operation id="980" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32">
<![CDATA[
.split8:933 %bitcast_ln65_2 = bitcast i32 %gmem0_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_2"/></StgValue>
</operation>

<operation id="981" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:934 %mul4_0_2 = fmul i32 %Layer2_Weights_CPU_load_15, i32 %bitcast_ln65_2

]]></Node>
<StgValue><ssdm name="mul4_0_2"/></StgValue>
</operation>

<operation id="982" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:944 %gmem0_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_15

]]></Node>
<StgValue><ssdm name="gmem0_addr_15_read"/></StgValue>
</operation>

<operation id="983" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:955 %gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_16_req"/></StgValue>
</operation>

<operation id="984" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:968 %gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_17_req"/></StgValue>
</operation>

<operation id="985" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:983 %gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_18_req"/></StgValue>
</operation>

<operation id="986" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:994 %gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_19_req"/></StgValue>
</operation>

<operation id="987" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1006 %gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_20_req"/></StgValue>
</operation>

<operation id="988" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1018 %gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_21_req"/></StgValue>
</operation>

<operation id="989" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1030 %gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_22_req"/></StgValue>
</operation>

<operation id="990" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1035 %add_ln68_11 = add i9 %zext_ln63_5, i9 336

]]></Node>
<StgValue><ssdm name="add_ln68_11"/></StgValue>
</operation>

<operation id="991" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1036 %tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_11, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="992" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="11">
<![CDATA[
.split8:1037 %sext_ln68_28 = sext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln68_28"/></StgValue>
</operation>

<operation id="993" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="12">
<![CDATA[
.split8:1038 %zext_ln68_3 = zext i12 %sext_ln68_28

]]></Node>
<StgValue><ssdm name="zext_ln68_3"/></StgValue>
</operation>

<operation id="994" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1039 %add_ln68_12 = add i64 %zext_ln68_3, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_12"/></StgValue>
</operation>

<operation id="995" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1040 %trunc_ln68_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_3"/></StgValue>
</operation>

<operation id="996" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="62">
<![CDATA[
.split8:1041 %sext_ln68_3 = sext i62 %trunc_ln68_3

]]></Node>
<StgValue><ssdm name="sext_ln68_3"/></StgValue>
</operation>

<operation id="997" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1042 %gmem0_addr_23 = getelementptr i32 %gmem0, i64 %sext_ln68_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_23"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="998" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="13">
<![CDATA[
.split8:377 %Layer2_Weights_CPU_load_91 = load i13 %Layer2_Weights_CPU_addr_91

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_91"/></StgValue>
</operation>

<operation id="999" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="13">
<![CDATA[
.split8:381 %Layer2_Weights_CPU_load_92 = load i13 %Layer2_Weights_CPU_addr_92

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_92"/></StgValue>
</operation>

<operation id="1000" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:398 %add_ln54_95 = add i13 %or_ln54_1, i13 96

]]></Node>
<StgValue><ssdm name="add_ln54_95"/></StgValue>
</operation>

<operation id="1001" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="13">
<![CDATA[
.split8:399 %zext_ln54_100 = zext i13 %add_ln54_95

]]></Node>
<StgValue><ssdm name="zext_ln54_100"/></StgValue>
</operation>

<operation id="1002" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:400 %Layer2_Weights_CPU_addr_97 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_97"/></StgValue>
</operation>

<operation id="1003" st_id="27" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="13">
<![CDATA[
.split8:401 %Layer2_Weights_CPU_load_97 = load i13 %Layer2_Weights_CPU_addr_97

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_97"/></StgValue>
</operation>

<operation id="1004" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:402 %add_ln54_96 = add i13 %or_ln54_1, i13 97

]]></Node>
<StgValue><ssdm name="add_ln54_96"/></StgValue>
</operation>

<operation id="1005" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="13">
<![CDATA[
.split8:403 %zext_ln54_101 = zext i13 %add_ln54_96

]]></Node>
<StgValue><ssdm name="zext_ln54_101"/></StgValue>
</operation>

<operation id="1006" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:404 %Layer2_Weights_CPU_addr_98 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_98"/></StgValue>
</operation>

<operation id="1007" st_id="27" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="13">
<![CDATA[
.split8:405 %Layer2_Weights_CPU_load_98 = load i13 %Layer2_Weights_CPU_addr_98

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_98"/></StgValue>
</operation>

<operation id="1008" st_id="27" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:805 %add1 = fadd i32 %add9, i32 %mul6

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="1009" st_id="27" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:923 %add7_0_2 = fadd i32 %mul2_0_2, i32 %mul3_0_2

]]></Node>
<StgValue><ssdm name="add7_0_2"/></StgValue>
</operation>

<operation id="1010" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:934 %mul4_0_2 = fmul i32 %Layer2_Weights_CPU_load_15, i32 %bitcast_ln65_2

]]></Node>
<StgValue><ssdm name="mul4_0_2"/></StgValue>
</operation>

<operation id="1011" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32">
<![CDATA[
.split8:945 %bitcast_ln66_2 = bitcast i32 %gmem0_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_2"/></StgValue>
</operation>

<operation id="1012" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:946 %mul5_0_2 = fmul i32 %Layer2_Weights_CPU_load_16, i32 %bitcast_ln66_2

]]></Node>
<StgValue><ssdm name="mul5_0_2"/></StgValue>
</operation>

<operation id="1013" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:956 %gmem0_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_16

]]></Node>
<StgValue><ssdm name="gmem0_addr_16_read"/></StgValue>
</operation>

<operation id="1014" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:968 %gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_17_req"/></StgValue>
</operation>

<operation id="1015" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:983 %gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_18_req"/></StgValue>
</operation>

<operation id="1016" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:994 %gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_19_req"/></StgValue>
</operation>

<operation id="1017" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1006 %gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_20_req"/></StgValue>
</operation>

<operation id="1018" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1018 %gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_21_req"/></StgValue>
</operation>

<operation id="1019" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1030 %gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_22_req"/></StgValue>
</operation>

<operation id="1020" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1043 %gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_23_req"/></StgValue>
</operation>

<operation id="1021" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split8:1048 %add_ln63_14 = add i4 %shl_ln63_s, i4 4

]]></Node>
<StgValue><ssdm name="add_ln63_14"/></StgValue>
</operation>

<operation id="1022" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="7" op_0_bw="4">
<![CDATA[
.split8:1050 %zext_ln63_17 = zext i4 %add_ln63_14

]]></Node>
<StgValue><ssdm name="zext_ln63_17"/></StgValue>
</operation>

<operation id="1023" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8:1051 %add_ln63_15 = add i7 %zext_ln63_17, i7 %select_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln63_15"/></StgValue>
</operation>

<operation id="1024" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split8:1052 %shl_ln63_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln63_15, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_4"/></StgValue>
</operation>

<operation id="1025" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="9">
<![CDATA[
.split8:1053 %zext_ln63_18 = zext i9 %shl_ln63_4

]]></Node>
<StgValue><ssdm name="zext_ln63_18"/></StgValue>
</operation>

<operation id="1026" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1054 %add_ln63_16 = add i64 %zext_ln63_18, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_16"/></StgValue>
</operation>

<operation id="1027" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1055 %trunc_ln63_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_16, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_4"/></StgValue>
</operation>

<operation id="1028" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="62">
<![CDATA[
.split8:1056 %sext_ln63_4 = sext i62 %trunc_ln63_4

]]></Node>
<StgValue><ssdm name="sext_ln63_4"/></StgValue>
</operation>

<operation id="1029" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1057 %gmem0_addr_24 = getelementptr i32 %gmem0, i64 %sext_ln63_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_24"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1030" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:34 %add_ln54_4 = add i13 %or_ln54_1, i13 5

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="1031" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="13">
<![CDATA[
.split8:35 %zext_ln54_9 = zext i13 %add_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="1032" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:36 %Layer2_Weights_CPU_addr_6 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_6"/></StgValue>
</operation>

<operation id="1033" st_id="28" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="13">
<![CDATA[
.split8:37 %Layer2_Weights_CPU_load_6 = load i13 %Layer2_Weights_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_6"/></StgValue>
</operation>

<operation id="1034" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:58 %add_ln54_10 = add i13 %or_ln54_1, i13 11

]]></Node>
<StgValue><ssdm name="add_ln54_10"/></StgValue>
</operation>

<operation id="1035" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="13">
<![CDATA[
.split8:59 %zext_ln54_15 = zext i13 %add_ln54_10

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="1036" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:60 %Layer2_Weights_CPU_addr_12 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_12"/></StgValue>
</operation>

<operation id="1037" st_id="28" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="13">
<![CDATA[
.split8:61 %Layer2_Weights_CPU_load_12 = load i13 %Layer2_Weights_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_12"/></StgValue>
</operation>

<operation id="1038" st_id="28" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="13">
<![CDATA[
.split8:401 %Layer2_Weights_CPU_load_97 = load i13 %Layer2_Weights_CPU_addr_97

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_97"/></StgValue>
</operation>

<operation id="1039" st_id="28" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="13">
<![CDATA[
.split8:405 %Layer2_Weights_CPU_load_98 = load i13 %Layer2_Weights_CPU_addr_98

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_98"/></StgValue>
</operation>

<operation id="1040" st_id="28" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:871 %add9_0_1 = fadd i32 %add8_0_1, i32 %mul5_0_1

]]></Node>
<StgValue><ssdm name="add9_0_1"/></StgValue>
</operation>

<operation id="1041" st_id="28" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:923 %add7_0_2 = fadd i32 %mul2_0_2, i32 %mul3_0_2

]]></Node>
<StgValue><ssdm name="add7_0_2"/></StgValue>
</operation>

<operation id="1042" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:946 %mul5_0_2 = fmul i32 %Layer2_Weights_CPU_load_16, i32 %bitcast_ln66_2

]]></Node>
<StgValue><ssdm name="mul5_0_2"/></StgValue>
</operation>

<operation id="1043" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:969 %gmem0_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_17

]]></Node>
<StgValue><ssdm name="gmem0_addr_17_read"/></StgValue>
</operation>

<operation id="1044" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:983 %gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_18_req"/></StgValue>
</operation>

<operation id="1045" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:994 %gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_19_req"/></StgValue>
</operation>

<operation id="1046" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1006 %gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_20_req"/></StgValue>
</operation>

<operation id="1047" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1018 %gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_21_req"/></StgValue>
</operation>

<operation id="1048" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1030 %gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_22_req"/></StgValue>
</operation>

<operation id="1049" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1043 %gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_23_req"/></StgValue>
</operation>

<operation id="1050" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1058 %gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_24_req"/></StgValue>
</operation>

<operation id="1051" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1062 %add_ln64_15 = add i9 %zext_ln63_5, i9 173

]]></Node>
<StgValue><ssdm name="add_ln64_15"/></StgValue>
</operation>

<operation id="1052" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1063 %shl_ln64_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_15, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_4"/></StgValue>
</operation>

<operation id="1053" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="11">
<![CDATA[
.split8:1064 %zext_ln64_20 = zext i11 %shl_ln64_4

]]></Node>
<StgValue><ssdm name="zext_ln64_20"/></StgValue>
</operation>

<operation id="1054" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1065 %add_ln64_16 = add i64 %zext_ln64_20, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_16"/></StgValue>
</operation>

<operation id="1055" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1066 %trunc_ln64_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_16, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_4"/></StgValue>
</operation>

<operation id="1056" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="62">
<![CDATA[
.split8:1067 %sext_ln64_4 = sext i62 %trunc_ln64_4

]]></Node>
<StgValue><ssdm name="sext_ln64_4"/></StgValue>
</operation>

<operation id="1057" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1068 %gmem0_addr_25 = getelementptr i32 %gmem0, i64 %sext_ln64_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_25"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1058" st_id="29" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="13">
<![CDATA[
.split8:37 %Layer2_Weights_CPU_load_6 = load i13 %Layer2_Weights_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_6"/></StgValue>
</operation>

<operation id="1059" st_id="29" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="13">
<![CDATA[
.split8:61 %Layer2_Weights_CPU_load_12 = load i13 %Layer2_Weights_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_12"/></StgValue>
</operation>

<operation id="1060" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:78 %add_ln54_15 = add i13 %or_ln54_1, i13 16

]]></Node>
<StgValue><ssdm name="add_ln54_15"/></StgValue>
</operation>

<operation id="1061" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="13">
<![CDATA[
.split8:79 %zext_ln54_20 = zext i13 %add_ln54_15

]]></Node>
<StgValue><ssdm name="zext_ln54_20"/></StgValue>
</operation>

<operation id="1062" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:80 %Layer2_Weights_CPU_addr_17 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_17"/></StgValue>
</operation>

<operation id="1063" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="13">
<![CDATA[
.split8:81 %Layer2_Weights_CPU_load_17 = load i13 %Layer2_Weights_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_17"/></StgValue>
</operation>

<operation id="1064" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:98 %add_ln54_20 = add i13 %or_ln54_1, i13 21

]]></Node>
<StgValue><ssdm name="add_ln54_20"/></StgValue>
</operation>

<operation id="1065" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="13">
<![CDATA[
.split8:99 %zext_ln54_25 = zext i13 %add_ln54_20

]]></Node>
<StgValue><ssdm name="zext_ln54_25"/></StgValue>
</operation>

<operation id="1066" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:100 %Layer2_Weights_CPU_addr_22 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_22"/></StgValue>
</operation>

<operation id="1067" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="13">
<![CDATA[
.split8:101 %Layer2_Weights_CPU_load_22 = load i13 %Layer2_Weights_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_22"/></StgValue>
</operation>

<operation id="1068" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32">
<![CDATA[
.split8:816 %bitcast_ln68 = bitcast i32 %gmem0_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68"/></StgValue>
</operation>

<operation id="1069" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:817 %mul7 = fmul i32 %Layer2_Weights_CPU_load_6, i32 %bitcast_ln68

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="1070" st_id="29" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:871 %add9_0_1 = fadd i32 %add8_0_1, i32 %mul5_0_1

]]></Node>
<StgValue><ssdm name="add9_0_1"/></StgValue>
</operation>

<operation id="1071" st_id="29" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:923 %add7_0_2 = fadd i32 %mul2_0_2, i32 %mul3_0_2

]]></Node>
<StgValue><ssdm name="add7_0_2"/></StgValue>
</operation>

<operation id="1072" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:984 %gmem0_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_18

]]></Node>
<StgValue><ssdm name="gmem0_addr_18_read"/></StgValue>
</operation>

<operation id="1073" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:994 %gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_19_req"/></StgValue>
</operation>

<operation id="1074" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1006 %gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_20_req"/></StgValue>
</operation>

<operation id="1075" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1018 %gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_21_req"/></StgValue>
</operation>

<operation id="1076" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1030 %gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_22_req"/></StgValue>
</operation>

<operation id="1077" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1043 %gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_23_req"/></StgValue>
</operation>

<operation id="1078" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1058 %gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_24_req"/></StgValue>
</operation>

<operation id="1079" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1069 %gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_25_req"/></StgValue>
</operation>

<operation id="1080" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1074 %add_ln65_13 = add i9 %zext_ln63_5, i9 342

]]></Node>
<StgValue><ssdm name="add_ln65_13"/></StgValue>
</operation>

<operation id="1081" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1075 %shl_ln65_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_13, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_4"/></StgValue>
</operation>

<operation id="1082" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="11">
<![CDATA[
.split8:1076 %zext_ln65_4 = zext i11 %shl_ln65_4

]]></Node>
<StgValue><ssdm name="zext_ln65_4"/></StgValue>
</operation>

<operation id="1083" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1077 %add_ln65_14 = add i64 %zext_ln65_4, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_14"/></StgValue>
</operation>

<operation id="1084" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1078 %trunc_ln65_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_14, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_4"/></StgValue>
</operation>

<operation id="1085" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="62">
<![CDATA[
.split8:1079 %sext_ln65_4 = sext i62 %trunc_ln65_4

]]></Node>
<StgValue><ssdm name="sext_ln65_4"/></StgValue>
</operation>

<operation id="1086" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1080 %gmem0_addr_26 = getelementptr i32 %gmem0, i64 %sext_ln65_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_26"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1087" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="13">
<![CDATA[
.split8:81 %Layer2_Weights_CPU_load_17 = load i13 %Layer2_Weights_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_17"/></StgValue>
</operation>

<operation id="1088" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="13">
<![CDATA[
.split8:101 %Layer2_Weights_CPU_load_22 = load i13 %Layer2_Weights_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_22"/></StgValue>
</operation>

<operation id="1089" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:118 %add_ln54_25 = add i13 %or_ln54_1, i13 26

]]></Node>
<StgValue><ssdm name="add_ln54_25"/></StgValue>
</operation>

<operation id="1090" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="13">
<![CDATA[
.split8:119 %zext_ln54_30 = zext i13 %add_ln54_25

]]></Node>
<StgValue><ssdm name="zext_ln54_30"/></StgValue>
</operation>

<operation id="1091" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:120 %Layer2_Weights_CPU_addr_27 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_27"/></StgValue>
</operation>

<operation id="1092" st_id="30" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="13">
<![CDATA[
.split8:121 %Layer2_Weights_CPU_load_27 = load i13 %Layer2_Weights_CPU_addr_27

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_27"/></StgValue>
</operation>

<operation id="1093" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:150 %add_ln54_33 = add i13 %or_ln54_1, i13 34

]]></Node>
<StgValue><ssdm name="add_ln54_33"/></StgValue>
</operation>

<operation id="1094" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="13">
<![CDATA[
.split8:151 %zext_ln54_38 = zext i13 %add_ln54_33

]]></Node>
<StgValue><ssdm name="zext_ln54_38"/></StgValue>
</operation>

<operation id="1095" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:152 %Layer2_Weights_CPU_addr_35 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_35"/></StgValue>
</operation>

<operation id="1096" st_id="30" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="13">
<![CDATA[
.split8:153 %Layer2_Weights_CPU_load_35 = load i13 %Layer2_Weights_CPU_addr_35

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_35"/></StgValue>
</operation>

<operation id="1097" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:817 %mul7 = fmul i32 %Layer2_Weights_CPU_load_6, i32 %bitcast_ln68

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="1098" st_id="30" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:871 %add9_0_1 = fadd i32 %add8_0_1, i32 %mul5_0_1

]]></Node>
<StgValue><ssdm name="add9_0_1"/></StgValue>
</operation>

<operation id="1099" st_id="30" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:935 %add8_0_2 = fadd i32 %add7_0_2, i32 %mul4_0_2

]]></Node>
<StgValue><ssdm name="add8_0_2"/></StgValue>
</operation>

<operation id="1100" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32">
<![CDATA[
.split8:985 %bitcast_ln63_3 = bitcast i32 %gmem0_addr_18_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_3"/></StgValue>
</operation>

<operation id="1101" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:986 %mul2_0_3 = fmul i32 %Layer2_Weights_CPU_load_19, i32 %bitcast_ln63_3

]]></Node>
<StgValue><ssdm name="mul2_0_3"/></StgValue>
</operation>

<operation id="1102" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:995 %gmem0_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_19

]]></Node>
<StgValue><ssdm name="gmem0_addr_19_read"/></StgValue>
</operation>

<operation id="1103" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1006 %gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_20_req"/></StgValue>
</operation>

<operation id="1104" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1018 %gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_21_req"/></StgValue>
</operation>

<operation id="1105" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1030 %gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_22_req"/></StgValue>
</operation>

<operation id="1106" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1043 %gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_23_req"/></StgValue>
</operation>

<operation id="1107" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1058 %gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_24_req"/></StgValue>
</operation>

<operation id="1108" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1069 %gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_25_req"/></StgValue>
</operation>

<operation id="1109" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1081 %gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_26_req"/></StgValue>
</operation>

<operation id="1110" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1086 %add_ln66_14 = add i10 %zext_ln64_17, i10 511

]]></Node>
<StgValue><ssdm name="add_ln66_14"/></StgValue>
</operation>

<operation id="1111" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1087 %shl_ln66_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_14, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_4"/></StgValue>
</operation>

<operation id="1112" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="12">
<![CDATA[
.split8:1088 %zext_ln66_4 = zext i12 %shl_ln66_4

]]></Node>
<StgValue><ssdm name="zext_ln66_4"/></StgValue>
</operation>

<operation id="1113" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1089 %add_ln66_15 = add i64 %zext_ln66_4, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_15"/></StgValue>
</operation>

<operation id="1114" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1090 %trunc_ln66_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_4"/></StgValue>
</operation>

<operation id="1115" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="62">
<![CDATA[
.split8:1091 %sext_ln66_4 = sext i62 %trunc_ln66_4

]]></Node>
<StgValue><ssdm name="sext_ln66_4"/></StgValue>
</operation>

<operation id="1116" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1092 %gmem0_addr_27 = getelementptr i32 %gmem0, i64 %sext_ln66_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_27"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1117" st_id="31" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="13">
<![CDATA[
.split8:121 %Layer2_Weights_CPU_load_27 = load i13 %Layer2_Weights_CPU_addr_27

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_27"/></StgValue>
</operation>

<operation id="1118" st_id="31" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="13">
<![CDATA[
.split8:153 %Layer2_Weights_CPU_load_35 = load i13 %Layer2_Weights_CPU_addr_35

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_35"/></StgValue>
</operation>

<operation id="1119" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:174 %add_ln54_39 = add i13 %or_ln54_1, i13 40

]]></Node>
<StgValue><ssdm name="add_ln54_39"/></StgValue>
</operation>

<operation id="1120" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="13">
<![CDATA[
.split8:175 %zext_ln54_44 = zext i13 %add_ln54_39

]]></Node>
<StgValue><ssdm name="zext_ln54_44"/></StgValue>
</operation>

<operation id="1121" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:176 %Layer2_Weights_CPU_addr_41 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_44

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_41"/></StgValue>
</operation>

<operation id="1122" st_id="31" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="13">
<![CDATA[
.split8:177 %Layer2_Weights_CPU_load_41 = load i13 %Layer2_Weights_CPU_addr_41

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_41"/></StgValue>
</operation>

<operation id="1123" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:194 %add_ln54_44 = add i13 %or_ln54_1, i13 45

]]></Node>
<StgValue><ssdm name="add_ln54_44"/></StgValue>
</operation>

<operation id="1124" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="13">
<![CDATA[
.split8:195 %zext_ln54_49 = zext i13 %add_ln54_44

]]></Node>
<StgValue><ssdm name="zext_ln54_49"/></StgValue>
</operation>

<operation id="1125" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:196 %Layer2_Weights_CPU_addr_46 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_46"/></StgValue>
</operation>

<operation id="1126" st_id="31" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="13">
<![CDATA[
.split8:197 %Layer2_Weights_CPU_load_46 = load i13 %Layer2_Weights_CPU_addr_46

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_46"/></StgValue>
</operation>

<operation id="1127" st_id="31" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:883 %add1_0_1 = fadd i32 %add9_0_1, i32 %mul6_0_1

]]></Node>
<StgValue><ssdm name="add1_0_1"/></StgValue>
</operation>

<operation id="1128" st_id="31" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:935 %add8_0_2 = fadd i32 %add7_0_2, i32 %mul4_0_2

]]></Node>
<StgValue><ssdm name="add8_0_2"/></StgValue>
</operation>

<operation id="1129" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:986 %mul2_0_3 = fmul i32 %Layer2_Weights_CPU_load_19, i32 %bitcast_ln63_3

]]></Node>
<StgValue><ssdm name="mul2_0_3"/></StgValue>
</operation>

<operation id="1130" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32">
<![CDATA[
.split8:996 %bitcast_ln64_3 = bitcast i32 %gmem0_addr_19_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_3"/></StgValue>
</operation>

<operation id="1131" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:997 %mul3_0_3 = fmul i32 %Layer2_Weights_CPU_load_20, i32 %bitcast_ln64_3

]]></Node>
<StgValue><ssdm name="mul3_0_3"/></StgValue>
</operation>

<operation id="1132" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1007 %gmem0_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_20

]]></Node>
<StgValue><ssdm name="gmem0_addr_20_read"/></StgValue>
</operation>

<operation id="1133" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1018 %gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_21_req"/></StgValue>
</operation>

<operation id="1134" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1030 %gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_22_req"/></StgValue>
</operation>

<operation id="1135" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1043 %gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_23_req"/></StgValue>
</operation>

<operation id="1136" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1058 %gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_24_req"/></StgValue>
</operation>

<operation id="1137" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1069 %gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_25_req"/></StgValue>
</operation>

<operation id="1138" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1081 %gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_26_req"/></StgValue>
</operation>

<operation id="1139" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1093 %gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_27_req"/></StgValue>
</operation>

<operation id="1140" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1098 %add_ln67_14 = add i10 %zext_ln64_17, i10 680

]]></Node>
<StgValue><ssdm name="add_ln67_14"/></StgValue>
</operation>

<operation id="1141" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1099 %shl_ln67_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_14, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_4"/></StgValue>
</operation>

<operation id="1142" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="12">
<![CDATA[
.split8:1100 %zext_ln67_4 = zext i12 %shl_ln67_4

]]></Node>
<StgValue><ssdm name="zext_ln67_4"/></StgValue>
</operation>

<operation id="1143" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1101 %add_ln67_15 = add i64 %zext_ln67_4, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_15"/></StgValue>
</operation>

<operation id="1144" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1102 %trunc_ln67_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_4"/></StgValue>
</operation>

<operation id="1145" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="62">
<![CDATA[
.split8:1103 %sext_ln67_4 = sext i62 %trunc_ln67_4

]]></Node>
<StgValue><ssdm name="sext_ln67_4"/></StgValue>
</operation>

<operation id="1146" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1104 %gmem0_addr_28 = getelementptr i32 %gmem0, i64 %sext_ln67_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_28"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1147" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="13">
<![CDATA[
.split8:177 %Layer2_Weights_CPU_load_41 = load i13 %Layer2_Weights_CPU_addr_41

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_41"/></StgValue>
</operation>

<operation id="1148" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="13">
<![CDATA[
.split8:197 %Layer2_Weights_CPU_load_46 = load i13 %Layer2_Weights_CPU_addr_46

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_46"/></StgValue>
</operation>

<operation id="1149" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:214 %add_ln54_49 = add i13 %or_ln54_1, i13 50

]]></Node>
<StgValue><ssdm name="add_ln54_49"/></StgValue>
</operation>

<operation id="1150" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="13">
<![CDATA[
.split8:215 %zext_ln54_54 = zext i13 %add_ln54_49

]]></Node>
<StgValue><ssdm name="zext_ln54_54"/></StgValue>
</operation>

<operation id="1151" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:216 %Layer2_Weights_CPU_addr_51 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_51"/></StgValue>
</operation>

<operation id="1152" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="13">
<![CDATA[
.split8:217 %Layer2_Weights_CPU_load_51 = load i13 %Layer2_Weights_CPU_addr_51

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_51"/></StgValue>
</operation>

<operation id="1153" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:230 %add_ln54_53 = add i13 %or_ln54_1, i13 54

]]></Node>
<StgValue><ssdm name="add_ln54_53"/></StgValue>
</operation>

<operation id="1154" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="13">
<![CDATA[
.split8:231 %zext_ln54_58 = zext i13 %add_ln54_53

]]></Node>
<StgValue><ssdm name="zext_ln54_58"/></StgValue>
</operation>

<operation id="1155" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:232 %Layer2_Weights_CPU_addr_55 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_55"/></StgValue>
</operation>

<operation id="1156" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="13">
<![CDATA[
.split8:233 %Layer2_Weights_CPU_load_55 = load i13 %Layer2_Weights_CPU_addr_55

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_55"/></StgValue>
</operation>

<operation id="1157" st_id="32" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:818 %add2 = fadd i32 %add1, i32 %mul7

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="1158" st_id="32" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:883 %add1_0_1 = fadd i32 %add9_0_1, i32 %mul6_0_1

]]></Node>
<StgValue><ssdm name="add1_0_1"/></StgValue>
</operation>

<operation id="1159" st_id="32" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:935 %add8_0_2 = fadd i32 %add7_0_2, i32 %mul4_0_2

]]></Node>
<StgValue><ssdm name="add8_0_2"/></StgValue>
</operation>

<operation id="1160" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:997 %mul3_0_3 = fmul i32 %Layer2_Weights_CPU_load_20, i32 %bitcast_ln64_3

]]></Node>
<StgValue><ssdm name="mul3_0_3"/></StgValue>
</operation>

<operation id="1161" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32">
<![CDATA[
.split8:1008 %bitcast_ln65_3 = bitcast i32 %gmem0_addr_20_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_3"/></StgValue>
</operation>

<operation id="1162" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1009 %mul4_0_3 = fmul i32 %Layer2_Weights_CPU_load_21, i32 %bitcast_ln65_3

]]></Node>
<StgValue><ssdm name="mul4_0_3"/></StgValue>
</operation>

<operation id="1163" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1019 %gmem0_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_21

]]></Node>
<StgValue><ssdm name="gmem0_addr_21_read"/></StgValue>
</operation>

<operation id="1164" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1030 %gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_22_req"/></StgValue>
</operation>

<operation id="1165" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1043 %gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_23_req"/></StgValue>
</operation>

<operation id="1166" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1058 %gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_24_req"/></StgValue>
</operation>

<operation id="1167" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1069 %gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_25_req"/></StgValue>
</operation>

<operation id="1168" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1081 %gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_26_req"/></StgValue>
</operation>

<operation id="1169" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1093 %gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_27_req"/></StgValue>
</operation>

<operation id="1170" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1105 %gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_28_req"/></StgValue>
</operation>

<operation id="1171" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1110 %add_ln68_14 = add i9 %zext_ln63_5, i9 337

]]></Node>
<StgValue><ssdm name="add_ln68_14"/></StgValue>
</operation>

<operation id="1172" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1111 %tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_14, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1173" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="11">
<![CDATA[
.split8:1112 %sext_ln68_29 = sext i11 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln68_29"/></StgValue>
</operation>

<operation id="1174" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="12">
<![CDATA[
.split8:1113 %zext_ln68_4 = zext i12 %sext_ln68_29

]]></Node>
<StgValue><ssdm name="zext_ln68_4"/></StgValue>
</operation>

<operation id="1175" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1114 %add_ln68_15 = add i64 %zext_ln68_4, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_15"/></StgValue>
</operation>

<operation id="1176" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1115 %trunc_ln68_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_4"/></StgValue>
</operation>

<operation id="1177" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="62">
<![CDATA[
.split8:1116 %sext_ln68_4 = sext i62 %trunc_ln68_4

]]></Node>
<StgValue><ssdm name="sext_ln68_4"/></StgValue>
</operation>

<operation id="1178" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1117 %gmem0_addr_29 = getelementptr i32 %gmem0, i64 %sext_ln68_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_29"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1179" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="13">
<![CDATA[
.split8:217 %Layer2_Weights_CPU_load_51 = load i13 %Layer2_Weights_CPU_addr_51

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_51"/></StgValue>
</operation>

<operation id="1180" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="13">
<![CDATA[
.split8:233 %Layer2_Weights_CPU_load_55 = load i13 %Layer2_Weights_CPU_addr_55

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_55"/></StgValue>
</operation>

<operation id="1181" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:234 %add_ln54_54 = add i13 %or_ln54_1, i13 55

]]></Node>
<StgValue><ssdm name="add_ln54_54"/></StgValue>
</operation>

<operation id="1182" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="13">
<![CDATA[
.split8:235 %zext_ln54_59 = zext i13 %add_ln54_54

]]></Node>
<StgValue><ssdm name="zext_ln54_59"/></StgValue>
</operation>

<operation id="1183" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:236 %Layer2_Weights_CPU_addr_56 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_56"/></StgValue>
</operation>

<operation id="1184" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="13">
<![CDATA[
.split8:237 %Layer2_Weights_CPU_load_56 = load i13 %Layer2_Weights_CPU_addr_56

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_56"/></StgValue>
</operation>

<operation id="1185" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:266 %add_ln54_62 = add i13 %or_ln54_1, i13 63

]]></Node>
<StgValue><ssdm name="add_ln54_62"/></StgValue>
</operation>

<operation id="1186" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="13">
<![CDATA[
.split8:267 %zext_ln54_67 = zext i13 %add_ln54_62

]]></Node>
<StgValue><ssdm name="zext_ln54_67"/></StgValue>
</operation>

<operation id="1187" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:268 %Layer2_Weights_CPU_addr_64 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_64"/></StgValue>
</operation>

<operation id="1188" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="13">
<![CDATA[
.split8:269 %Layer2_Weights_CPU_load_64 = load i13 %Layer2_Weights_CPU_addr_64

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_64"/></StgValue>
</operation>

<operation id="1189" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:620 %select_ln54_11 = select i1 %icmp_ln55, i8 13, i8 %empty_48

]]></Node>
<StgValue><ssdm name="select_ln54_11"/></StgValue>
</operation>

<operation id="1190" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:677 %select_ln55_7 = select i1 %and_ln54, i8 %p_mid111, i8 %select_ln54_11

]]></Node>
<StgValue><ssdm name="select_ln55_7"/></StgValue>
</operation>

<operation id="1191" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="4">
<![CDATA[
.split8:741 %zext_ln63 = zext i4 %shl_ln63_s

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="1192" st_id="33" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:818 %add2 = fadd i32 %add1, i32 %mul7

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="1193" st_id="33" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:883 %add1_0_1 = fadd i32 %add9_0_1, i32 %mul6_0_1

]]></Node>
<StgValue><ssdm name="add1_0_1"/></StgValue>
</operation>

<operation id="1194" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32">
<![CDATA[
.split8:894 %bitcast_ln68_1 = bitcast i32 %gmem0_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_1"/></StgValue>
</operation>

<operation id="1195" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:895 %mul7_0_1 = fmul i32 %Layer2_Weights_CPU_load_12, i32 %bitcast_ln68_1

]]></Node>
<StgValue><ssdm name="mul7_0_1"/></StgValue>
</operation>

<operation id="1196" st_id="33" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:998 %add7_0_3 = fadd i32 %mul2_0_3, i32 %mul3_0_3

]]></Node>
<StgValue><ssdm name="add7_0_3"/></StgValue>
</operation>

<operation id="1197" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1009 %mul4_0_3 = fmul i32 %Layer2_Weights_CPU_load_21, i32 %bitcast_ln65_3

]]></Node>
<StgValue><ssdm name="mul4_0_3"/></StgValue>
</operation>

<operation id="1198" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1031 %gmem0_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_22

]]></Node>
<StgValue><ssdm name="gmem0_addr_22_read"/></StgValue>
</operation>

<operation id="1199" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1043 %gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_23_req"/></StgValue>
</operation>

<operation id="1200" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1058 %gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_24_req"/></StgValue>
</operation>

<operation id="1201" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1069 %gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_25_req"/></StgValue>
</operation>

<operation id="1202" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1081 %gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_26_req"/></StgValue>
</operation>

<operation id="1203" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1093 %gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_27_req"/></StgValue>
</operation>

<operation id="1204" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1105 %gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_28_req"/></StgValue>
</operation>

<operation id="1205" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1118 %gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_29_req"/></StgValue>
</operation>

<operation id="1206" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1128 %add_ln63_18 = add i8 %zext_ln63, i8 %select_ln55_7

]]></Node>
<StgValue><ssdm name="add_ln63_18"/></StgValue>
</operation>

<operation id="1207" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1130 %shl_ln63_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_5"/></StgValue>
</operation>

<operation id="1208" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="10">
<![CDATA[
.split8:1131 %zext_ln63_20 = zext i10 %shl_ln63_5

]]></Node>
<StgValue><ssdm name="zext_ln63_20"/></StgValue>
</operation>

<operation id="1209" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1132 %add_ln63_19 = add i64 %zext_ln63_20, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_19"/></StgValue>
</operation>

<operation id="1210" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1133 %trunc_ln63_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_5"/></StgValue>
</operation>

<operation id="1211" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="62">
<![CDATA[
.split8:1134 %sext_ln63_5 = sext i62 %trunc_ln63_5

]]></Node>
<StgValue><ssdm name="sext_ln63_5"/></StgValue>
</operation>

<operation id="1212" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1135 %gmem0_addr_30 = getelementptr i32 %gmem0, i64 %sext_ln63_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_30"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1213" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
:27 %zext_ln64_5 = zext i8 %empty_48

]]></Node>
<StgValue><ssdm name="zext_ln64_5"/></StgValue>
</operation>

<operation id="1214" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:28 %add_ln64_1 = add i9 %zext_ln64_5, i9 169

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="1215" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="13">
<![CDATA[
.split8:237 %Layer2_Weights_CPU_load_56 = load i13 %Layer2_Weights_CPU_addr_56

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_56"/></StgValue>
</operation>

<operation id="1216" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="13">
<![CDATA[
.split8:269 %Layer2_Weights_CPU_load_64 = load i13 %Layer2_Weights_CPU_addr_64

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_64"/></StgValue>
</operation>

<operation id="1217" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:290 %add_ln54_68 = add i13 %or_ln54_1, i13 69

]]></Node>
<StgValue><ssdm name="add_ln54_68"/></StgValue>
</operation>

<operation id="1218" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="13">
<![CDATA[
.split8:291 %zext_ln54_73 = zext i13 %add_ln54_68

]]></Node>
<StgValue><ssdm name="zext_ln54_73"/></StgValue>
</operation>

<operation id="1219" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:292 %Layer2_Weights_CPU_addr_70 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_70"/></StgValue>
</operation>

<operation id="1220" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="13">
<![CDATA[
.split8:293 %Layer2_Weights_CPU_load_70 = load i13 %Layer2_Weights_CPU_addr_70

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_70"/></StgValue>
</operation>

<operation id="1221" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:310 %add_ln54_73 = add i13 %or_ln54_1, i13 74

]]></Node>
<StgValue><ssdm name="add_ln54_73"/></StgValue>
</operation>

<operation id="1222" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="13">
<![CDATA[
.split8:311 %zext_ln54_78 = zext i13 %add_ln54_73

]]></Node>
<StgValue><ssdm name="zext_ln54_78"/></StgValue>
</operation>

<operation id="1223" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:312 %Layer2_Weights_CPU_addr_75 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_75"/></StgValue>
</operation>

<operation id="1224" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="13">
<![CDATA[
.split8:313 %Layer2_Weights_CPU_load_75 = load i13 %Layer2_Weights_CPU_addr_75

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_75"/></StgValue>
</operation>

<operation id="1225" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:621 %select_ln54_12 = select i1 %icmp_ln55, i9 182, i9 %add_ln64_1

]]></Node>
<StgValue><ssdm name="select_ln54_12"/></StgValue>
</operation>

<operation id="1226" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="8">
<![CDATA[
.split8:680 %zext_ln64_11 = zext i8 %p_mid111

]]></Node>
<StgValue><ssdm name="zext_ln64_11"/></StgValue>
</operation>

<operation id="1227" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:681 %add_ln64_14 = add i9 %zext_ln64_11, i9 169

]]></Node>
<StgValue><ssdm name="add_ln64_14"/></StgValue>
</operation>

<operation id="1228" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:682 %select_ln55_8 = select i1 %and_ln54, i9 %add_ln64_14, i9 %select_ln54_12

]]></Node>
<StgValue><ssdm name="select_ln55_8"/></StgValue>
</operation>

<operation id="1229" st_id="34" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:818 %add2 = fadd i32 %add1, i32 %mul7

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="1230" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:895 %mul7_0_1 = fmul i32 %Layer2_Weights_CPU_load_12, i32 %bitcast_ln68_1

]]></Node>
<StgValue><ssdm name="mul7_0_1"/></StgValue>
</operation>

<operation id="1231" st_id="34" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:947 %add9_0_2 = fadd i32 %add8_0_2, i32 %mul5_0_2

]]></Node>
<StgValue><ssdm name="add9_0_2"/></StgValue>
</operation>

<operation id="1232" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32">
<![CDATA[
.split8:957 %bitcast_ln67_2 = bitcast i32 %gmem0_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_2"/></StgValue>
</operation>

<operation id="1233" st_id="34" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:958 %mul6_0_2 = fmul i32 %Layer2_Weights_CPU_load_17, i32 %bitcast_ln67_2

]]></Node>
<StgValue><ssdm name="mul6_0_2"/></StgValue>
</operation>

<operation id="1234" st_id="34" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:998 %add7_0_3 = fadd i32 %mul2_0_3, i32 %mul3_0_3

]]></Node>
<StgValue><ssdm name="add7_0_3"/></StgValue>
</operation>

<operation id="1235" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1044 %gmem0_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_23

]]></Node>
<StgValue><ssdm name="gmem0_addr_23_read"/></StgValue>
</operation>

<operation id="1236" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1058 %gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_24_req"/></StgValue>
</operation>

<operation id="1237" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1069 %gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_25_req"/></StgValue>
</operation>

<operation id="1238" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1081 %gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_26_req"/></StgValue>
</operation>

<operation id="1239" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1093 %gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_27_req"/></StgValue>
</operation>

<operation id="1240" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1105 %gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_28_req"/></StgValue>
</operation>

<operation id="1241" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1118 %gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_29_req"/></StgValue>
</operation>

<operation id="1242" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1136 %gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_30_req"/></StgValue>
</operation>

<operation id="1243" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1140 %add_ln64_19 = add i9 %select_ln55_8, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln64_19"/></StgValue>
</operation>

<operation id="1244" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1141 %shl_ln64_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_19, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_5"/></StgValue>
</operation>

<operation id="1245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="11">
<![CDATA[
.split8:1142 %zext_ln64_21 = zext i11 %shl_ln64_5

]]></Node>
<StgValue><ssdm name="zext_ln64_21"/></StgValue>
</operation>

<operation id="1246" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1143 %add_ln64_20 = add i64 %zext_ln64_21, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_20"/></StgValue>
</operation>

<operation id="1247" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1144 %trunc_ln64_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_20, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_5"/></StgValue>
</operation>

<operation id="1248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="62">
<![CDATA[
.split8:1145 %sext_ln64_5 = sext i62 %trunc_ln64_5

]]></Node>
<StgValue><ssdm name="sext_ln64_5"/></StgValue>
</operation>

<operation id="1249" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1146 %gmem0_addr_31 = getelementptr i32 %gmem0, i64 %sext_ln64_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_31"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="8">
<![CDATA[
:25 %zext_ln64_3 = zext i8 %empty_48

]]></Node>
<StgValue><ssdm name="zext_ln64_3"/></StgValue>
</operation>

<operation id="1251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="8">
<![CDATA[
:26 %zext_ln64_4 = zext i8 %empty_48

]]></Node>
<StgValue><ssdm name="zext_ln64_4"/></StgValue>
</operation>

<operation id="1252" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:29 %add_ln65_3 = add i10 %zext_ln64_4, i10 338

]]></Node>
<StgValue><ssdm name="add_ln65_3"/></StgValue>
</operation>

<operation id="1253" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:32 %add_ln68_1 = add i11 %zext_ln64_3, i11 845

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="1254" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="13">
<![CDATA[
.split8:293 %Layer2_Weights_CPU_load_70 = load i13 %Layer2_Weights_CPU_addr_70

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_70"/></StgValue>
</operation>

<operation id="1255" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="13">
<![CDATA[
.split8:313 %Layer2_Weights_CPU_load_75 = load i13 %Layer2_Weights_CPU_addr_75

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_75"/></StgValue>
</operation>

<operation id="1256" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:326 %add_ln54_77 = add i13 %or_ln54_1, i13 78

]]></Node>
<StgValue><ssdm name="add_ln54_77"/></StgValue>
</operation>

<operation id="1257" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="13">
<![CDATA[
.split8:327 %zext_ln54_82 = zext i13 %add_ln54_77

]]></Node>
<StgValue><ssdm name="zext_ln54_82"/></StgValue>
</operation>

<operation id="1258" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:328 %Layer2_Weights_CPU_addr_79 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_79"/></StgValue>
</operation>

<operation id="1259" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="13">
<![CDATA[
.split8:329 %Layer2_Weights_CPU_load_79 = load i13 %Layer2_Weights_CPU_addr_79

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_79"/></StgValue>
</operation>

<operation id="1260" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:330 %add_ln54_78 = add i13 %or_ln54_1, i13 79

]]></Node>
<StgValue><ssdm name="add_ln54_78"/></StgValue>
</operation>

<operation id="1261" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="13">
<![CDATA[
.split8:331 %zext_ln54_83 = zext i13 %add_ln54_78

]]></Node>
<StgValue><ssdm name="zext_ln54_83"/></StgValue>
</operation>

<operation id="1262" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:332 %Layer2_Weights_CPU_addr_80 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_80"/></StgValue>
</operation>

<operation id="1263" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="13">
<![CDATA[
.split8:333 %Layer2_Weights_CPU_load_80 = load i13 %Layer2_Weights_CPU_addr_80

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_80"/></StgValue>
</operation>

<operation id="1264" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:622 %select_ln54_13 = select i1 %icmp_ln55, i10 351, i10 %add_ln65_3

]]></Node>
<StgValue><ssdm name="select_ln54_13"/></StgValue>
</operation>

<operation id="1265" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split8:625 %select_ln54_16 = select i1 %icmp_ln55, i11 858, i11 %add_ln68_1

]]></Node>
<StgValue><ssdm name="select_ln54_16"/></StgValue>
</operation>

<operation id="1266" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="11" op_0_bw="8">
<![CDATA[
.split8:678 %zext_ln64_9 = zext i8 %p_mid111

]]></Node>
<StgValue><ssdm name="zext_ln64_9"/></StgValue>
</operation>

<operation id="1267" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="8">
<![CDATA[
.split8:679 %zext_ln64_10 = zext i8 %p_mid111

]]></Node>
<StgValue><ssdm name="zext_ln64_10"/></StgValue>
</operation>

<operation id="1268" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:683 %add_ln65_16 = add i10 %zext_ln64_10, i10 338

]]></Node>
<StgValue><ssdm name="add_ln65_16"/></StgValue>
</operation>

<operation id="1269" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:684 %select_ln55_9 = select i1 %and_ln54, i10 %add_ln65_16, i10 %select_ln54_13

]]></Node>
<StgValue><ssdm name="select_ln55_9"/></StgValue>
</operation>

<operation id="1270" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:689 %add_ln68_13 = add i11 %zext_ln64_9, i11 845

]]></Node>
<StgValue><ssdm name="add_ln68_13"/></StgValue>
</operation>

<operation id="1271" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split8:690 %select_ln55_12 = select i1 %and_ln54, i11 %add_ln68_13, i11 %select_ln54_16

]]></Node>
<StgValue><ssdm name="select_ln55_12"/></StgValue>
</operation>

<operation id="1272" st_id="35" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:896 %add2_0_1 = fadd i32 %add1_0_1, i32 %mul7_0_1

]]></Node>
<StgValue><ssdm name="add2_0_1"/></StgValue>
</operation>

<operation id="1273" st_id="35" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:947 %add9_0_2 = fadd i32 %add8_0_2, i32 %mul5_0_2

]]></Node>
<StgValue><ssdm name="add9_0_2"/></StgValue>
</operation>

<operation id="1274" st_id="35" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:958 %mul6_0_2 = fmul i32 %Layer2_Weights_CPU_load_17, i32 %bitcast_ln67_2

]]></Node>
<StgValue><ssdm name="mul6_0_2"/></StgValue>
</operation>

<operation id="1275" st_id="35" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:998 %add7_0_3 = fadd i32 %mul2_0_3, i32 %mul3_0_3

]]></Node>
<StgValue><ssdm name="add7_0_3"/></StgValue>
</operation>

<operation id="1276" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32">
<![CDATA[
.split8:1020 %bitcast_ln66_3 = bitcast i32 %gmem0_addr_21_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_3"/></StgValue>
</operation>

<operation id="1277" st_id="35" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1021 %mul5_0_3 = fmul i32 %Layer2_Weights_CPU_load_22, i32 %bitcast_ln66_3

]]></Node>
<StgValue><ssdm name="mul5_0_3"/></StgValue>
</operation>

<operation id="1278" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1059 %gmem0_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_24

]]></Node>
<StgValue><ssdm name="gmem0_addr_24_read"/></StgValue>
</operation>

<operation id="1279" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1069 %gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_25_req"/></StgValue>
</operation>

<operation id="1280" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1081 %gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_26_req"/></StgValue>
</operation>

<operation id="1281" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1093 %gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_27_req"/></StgValue>
</operation>

<operation id="1282" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1105 %gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_28_req"/></StgValue>
</operation>

<operation id="1283" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1118 %gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_29_req"/></StgValue>
</operation>

<operation id="1284" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1136 %gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_30_req"/></StgValue>
</operation>

<operation id="1285" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1147 %gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_31_req"/></StgValue>
</operation>

<operation id="1286" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1152 %add_ln65_17 = add i10 %select_ln55_9, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln65_17"/></StgValue>
</operation>

<operation id="1287" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1153 %shl_ln65_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln65_17, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_5"/></StgValue>
</operation>

<operation id="1288" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="12">
<![CDATA[
.split8:1154 %zext_ln65_5 = zext i12 %shl_ln65_5

]]></Node>
<StgValue><ssdm name="zext_ln65_5"/></StgValue>
</operation>

<operation id="1289" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1155 %add_ln65_18 = add i64 %zext_ln65_5, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_18"/></StgValue>
</operation>

<operation id="1290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1156 %trunc_ln65_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_18, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_5"/></StgValue>
</operation>

<operation id="1291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="62">
<![CDATA[
.split8:1157 %sext_ln65_5 = sext i62 %trunc_ln65_5

]]></Node>
<StgValue><ssdm name="sext_ln65_5"/></StgValue>
</operation>

<operation id="1292" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1158 %gmem0_addr_32 = getelementptr i32 %gmem0, i64 %sext_ln65_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_32"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1293" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:30 %add_ln66_1 = add i10 %zext_ln64_4, i10 507

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="1294" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:31 %add_ln67_1 = add i10 %zext_ln64_4, i10 676

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="1295" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="13">
<![CDATA[
.split8:329 %Layer2_Weights_CPU_load_79 = load i13 %Layer2_Weights_CPU_addr_79

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_79"/></StgValue>
</operation>

<operation id="1296" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="13">
<![CDATA[
.split8:333 %Layer2_Weights_CPU_load_80 = load i13 %Layer2_Weights_CPU_addr_80

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_80"/></StgValue>
</operation>

<operation id="1297" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:382 %add_ln54_91 = add i13 %or_ln54_1, i13 92

]]></Node>
<StgValue><ssdm name="add_ln54_91"/></StgValue>
</operation>

<operation id="1298" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="13">
<![CDATA[
.split8:383 %zext_ln54_96 = zext i13 %add_ln54_91

]]></Node>
<StgValue><ssdm name="zext_ln54_96"/></StgValue>
</operation>

<operation id="1299" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:384 %Layer2_Weights_CPU_addr_93 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_93"/></StgValue>
</operation>

<operation id="1300" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="13">
<![CDATA[
.split8:385 %Layer2_Weights_CPU_load_93 = load i13 %Layer2_Weights_CPU_addr_93

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_93"/></StgValue>
</operation>

<operation id="1301" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:406 %add_ln54_97 = add i13 %or_ln54_1, i13 98

]]></Node>
<StgValue><ssdm name="add_ln54_97"/></StgValue>
</operation>

<operation id="1302" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="13">
<![CDATA[
.split8:407 %zext_ln54_102 = zext i13 %add_ln54_97

]]></Node>
<StgValue><ssdm name="zext_ln54_102"/></StgValue>
</operation>

<operation id="1303" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:408 %Layer2_Weights_CPU_addr_99 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_102

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_99"/></StgValue>
</operation>

<operation id="1304" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="13">
<![CDATA[
.split8:409 %Layer2_Weights_CPU_load_99 = load i13 %Layer2_Weights_CPU_addr_99

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_99"/></StgValue>
</operation>

<operation id="1305" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:623 %select_ln54_14 = select i1 %icmp_ln55, i10 520, i10 %add_ln66_1

]]></Node>
<StgValue><ssdm name="select_ln54_14"/></StgValue>
</operation>

<operation id="1306" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:624 %select_ln54_15 = select i1 %icmp_ln55, i10 689, i10 %add_ln67_1

]]></Node>
<StgValue><ssdm name="select_ln54_15"/></StgValue>
</operation>

<operation id="1307" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:685 %add_ln66_16 = add i10 %zext_ln64_10, i10 507

]]></Node>
<StgValue><ssdm name="add_ln66_16"/></StgValue>
</operation>

<operation id="1308" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:686 %select_ln55_10 = select i1 %and_ln54, i10 %add_ln66_16, i10 %select_ln54_14

]]></Node>
<StgValue><ssdm name="select_ln55_10"/></StgValue>
</operation>

<operation id="1309" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:687 %add_ln67_16 = add i10 %zext_ln64_10, i10 676

]]></Node>
<StgValue><ssdm name="add_ln67_16"/></StgValue>
</operation>

<operation id="1310" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:688 %select_ln55_11 = select i1 %and_ln54, i10 %add_ln67_16, i10 %select_ln54_15

]]></Node>
<StgValue><ssdm name="select_ln55_11"/></StgValue>
</operation>

<operation id="1311" st_id="36" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:896 %add2_0_1 = fadd i32 %add1_0_1, i32 %mul7_0_1

]]></Node>
<StgValue><ssdm name="add2_0_1"/></StgValue>
</operation>

<operation id="1312" st_id="36" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:947 %add9_0_2 = fadd i32 %add8_0_2, i32 %mul5_0_2

]]></Node>
<StgValue><ssdm name="add9_0_2"/></StgValue>
</operation>

<operation id="1313" st_id="36" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1010 %add8_0_3 = fadd i32 %add7_0_3, i32 %mul4_0_3

]]></Node>
<StgValue><ssdm name="add8_0_3"/></StgValue>
</operation>

<operation id="1314" st_id="36" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1021 %mul5_0_3 = fmul i32 %Layer2_Weights_CPU_load_22, i32 %bitcast_ln66_3

]]></Node>
<StgValue><ssdm name="mul5_0_3"/></StgValue>
</operation>

<operation id="1315" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32">
<![CDATA[
.split8:1060 %bitcast_ln63_4 = bitcast i32 %gmem0_addr_24_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_4"/></StgValue>
</operation>

<operation id="1316" st_id="36" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1061 %mul2_0_4 = fmul i32 %Layer2_Weights_CPU_load_25, i32 %bitcast_ln63_4

]]></Node>
<StgValue><ssdm name="mul2_0_4"/></StgValue>
</operation>

<operation id="1317" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1070 %gmem0_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_25

]]></Node>
<StgValue><ssdm name="gmem0_addr_25_read"/></StgValue>
</operation>

<operation id="1318" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1081 %gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_26_req"/></StgValue>
</operation>

<operation id="1319" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1093 %gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_27_req"/></StgValue>
</operation>

<operation id="1320" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1105 %gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_28_req"/></StgValue>
</operation>

<operation id="1321" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1118 %gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_29_req"/></StgValue>
</operation>

<operation id="1322" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1136 %gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_30_req"/></StgValue>
</operation>

<operation id="1323" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1147 %gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_31_req"/></StgValue>
</operation>

<operation id="1324" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1159 %gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_32_req"/></StgValue>
</operation>

<operation id="1325" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1164 %add_ln66_18 = add i10 %select_ln55_10, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln66_18"/></StgValue>
</operation>

<operation id="1326" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1165 %shl_ln66_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_5"/></StgValue>
</operation>

<operation id="1327" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="12">
<![CDATA[
.split8:1166 %zext_ln66_5 = zext i12 %shl_ln66_5

]]></Node>
<StgValue><ssdm name="zext_ln66_5"/></StgValue>
</operation>

<operation id="1328" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1167 %add_ln66_19 = add i64 %zext_ln66_5, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_19"/></StgValue>
</operation>

<operation id="1329" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1168 %trunc_ln66_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_5"/></StgValue>
</operation>

<operation id="1330" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="62">
<![CDATA[
.split8:1169 %sext_ln66_5 = sext i62 %trunc_ln66_5

]]></Node>
<StgValue><ssdm name="sext_ln66_5"/></StgValue>
</operation>

<operation id="1331" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1170 %gmem0_addr_33 = getelementptr i32 %gmem0, i64 %sext_ln66_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_33"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1332" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="13">
<![CDATA[
.split8:385 %Layer2_Weights_CPU_load_93 = load i13 %Layer2_Weights_CPU_addr_93

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_93"/></StgValue>
</operation>

<operation id="1333" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="13">
<![CDATA[
.split8:409 %Layer2_Weights_CPU_load_99 = load i13 %Layer2_Weights_CPU_addr_99

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_99"/></StgValue>
</operation>

<operation id="1334" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:422 %add_ln54_101 = add i13 %or_ln54_1, i13 102

]]></Node>
<StgValue><ssdm name="add_ln54_101"/></StgValue>
</operation>

<operation id="1335" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="13">
<![CDATA[
.split8:423 %zext_ln54_106 = zext i13 %add_ln54_101

]]></Node>
<StgValue><ssdm name="zext_ln54_106"/></StgValue>
</operation>

<operation id="1336" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:424 %Layer2_Weights_CPU_addr_103 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_106

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_103"/></StgValue>
</operation>

<operation id="1337" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="13">
<![CDATA[
.split8:425 %Layer2_Weights_CPU_load_103 = load i13 %Layer2_Weights_CPU_addr_103

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_103"/></StgValue>
</operation>

<operation id="1338" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:426 %add_ln54_102 = add i13 %or_ln54_1, i13 103

]]></Node>
<StgValue><ssdm name="add_ln54_102"/></StgValue>
</operation>

<operation id="1339" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="13">
<![CDATA[
.split8:427 %zext_ln54_107 = zext i13 %add_ln54_102

]]></Node>
<StgValue><ssdm name="zext_ln54_107"/></StgValue>
</operation>

<operation id="1340" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:428 %Layer2_Weights_CPU_addr_104 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_107

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_104"/></StgValue>
</operation>

<operation id="1341" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="13">
<![CDATA[
.split8:429 %Layer2_Weights_CPU_load_104 = load i13 %Layer2_Weights_CPU_addr_104

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_104"/></StgValue>
</operation>

<operation id="1342" st_id="37" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:896 %add2_0_1 = fadd i32 %add1_0_1, i32 %mul7_0_1

]]></Node>
<StgValue><ssdm name="add2_0_1"/></StgValue>
</operation>

<operation id="1343" st_id="37" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:959 %add1_0_2 = fadd i32 %add9_0_2, i32 %mul6_0_2

]]></Node>
<StgValue><ssdm name="add1_0_2"/></StgValue>
</operation>

<operation id="1344" st_id="37" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1010 %add8_0_3 = fadd i32 %add7_0_3, i32 %mul4_0_3

]]></Node>
<StgValue><ssdm name="add8_0_3"/></StgValue>
</operation>

<operation id="1345" st_id="37" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1061 %mul2_0_4 = fmul i32 %Layer2_Weights_CPU_load_25, i32 %bitcast_ln63_4

]]></Node>
<StgValue><ssdm name="mul2_0_4"/></StgValue>
</operation>

<operation id="1346" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32">
<![CDATA[
.split8:1071 %bitcast_ln64_4 = bitcast i32 %gmem0_addr_25_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_4"/></StgValue>
</operation>

<operation id="1347" st_id="37" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1072 %mul3_0_4 = fmul i32 %Layer2_Weights_CPU_load_26, i32 %bitcast_ln64_4

]]></Node>
<StgValue><ssdm name="mul3_0_4"/></StgValue>
</operation>

<operation id="1348" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1082 %gmem0_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_26

]]></Node>
<StgValue><ssdm name="gmem0_addr_26_read"/></StgValue>
</operation>

<operation id="1349" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1093 %gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_27_req"/></StgValue>
</operation>

<operation id="1350" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1105 %gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_28_req"/></StgValue>
</operation>

<operation id="1351" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1118 %gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_29_req"/></StgValue>
</operation>

<operation id="1352" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1136 %gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_30_req"/></StgValue>
</operation>

<operation id="1353" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1147 %gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_31_req"/></StgValue>
</operation>

<operation id="1354" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1159 %gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_32_req"/></StgValue>
</operation>

<operation id="1355" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1171 %gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_33_req"/></StgValue>
</operation>

<operation id="1356" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1176 %add_ln67_18 = add i10 %select_ln55_11, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln67_18"/></StgValue>
</operation>

<operation id="1357" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1177 %shl_ln67_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_5"/></StgValue>
</operation>

<operation id="1358" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="12">
<![CDATA[
.split8:1178 %zext_ln67_5 = zext i12 %shl_ln67_5

]]></Node>
<StgValue><ssdm name="zext_ln67_5"/></StgValue>
</operation>

<operation id="1359" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1179 %add_ln67_19 = add i64 %zext_ln67_5, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_19"/></StgValue>
</operation>

<operation id="1360" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1180 %trunc_ln67_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_5"/></StgValue>
</operation>

<operation id="1361" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="62">
<![CDATA[
.split8:1181 %sext_ln67_5 = sext i62 %trunc_ln67_5

]]></Node>
<StgValue><ssdm name="sext_ln67_5"/></StgValue>
</operation>

<operation id="1362" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1182 %gmem0_addr_34 = getelementptr i32 %gmem0, i64 %sext_ln67_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_34"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1363" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="13">
<![CDATA[
.split8:425 %Layer2_Weights_CPU_load_103 = load i13 %Layer2_Weights_CPU_addr_103

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_103"/></StgValue>
</operation>

<operation id="1364" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="13">
<![CDATA[
.split8:429 %Layer2_Weights_CPU_load_104 = load i13 %Layer2_Weights_CPU_addr_104

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_104"/></StgValue>
</operation>

<operation id="1365" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:494 %add_ln54_119 = add i13 %or_ln54_1, i13 120

]]></Node>
<StgValue><ssdm name="add_ln54_119"/></StgValue>
</operation>

<operation id="1366" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="13">
<![CDATA[
.split8:495 %zext_ln54_124 = zext i13 %add_ln54_119

]]></Node>
<StgValue><ssdm name="zext_ln54_124"/></StgValue>
</operation>

<operation id="1367" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:496 %Layer2_Weights_CPU_addr_121 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_124

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_121"/></StgValue>
</operation>

<operation id="1368" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="13">
<![CDATA[
.split8:497 %Layer2_Weights_CPU_load_121 = load i13 %Layer2_Weights_CPU_addr_121

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_121"/></StgValue>
</operation>

<operation id="1369" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:498 %add_ln54_120 = add i13 %or_ln54_1, i13 121

]]></Node>
<StgValue><ssdm name="add_ln54_120"/></StgValue>
</operation>

<operation id="1370" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="13">
<![CDATA[
.split8:499 %zext_ln54_125 = zext i13 %add_ln54_120

]]></Node>
<StgValue><ssdm name="zext_ln54_125"/></StgValue>
</operation>

<operation id="1371" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:500 %Layer2_Weights_CPU_addr_122 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_125

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_122"/></StgValue>
</operation>

<operation id="1372" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="13">
<![CDATA[
.split8:501 %Layer2_Weights_CPU_load_122 = load i13 %Layer2_Weights_CPU_addr_122

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_122"/></StgValue>
</operation>

<operation id="1373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="11" op_0_bw="4">
<![CDATA[
.split8:743 %zext_ln63_2 = zext i4 %shl_ln63_s

]]></Node>
<StgValue><ssdm name="zext_ln63_2"/></StgValue>
</operation>

<operation id="1374" st_id="38" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:959 %add1_0_2 = fadd i32 %add9_0_2, i32 %mul6_0_2

]]></Node>
<StgValue><ssdm name="add1_0_2"/></StgValue>
</operation>

<operation id="1375" st_id="38" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1010 %add8_0_3 = fadd i32 %add7_0_3, i32 %mul4_0_3

]]></Node>
<StgValue><ssdm name="add8_0_3"/></StgValue>
</operation>

<operation id="1376" st_id="38" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1072 %mul3_0_4 = fmul i32 %Layer2_Weights_CPU_load_26, i32 %bitcast_ln64_4

]]></Node>
<StgValue><ssdm name="mul3_0_4"/></StgValue>
</operation>

<operation id="1377" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32">
<![CDATA[
.split8:1083 %bitcast_ln65_4 = bitcast i32 %gmem0_addr_26_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_4"/></StgValue>
</operation>

<operation id="1378" st_id="38" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1084 %mul4_0_4 = fmul i32 %Layer2_Weights_CPU_load_27, i32 %bitcast_ln65_4

]]></Node>
<StgValue><ssdm name="mul4_0_4"/></StgValue>
</operation>

<operation id="1379" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1094 %gmem0_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_27

]]></Node>
<StgValue><ssdm name="gmem0_addr_27_read"/></StgValue>
</operation>

<operation id="1380" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1105 %gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_28_req"/></StgValue>
</operation>

<operation id="1381" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1118 %gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_29_req"/></StgValue>
</operation>

<operation id="1382" st_id="38" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1123 %add = fadd i32 %add2, i32 %add2_0_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1383" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1136 %gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_30_req"/></StgValue>
</operation>

<operation id="1384" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1147 %gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_31_req"/></StgValue>
</operation>

<operation id="1385" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1159 %gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_32_req"/></StgValue>
</operation>

<operation id="1386" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1171 %gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_33_req"/></StgValue>
</operation>

<operation id="1387" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1183 %gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_34_req"/></StgValue>
</operation>

<operation id="1388" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:1188 %add_ln68_18 = add i11 %select_ln55_12, i11 %zext_ln63_2

]]></Node>
<StgValue><ssdm name="add_ln68_18"/></StgValue>
</operation>

<operation id="1389" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split8:1189 %shl_ln68_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln68_18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln68_5"/></StgValue>
</operation>

<operation id="1390" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="13">
<![CDATA[
.split8:1190 %zext_ln68_5 = zext i13 %shl_ln68_5

]]></Node>
<StgValue><ssdm name="zext_ln68_5"/></StgValue>
</operation>

<operation id="1391" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1191 %add_ln68_19 = add i64 %zext_ln68_5, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_19"/></StgValue>
</operation>

<operation id="1392" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1192 %trunc_ln68_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_5"/></StgValue>
</operation>

<operation id="1393" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="62">
<![CDATA[
.split8:1193 %sext_ln68_5 = sext i62 %trunc_ln68_5

]]></Node>
<StgValue><ssdm name="sext_ln68_5"/></StgValue>
</operation>

<operation id="1394" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1194 %gmem0_addr_35 = getelementptr i32 %gmem0, i64 %sext_ln68_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_35"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1395" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="13">
<![CDATA[
.split8:497 %Layer2_Weights_CPU_load_121 = load i13 %Layer2_Weights_CPU_addr_121

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_121"/></StgValue>
</operation>

<operation id="1396" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="13">
<![CDATA[
.split8:501 %Layer2_Weights_CPU_load_122 = load i13 %Layer2_Weights_CPU_addr_122

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_122"/></StgValue>
</operation>

<operation id="1397" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:518 %add_ln54_125 = add i13 %or_ln54_1, i13 126

]]></Node>
<StgValue><ssdm name="add_ln54_125"/></StgValue>
</operation>

<operation id="1398" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="13">
<![CDATA[
.split8:519 %zext_ln54_130 = zext i13 %add_ln54_125

]]></Node>
<StgValue><ssdm name="zext_ln54_130"/></StgValue>
</operation>

<operation id="1399" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:520 %Layer2_Weights_CPU_addr_127 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_130

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_127"/></StgValue>
</operation>

<operation id="1400" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="13">
<![CDATA[
.split8:521 %Layer2_Weights_CPU_load_127 = load i13 %Layer2_Weights_CPU_addr_127

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_127"/></StgValue>
</operation>

<operation id="1401" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:522 %add_ln54_126 = add i13 %or_ln54_1, i13 127

]]></Node>
<StgValue><ssdm name="add_ln54_126"/></StgValue>
</operation>

<operation id="1402" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="13">
<![CDATA[
.split8:523 %zext_ln54_131 = zext i13 %add_ln54_126

]]></Node>
<StgValue><ssdm name="zext_ln54_131"/></StgValue>
</operation>

<operation id="1403" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:524 %Layer2_Weights_CPU_addr_128 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_131

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_128"/></StgValue>
</operation>

<operation id="1404" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="13">
<![CDATA[
.split8:525 %Layer2_Weights_CPU_load_128 = load i13 %Layer2_Weights_CPU_addr_128

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_128"/></StgValue>
</operation>

<operation id="1405" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="4">
<![CDATA[
.split8:820 %zext_ln63_7 = zext i4 %or_ln63

]]></Node>
<StgValue><ssdm name="zext_ln63_7"/></StgValue>
</operation>

<operation id="1406" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="11" op_0_bw="4">
<![CDATA[
.split8:833 %zext_ln64_13 = zext i4 %or_ln63

]]></Node>
<StgValue><ssdm name="zext_ln64_13"/></StgValue>
</operation>

<operation id="1407" st_id="39" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:959 %add1_0_2 = fadd i32 %add9_0_2, i32 %mul6_0_2

]]></Node>
<StgValue><ssdm name="add1_0_2"/></StgValue>
</operation>

<operation id="1408" st_id="39" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1073 %add7_0_4 = fadd i32 %mul2_0_4, i32 %mul3_0_4

]]></Node>
<StgValue><ssdm name="add7_0_4"/></StgValue>
</operation>

<operation id="1409" st_id="39" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1084 %mul4_0_4 = fmul i32 %Layer2_Weights_CPU_load_27, i32 %bitcast_ln65_4

]]></Node>
<StgValue><ssdm name="mul4_0_4"/></StgValue>
</operation>

<operation id="1410" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1106 %gmem0_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_28

]]></Node>
<StgValue><ssdm name="gmem0_addr_28_read"/></StgValue>
</operation>

<operation id="1411" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1118 %gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_29_req"/></StgValue>
</operation>

<operation id="1412" st_id="39" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1123 %add = fadd i32 %add2, i32 %add2_0_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1413" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1136 %gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_30_req"/></StgValue>
</operation>

<operation id="1414" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1147 %gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_31_req"/></StgValue>
</operation>

<operation id="1415" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1159 %gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_32_req"/></StgValue>
</operation>

<operation id="1416" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1171 %gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_33_req"/></StgValue>
</operation>

<operation id="1417" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1183 %gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_34_req"/></StgValue>
</operation>

<operation id="1418" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1195 %gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_35_req"/></StgValue>
</operation>

<operation id="1419" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1200 %add_ln63_21 = add i8 %zext_ln63_7, i8 %select_ln55_7

]]></Node>
<StgValue><ssdm name="add_ln63_21"/></StgValue>
</operation>

<operation id="1420" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1201 %shl_ln63_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_21, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_6"/></StgValue>
</operation>

<operation id="1421" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="10">
<![CDATA[
.split8:1202 %zext_ln63_21 = zext i10 %shl_ln63_6

]]></Node>
<StgValue><ssdm name="zext_ln63_21"/></StgValue>
</operation>

<operation id="1422" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1203 %add_ln63_22 = add i64 %zext_ln63_21, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_22"/></StgValue>
</operation>

<operation id="1423" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1204 %trunc_ln63_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_22, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_6"/></StgValue>
</operation>

<operation id="1424" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="62">
<![CDATA[
.split8:1205 %sext_ln63_6 = sext i62 %trunc_ln63_6

]]></Node>
<StgValue><ssdm name="sext_ln63_6"/></StgValue>
</operation>

<operation id="1425" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1206 %gmem0_addr_36 = getelementptr i32 %gmem0, i64 %sext_ln63_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_36"/></StgValue>
</operation>

<operation id="1426" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:1259 %add_ln68_20 = add i11 %select_ln55_12, i11 %zext_ln64_13

]]></Node>
<StgValue><ssdm name="add_ln68_20"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1427" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:82 %add_ln54_16 = add i13 %or_ln54_1, i13 17

]]></Node>
<StgValue><ssdm name="add_ln54_16"/></StgValue>
</operation>

<operation id="1428" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="13">
<![CDATA[
.split8:83 %zext_ln54_21 = zext i13 %add_ln54_16

]]></Node>
<StgValue><ssdm name="zext_ln54_21"/></StgValue>
</operation>

<operation id="1429" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:84 %Layer2_Weights_CPU_addr_18 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_18"/></StgValue>
</operation>

<operation id="1430" st_id="40" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="13">
<![CDATA[
.split8:85 %Layer2_Weights_CPU_load_18 = load i13 %Layer2_Weights_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_18"/></StgValue>
</operation>

<operation id="1431" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:102 %add_ln54_21 = add i13 %or_ln54_1, i13 22

]]></Node>
<StgValue><ssdm name="add_ln54_21"/></StgValue>
</operation>

<operation id="1432" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="13">
<![CDATA[
.split8:103 %zext_ln54_26 = zext i13 %add_ln54_21

]]></Node>
<StgValue><ssdm name="zext_ln54_26"/></StgValue>
</operation>

<operation id="1433" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:104 %Layer2_Weights_CPU_addr_23 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_23"/></StgValue>
</operation>

<operation id="1434" st_id="40" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="13">
<![CDATA[
.split8:105 %Layer2_Weights_CPU_load_23 = load i13 %Layer2_Weights_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_23"/></StgValue>
</operation>

<operation id="1435" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="13">
<![CDATA[
.split8:521 %Layer2_Weights_CPU_load_127 = load i13 %Layer2_Weights_CPU_addr_127

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_127"/></StgValue>
</operation>

<operation id="1436" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="13">
<![CDATA[
.split8:525 %Layer2_Weights_CPU_load_128 = load i13 %Layer2_Weights_CPU_addr_128

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_128"/></StgValue>
</operation>

<operation id="1437" st_id="40" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1022 %add9_0_3 = fadd i32 %add8_0_3, i32 %mul5_0_3

]]></Node>
<StgValue><ssdm name="add9_0_3"/></StgValue>
</operation>

<operation id="1438" st_id="40" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1073 %add7_0_4 = fadd i32 %mul2_0_4, i32 %mul3_0_4

]]></Node>
<StgValue><ssdm name="add7_0_4"/></StgValue>
</operation>

<operation id="1439" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1119 %gmem0_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_29

]]></Node>
<StgValue><ssdm name="gmem0_addr_29_read"/></StgValue>
</operation>

<operation id="1440" st_id="40" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1123 %add = fadd i32 %add2, i32 %add2_0_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1441" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1136 %gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_30_req"/></StgValue>
</operation>

<operation id="1442" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1147 %gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_31_req"/></StgValue>
</operation>

<operation id="1443" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1159 %gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_32_req"/></StgValue>
</operation>

<operation id="1444" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1171 %gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_33_req"/></StgValue>
</operation>

<operation id="1445" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1183 %gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_34_req"/></StgValue>
</operation>

<operation id="1446" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1195 %gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_35_req"/></StgValue>
</operation>

<operation id="1447" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1207 %gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_36_req"/></StgValue>
</operation>

<operation id="1448" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1211 %add_ln64_22 = add i9 %select_ln55_8, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln64_22"/></StgValue>
</operation>

<operation id="1449" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1212 %shl_ln64_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_22, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_6"/></StgValue>
</operation>

<operation id="1450" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="11">
<![CDATA[
.split8:1213 %zext_ln64_22 = zext i11 %shl_ln64_6

]]></Node>
<StgValue><ssdm name="zext_ln64_22"/></StgValue>
</operation>

<operation id="1451" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1214 %add_ln64_23 = add i64 %zext_ln64_22, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_23"/></StgValue>
</operation>

<operation id="1452" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1215 %trunc_ln64_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_23, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_6"/></StgValue>
</operation>

<operation id="1453" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="62">
<![CDATA[
.split8:1216 %sext_ln64_6 = sext i62 %trunc_ln64_6

]]></Node>
<StgValue><ssdm name="sext_ln64_6"/></StgValue>
</operation>

<operation id="1454" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1217 %gmem0_addr_37 = getelementptr i32 %gmem0, i64 %sext_ln64_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_37"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1455" st_id="41" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="13">
<![CDATA[
.split8:85 %Layer2_Weights_CPU_load_18 = load i13 %Layer2_Weights_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_18"/></StgValue>
</operation>

<operation id="1456" st_id="41" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="13">
<![CDATA[
.split8:105 %Layer2_Weights_CPU_load_23 = load i13 %Layer2_Weights_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_23"/></StgValue>
</operation>

<operation id="1457" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:122 %add_ln54_26 = add i13 %or_ln54_1, i13 27

]]></Node>
<StgValue><ssdm name="add_ln54_26"/></StgValue>
</operation>

<operation id="1458" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="13">
<![CDATA[
.split8:123 %zext_ln54_31 = zext i13 %add_ln54_26

]]></Node>
<StgValue><ssdm name="zext_ln54_31"/></StgValue>
</operation>

<operation id="1459" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:124 %Layer2_Weights_CPU_addr_28 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_28"/></StgValue>
</operation>

<operation id="1460" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="13">
<![CDATA[
.split8:125 %Layer2_Weights_CPU_load_28 = load i13 %Layer2_Weights_CPU_addr_28

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_28"/></StgValue>
</operation>

<operation id="1461" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:154 %add_ln54_34 = add i13 %or_ln54_1, i13 35

]]></Node>
<StgValue><ssdm name="add_ln54_34"/></StgValue>
</operation>

<operation id="1462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="13">
<![CDATA[
.split8:155 %zext_ln54_39 = zext i13 %add_ln54_34

]]></Node>
<StgValue><ssdm name="zext_ln54_39"/></StgValue>
</operation>

<operation id="1463" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:156 %Layer2_Weights_CPU_addr_36 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_36"/></StgValue>
</operation>

<operation id="1464" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="13">
<![CDATA[
.split8:157 %Layer2_Weights_CPU_load_36 = load i13 %Layer2_Weights_CPU_addr_36

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_36"/></StgValue>
</operation>

<operation id="1465" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32">
<![CDATA[
.split8:970 %bitcast_ln68_2 = bitcast i32 %gmem0_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_2"/></StgValue>
</operation>

<operation id="1466" st_id="41" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:971 %mul7_0_2 = fmul i32 %Layer2_Weights_CPU_load_18, i32 %bitcast_ln68_2

]]></Node>
<StgValue><ssdm name="mul7_0_2"/></StgValue>
</operation>

<operation id="1467" st_id="41" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1022 %add9_0_3 = fadd i32 %add8_0_3, i32 %mul5_0_3

]]></Node>
<StgValue><ssdm name="add9_0_3"/></StgValue>
</operation>

<operation id="1468" st_id="41" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1073 %add7_0_4 = fadd i32 %mul2_0_4, i32 %mul3_0_4

]]></Node>
<StgValue><ssdm name="add7_0_4"/></StgValue>
</operation>

<operation id="1469" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1137 %gmem0_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_30

]]></Node>
<StgValue><ssdm name="gmem0_addr_30_read"/></StgValue>
</operation>

<operation id="1470" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1147 %gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_31_req"/></StgValue>
</operation>

<operation id="1471" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1159 %gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_32_req"/></StgValue>
</operation>

<operation id="1472" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1171 %gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_33_req"/></StgValue>
</operation>

<operation id="1473" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1183 %gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_34_req"/></StgValue>
</operation>

<operation id="1474" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1195 %gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_35_req"/></StgValue>
</operation>

<operation id="1475" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1207 %gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_36_req"/></StgValue>
</operation>

<operation id="1476" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1218 %gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_37_req"/></StgValue>
</operation>

<operation id="1477" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1223 %add_ln65_20 = add i10 %select_ln55_9, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln65_20"/></StgValue>
</operation>

<operation id="1478" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1224 %shl_ln65_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln65_20, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_6"/></StgValue>
</operation>

<operation id="1479" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="12">
<![CDATA[
.split8:1225 %zext_ln65_6 = zext i12 %shl_ln65_6

]]></Node>
<StgValue><ssdm name="zext_ln65_6"/></StgValue>
</operation>

<operation id="1480" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1226 %add_ln65_21 = add i64 %zext_ln65_6, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_21"/></StgValue>
</operation>

<operation id="1481" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1227 %trunc_ln65_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_21, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_6"/></StgValue>
</operation>

<operation id="1482" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="62">
<![CDATA[
.split8:1228 %sext_ln65_6 = sext i62 %trunc_ln65_6

]]></Node>
<StgValue><ssdm name="sext_ln65_6"/></StgValue>
</operation>

<operation id="1483" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1229 %gmem0_addr_38 = getelementptr i32 %gmem0, i64 %sext_ln65_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_38"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1484" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="13">
<![CDATA[
.split8:125 %Layer2_Weights_CPU_load_28 = load i13 %Layer2_Weights_CPU_addr_28

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_28"/></StgValue>
</operation>

<operation id="1485" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="13">
<![CDATA[
.split8:157 %Layer2_Weights_CPU_load_36 = load i13 %Layer2_Weights_CPU_addr_36

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_36"/></StgValue>
</operation>

<operation id="1486" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:178 %add_ln54_40 = add i13 %or_ln54_1, i13 41

]]></Node>
<StgValue><ssdm name="add_ln54_40"/></StgValue>
</operation>

<operation id="1487" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="13">
<![CDATA[
.split8:179 %zext_ln54_45 = zext i13 %add_ln54_40

]]></Node>
<StgValue><ssdm name="zext_ln54_45"/></StgValue>
</operation>

<operation id="1488" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:180 %Layer2_Weights_CPU_addr_42 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_42"/></StgValue>
</operation>

<operation id="1489" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="13">
<![CDATA[
.split8:181 %Layer2_Weights_CPU_load_42 = load i13 %Layer2_Weights_CPU_addr_42

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_42"/></StgValue>
</operation>

<operation id="1490" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:198 %add_ln54_45 = add i13 %or_ln54_1, i13 46

]]></Node>
<StgValue><ssdm name="add_ln54_45"/></StgValue>
</operation>

<operation id="1491" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="13">
<![CDATA[
.split8:199 %zext_ln54_50 = zext i13 %add_ln54_45

]]></Node>
<StgValue><ssdm name="zext_ln54_50"/></StgValue>
</operation>

<operation id="1492" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:200 %Layer2_Weights_CPU_addr_47 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_47"/></StgValue>
</operation>

<operation id="1493" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="13">
<![CDATA[
.split8:201 %Layer2_Weights_CPU_load_47 = load i13 %Layer2_Weights_CPU_addr_47

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_47"/></StgValue>
</operation>

<operation id="1494" st_id="42" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:971 %mul7_0_2 = fmul i32 %Layer2_Weights_CPU_load_18, i32 %bitcast_ln68_2

]]></Node>
<StgValue><ssdm name="mul7_0_2"/></StgValue>
</operation>

<operation id="1495" st_id="42" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1022 %add9_0_3 = fadd i32 %add8_0_3, i32 %mul5_0_3

]]></Node>
<StgValue><ssdm name="add9_0_3"/></StgValue>
</operation>

<operation id="1496" st_id="42" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1085 %add8_0_4 = fadd i32 %add7_0_4, i32 %mul4_0_4

]]></Node>
<StgValue><ssdm name="add8_0_4"/></StgValue>
</operation>

<operation id="1497" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32">
<![CDATA[
.split8:1138 %bitcast_ln63_5 = bitcast i32 %gmem0_addr_30_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_5"/></StgValue>
</operation>

<operation id="1498" st_id="42" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1139 %mul2_1 = fmul i32 %Layer2_Weights_CPU_load_31, i32 %bitcast_ln63_5

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="1499" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1148 %gmem0_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_31

]]></Node>
<StgValue><ssdm name="gmem0_addr_31_read"/></StgValue>
</operation>

<operation id="1500" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1159 %gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_32_req"/></StgValue>
</operation>

<operation id="1501" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1171 %gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_33_req"/></StgValue>
</operation>

<operation id="1502" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1183 %gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_34_req"/></StgValue>
</operation>

<operation id="1503" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1195 %gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_35_req"/></StgValue>
</operation>

<operation id="1504" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1207 %gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_36_req"/></StgValue>
</operation>

<operation id="1505" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1218 %gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_37_req"/></StgValue>
</operation>

<operation id="1506" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1230 %gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_38_req"/></StgValue>
</operation>

<operation id="1507" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1235 %add_ln66_21 = add i10 %select_ln55_10, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln66_21"/></StgValue>
</operation>

<operation id="1508" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1236 %shl_ln66_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_21, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_6"/></StgValue>
</operation>

<operation id="1509" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="12">
<![CDATA[
.split8:1237 %zext_ln66_6 = zext i12 %shl_ln66_6

]]></Node>
<StgValue><ssdm name="zext_ln66_6"/></StgValue>
</operation>

<operation id="1510" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1238 %add_ln66_22 = add i64 %zext_ln66_6, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_22"/></StgValue>
</operation>

<operation id="1511" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1239 %trunc_ln66_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_22, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_6"/></StgValue>
</operation>

<operation id="1512" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="62">
<![CDATA[
.split8:1240 %sext_ln66_6 = sext i62 %trunc_ln66_6

]]></Node>
<StgValue><ssdm name="sext_ln66_6"/></StgValue>
</operation>

<operation id="1513" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1241 %gmem0_addr_39 = getelementptr i32 %gmem0, i64 %sext_ln66_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_39"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1514" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="13">
<![CDATA[
.split8:181 %Layer2_Weights_CPU_load_42 = load i13 %Layer2_Weights_CPU_addr_42

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_42"/></StgValue>
</operation>

<operation id="1515" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="13">
<![CDATA[
.split8:201 %Layer2_Weights_CPU_load_47 = load i13 %Layer2_Weights_CPU_addr_47

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_47"/></StgValue>
</operation>

<operation id="1516" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:218 %add_ln54_50 = add i13 %or_ln54_1, i13 51

]]></Node>
<StgValue><ssdm name="add_ln54_50"/></StgValue>
</operation>

<operation id="1517" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="13">
<![CDATA[
.split8:219 %zext_ln54_55 = zext i13 %add_ln54_50

]]></Node>
<StgValue><ssdm name="zext_ln54_55"/></StgValue>
</operation>

<operation id="1518" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:220 %Layer2_Weights_CPU_addr_52 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_55

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_52"/></StgValue>
</operation>

<operation id="1519" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="13">
<![CDATA[
.split8:221 %Layer2_Weights_CPU_load_52 = load i13 %Layer2_Weights_CPU_addr_52

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_52"/></StgValue>
</operation>

<operation id="1520" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:238 %add_ln54_55 = add i13 %or_ln54_1, i13 56

]]></Node>
<StgValue><ssdm name="add_ln54_55"/></StgValue>
</operation>

<operation id="1521" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="13">
<![CDATA[
.split8:239 %zext_ln54_60 = zext i13 %add_ln54_55

]]></Node>
<StgValue><ssdm name="zext_ln54_60"/></StgValue>
</operation>

<operation id="1522" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:240 %Layer2_Weights_CPU_addr_57 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_57"/></StgValue>
</operation>

<operation id="1523" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="13">
<![CDATA[
.split8:241 %Layer2_Weights_CPU_load_57 = load i13 %Layer2_Weights_CPU_addr_57

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_57"/></StgValue>
</operation>

<operation id="1524" st_id="43" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:972 %add2_0_2 = fadd i32 %add1_0_2, i32 %mul7_0_2

]]></Node>
<StgValue><ssdm name="add2_0_2"/></StgValue>
</operation>

<operation id="1525" st_id="43" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1085 %add8_0_4 = fadd i32 %add7_0_4, i32 %mul4_0_4

]]></Node>
<StgValue><ssdm name="add8_0_4"/></StgValue>
</operation>

<operation id="1526" st_id="43" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1139 %mul2_1 = fmul i32 %Layer2_Weights_CPU_load_31, i32 %bitcast_ln63_5

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="1527" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32">
<![CDATA[
.split8:1149 %bitcast_ln64_5 = bitcast i32 %gmem0_addr_31_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_5"/></StgValue>
</operation>

<operation id="1528" st_id="43" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1150 %mul3_1 = fmul i32 %Layer2_Weights_CPU_load_32, i32 %bitcast_ln64_5

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="1529" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1160 %gmem0_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_32

]]></Node>
<StgValue><ssdm name="gmem0_addr_32_read"/></StgValue>
</operation>

<operation id="1530" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1171 %gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_33_req"/></StgValue>
</operation>

<operation id="1531" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1183 %gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_34_req"/></StgValue>
</operation>

<operation id="1532" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1195 %gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_35_req"/></StgValue>
</operation>

<operation id="1533" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1207 %gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_36_req"/></StgValue>
</operation>

<operation id="1534" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1218 %gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_37_req"/></StgValue>
</operation>

<operation id="1535" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1230 %gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_38_req"/></StgValue>
</operation>

<operation id="1536" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1242 %gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_39_req"/></StgValue>
</operation>

<operation id="1537" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1247 %add_ln67_21 = add i10 %select_ln55_11, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln67_21"/></StgValue>
</operation>

<operation id="1538" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1248 %shl_ln67_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_21, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_6"/></StgValue>
</operation>

<operation id="1539" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="12">
<![CDATA[
.split8:1249 %zext_ln67_6 = zext i12 %shl_ln67_6

]]></Node>
<StgValue><ssdm name="zext_ln67_6"/></StgValue>
</operation>

<operation id="1540" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1250 %add_ln67_22 = add i64 %zext_ln67_6, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_22"/></StgValue>
</operation>

<operation id="1541" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1251 %trunc_ln67_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_22, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_6"/></StgValue>
</operation>

<operation id="1542" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="62">
<![CDATA[
.split8:1252 %sext_ln67_6 = sext i62 %trunc_ln67_6

]]></Node>
<StgValue><ssdm name="sext_ln67_6"/></StgValue>
</operation>

<operation id="1543" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1253 %gmem0_addr_40 = getelementptr i32 %gmem0, i64 %sext_ln67_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_40"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1544" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="13">
<![CDATA[
.split8:221 %Layer2_Weights_CPU_load_52 = load i13 %Layer2_Weights_CPU_addr_52

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_52"/></StgValue>
</operation>

<operation id="1545" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="13">
<![CDATA[
.split8:241 %Layer2_Weights_CPU_load_57 = load i13 %Layer2_Weights_CPU_addr_57

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_57"/></StgValue>
</operation>

<operation id="1546" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:270 %add_ln54_63 = add i13 %or_ln54_1, i13 64

]]></Node>
<StgValue><ssdm name="add_ln54_63"/></StgValue>
</operation>

<operation id="1547" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="13">
<![CDATA[
.split8:271 %zext_ln54_68 = zext i13 %add_ln54_63

]]></Node>
<StgValue><ssdm name="zext_ln54_68"/></StgValue>
</operation>

<operation id="1548" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:272 %Layer2_Weights_CPU_addr_65 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_65"/></StgValue>
</operation>

<operation id="1549" st_id="44" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="13">
<![CDATA[
.split8:273 %Layer2_Weights_CPU_load_65 = load i13 %Layer2_Weights_CPU_addr_65

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_65"/></StgValue>
</operation>

<operation id="1550" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:294 %add_ln54_69 = add i13 %or_ln54_1, i13 70

]]></Node>
<StgValue><ssdm name="add_ln54_69"/></StgValue>
</operation>

<operation id="1551" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="13">
<![CDATA[
.split8:295 %zext_ln54_74 = zext i13 %add_ln54_69

]]></Node>
<StgValue><ssdm name="zext_ln54_74"/></StgValue>
</operation>

<operation id="1552" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:296 %Layer2_Weights_CPU_addr_71 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_71"/></StgValue>
</operation>

<operation id="1553" st_id="44" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="13">
<![CDATA[
.split8:297 %Layer2_Weights_CPU_load_71 = load i13 %Layer2_Weights_CPU_addr_71

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_71"/></StgValue>
</operation>

<operation id="1554" st_id="44" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:972 %add2_0_2 = fadd i32 %add1_0_2, i32 %mul7_0_2

]]></Node>
<StgValue><ssdm name="add2_0_2"/></StgValue>
</operation>

<operation id="1555" st_id="44" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1085 %add8_0_4 = fadd i32 %add7_0_4, i32 %mul4_0_4

]]></Node>
<StgValue><ssdm name="add8_0_4"/></StgValue>
</operation>

<operation id="1556" st_id="44" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1150 %mul3_1 = fmul i32 %Layer2_Weights_CPU_load_32, i32 %bitcast_ln64_5

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="1557" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32">
<![CDATA[
.split8:1161 %bitcast_ln65_5 = bitcast i32 %gmem0_addr_32_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_5"/></StgValue>
</operation>

<operation id="1558" st_id="44" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1162 %mul4_1 = fmul i32 %Layer2_Weights_CPU_load_33, i32 %bitcast_ln65_5

]]></Node>
<StgValue><ssdm name="mul4_1"/></StgValue>
</operation>

<operation id="1559" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1172 %gmem0_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_33

]]></Node>
<StgValue><ssdm name="gmem0_addr_33_read"/></StgValue>
</operation>

<operation id="1560" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1183 %gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_34_req"/></StgValue>
</operation>

<operation id="1561" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1195 %gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_35_req"/></StgValue>
</operation>

<operation id="1562" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1207 %gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_36_req"/></StgValue>
</operation>

<operation id="1563" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1218 %gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_37_req"/></StgValue>
</operation>

<operation id="1564" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1230 %gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_38_req"/></StgValue>
</operation>

<operation id="1565" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1242 %gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_39_req"/></StgValue>
</operation>

<operation id="1566" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1254 %gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_40_req"/></StgValue>
</operation>

<operation id="1567" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split8:1260 %shl_ln68_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln68_20, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln68_6"/></StgValue>
</operation>

<operation id="1568" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="13">
<![CDATA[
.split8:1261 %zext_ln68_6 = zext i13 %shl_ln68_6

]]></Node>
<StgValue><ssdm name="zext_ln68_6"/></StgValue>
</operation>

<operation id="1569" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1262 %add_ln68_21 = add i64 %zext_ln68_6, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_21"/></StgValue>
</operation>

<operation id="1570" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1263 %trunc_ln68_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_21, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_6"/></StgValue>
</operation>

<operation id="1571" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="62">
<![CDATA[
.split8:1264 %sext_ln68_6 = sext i62 %trunc_ln68_6

]]></Node>
<StgValue><ssdm name="sext_ln68_6"/></StgValue>
</operation>

<operation id="1572" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1265 %gmem0_addr_41 = getelementptr i32 %gmem0, i64 %sext_ln68_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_41"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1573" st_id="45" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="13">
<![CDATA[
.split8:273 %Layer2_Weights_CPU_load_65 = load i13 %Layer2_Weights_CPU_addr_65

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_65"/></StgValue>
</operation>

<operation id="1574" st_id="45" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="13">
<![CDATA[
.split8:297 %Layer2_Weights_CPU_load_71 = load i13 %Layer2_Weights_CPU_addr_71

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_71"/></StgValue>
</operation>

<operation id="1575" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:314 %add_ln54_74 = add i13 %or_ln54_1, i13 75

]]></Node>
<StgValue><ssdm name="add_ln54_74"/></StgValue>
</operation>

<operation id="1576" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="13">
<![CDATA[
.split8:315 %zext_ln54_79 = zext i13 %add_ln54_74

]]></Node>
<StgValue><ssdm name="zext_ln54_79"/></StgValue>
</operation>

<operation id="1577" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:316 %Layer2_Weights_CPU_addr_76 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_76"/></StgValue>
</operation>

<operation id="1578" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="13">
<![CDATA[
.split8:317 %Layer2_Weights_CPU_load_76 = load i13 %Layer2_Weights_CPU_addr_76

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_76"/></StgValue>
</operation>

<operation id="1579" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:334 %add_ln54_79 = add i13 %or_ln54_1, i13 80

]]></Node>
<StgValue><ssdm name="add_ln54_79"/></StgValue>
</operation>

<operation id="1580" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="13">
<![CDATA[
.split8:335 %zext_ln54_84 = zext i13 %add_ln54_79

]]></Node>
<StgValue><ssdm name="zext_ln54_84"/></StgValue>
</operation>

<operation id="1581" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:336 %Layer2_Weights_CPU_addr_81 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_81"/></StgValue>
</operation>

<operation id="1582" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="13">
<![CDATA[
.split8:337 %Layer2_Weights_CPU_load_81 = load i13 %Layer2_Weights_CPU_addr_81

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_81"/></StgValue>
</operation>

<operation id="1583" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="4">
<![CDATA[
.split8:898 %zext_ln63_10 = zext i4 %add_ln63_6

]]></Node>
<StgValue><ssdm name="zext_ln63_10"/></StgValue>
</operation>

<operation id="1584" st_id="45" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:972 %add2_0_2 = fadd i32 %add1_0_2, i32 %mul7_0_2

]]></Node>
<StgValue><ssdm name="add2_0_2"/></StgValue>
</operation>

<operation id="1585" st_id="45" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1151 %add7_1 = fadd i32 %mul2_1, i32 %mul3_1

]]></Node>
<StgValue><ssdm name="add7_1"/></StgValue>
</operation>

<operation id="1586" st_id="45" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1162 %mul4_1 = fmul i32 %Layer2_Weights_CPU_load_33, i32 %bitcast_ln65_5

]]></Node>
<StgValue><ssdm name="mul4_1"/></StgValue>
</operation>

<operation id="1587" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32">
<![CDATA[
.split8:1173 %bitcast_ln66_5 = bitcast i32 %gmem0_addr_33_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_5"/></StgValue>
</operation>

<operation id="1588" st_id="45" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1174 %mul5_1 = fmul i32 %Layer2_Weights_CPU_load_34, i32 %bitcast_ln66_5

]]></Node>
<StgValue><ssdm name="mul5_1"/></StgValue>
</operation>

<operation id="1589" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1184 %gmem0_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_34

]]></Node>
<StgValue><ssdm name="gmem0_addr_34_read"/></StgValue>
</operation>

<operation id="1590" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1195 %gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_35_req"/></StgValue>
</operation>

<operation id="1591" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1207 %gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_36_req"/></StgValue>
</operation>

<operation id="1592" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1218 %gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_37_req"/></StgValue>
</operation>

<operation id="1593" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1230 %gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_38_req"/></StgValue>
</operation>

<operation id="1594" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1242 %gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_39_req"/></StgValue>
</operation>

<operation id="1595" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1254 %gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_40_req"/></StgValue>
</operation>

<operation id="1596" st_id="45" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1266 %gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_41_req"/></StgValue>
</operation>

<operation id="1597" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1271 %add_ln63_23 = add i8 %zext_ln63_10, i8 %select_ln55_7

]]></Node>
<StgValue><ssdm name="add_ln63_23"/></StgValue>
</operation>

<operation id="1598" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1272 %shl_ln63_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_23, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_7"/></StgValue>
</operation>

<operation id="1599" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="10">
<![CDATA[
.split8:1273 %zext_ln63_22 = zext i10 %shl_ln63_7

]]></Node>
<StgValue><ssdm name="zext_ln63_22"/></StgValue>
</operation>

<operation id="1600" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1274 %add_ln63_24 = add i64 %zext_ln63_22, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_24"/></StgValue>
</operation>

<operation id="1601" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1275 %trunc_ln63_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_24, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_7"/></StgValue>
</operation>

<operation id="1602" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="62">
<![CDATA[
.split8:1276 %sext_ln63_7 = sext i62 %trunc_ln63_7

]]></Node>
<StgValue><ssdm name="sext_ln63_7"/></StgValue>
</operation>

<operation id="1603" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1277 %gmem0_addr_42 = getelementptr i32 %gmem0, i64 %sext_ln63_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_42"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1604" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="13">
<![CDATA[
.split8:317 %Layer2_Weights_CPU_load_76 = load i13 %Layer2_Weights_CPU_addr_76

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_76"/></StgValue>
</operation>

<operation id="1605" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="13">
<![CDATA[
.split8:337 %Layer2_Weights_CPU_load_81 = load i13 %Layer2_Weights_CPU_addr_81

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_81"/></StgValue>
</operation>

<operation id="1606" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:350 %add_ln54_83 = add i13 %or_ln54_1, i13 84

]]></Node>
<StgValue><ssdm name="add_ln54_83"/></StgValue>
</operation>

<operation id="1607" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="13">
<![CDATA[
.split8:351 %zext_ln54_88 = zext i13 %add_ln54_83

]]></Node>
<StgValue><ssdm name="zext_ln54_88"/></StgValue>
</operation>

<operation id="1608" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:352 %Layer2_Weights_CPU_addr_85 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_88

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_85"/></StgValue>
</operation>

<operation id="1609" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="13">
<![CDATA[
.split8:353 %Layer2_Weights_CPU_load_85 = load i13 %Layer2_Weights_CPU_addr_85

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_85"/></StgValue>
</operation>

<operation id="1610" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:354 %add_ln54_84 = add i13 %or_ln54_1, i13 85

]]></Node>
<StgValue><ssdm name="add_ln54_84"/></StgValue>
</operation>

<operation id="1611" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="13">
<![CDATA[
.split8:355 %zext_ln54_89 = zext i13 %add_ln54_84

]]></Node>
<StgValue><ssdm name="zext_ln54_89"/></StgValue>
</operation>

<operation id="1612" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:356 %Layer2_Weights_CPU_addr_86 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_86"/></StgValue>
</operation>

<operation id="1613" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="13">
<![CDATA[
.split8:357 %Layer2_Weights_CPU_load_86 = load i13 %Layer2_Weights_CPU_addr_86

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_86"/></StgValue>
</operation>

<operation id="1614" st_id="46" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1124 %add3 = fadd i32 %add, i32 %add2_0_2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="1615" st_id="46" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1151 %add7_1 = fadd i32 %mul2_1, i32 %mul3_1

]]></Node>
<StgValue><ssdm name="add7_1"/></StgValue>
</operation>

<operation id="1616" st_id="46" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1174 %mul5_1 = fmul i32 %Layer2_Weights_CPU_load_34, i32 %bitcast_ln66_5

]]></Node>
<StgValue><ssdm name="mul5_1"/></StgValue>
</operation>

<operation id="1617" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32">
<![CDATA[
.split8:1185 %bitcast_ln67_5 = bitcast i32 %gmem0_addr_34_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_5"/></StgValue>
</operation>

<operation id="1618" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1186 %mul6_1 = fmul i32 %Layer2_Weights_CPU_load_35, i32 %bitcast_ln67_5

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="1619" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1196 %gmem0_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_35

]]></Node>
<StgValue><ssdm name="gmem0_addr_35_read"/></StgValue>
</operation>

<operation id="1620" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1207 %gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_36_req"/></StgValue>
</operation>

<operation id="1621" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1218 %gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_37_req"/></StgValue>
</operation>

<operation id="1622" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1230 %gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_38_req"/></StgValue>
</operation>

<operation id="1623" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1242 %gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_39_req"/></StgValue>
</operation>

<operation id="1624" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1254 %gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_40_req"/></StgValue>
</operation>

<operation id="1625" st_id="46" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1266 %gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_41_req"/></StgValue>
</operation>

<operation id="1626" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1278 %gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_42_req"/></StgValue>
</operation>

<operation id="1627" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="9" op_0_bw="8">
<![CDATA[
.split8:1283 %zext_ln64_24 = zext i8 %add_ln63_18

]]></Node>
<StgValue><ssdm name="zext_ln64_24"/></StgValue>
</operation>

<operation id="1628" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1284 %add_ln64_24 = add i9 %zext_ln64_24, i9 171

]]></Node>
<StgValue><ssdm name="add_ln64_24"/></StgValue>
</operation>

<operation id="1629" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1285 %shl_ln64_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_24, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_7"/></StgValue>
</operation>

<operation id="1630" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="11">
<![CDATA[
.split8:1286 %zext_ln64_25 = zext i11 %shl_ln64_7

]]></Node>
<StgValue><ssdm name="zext_ln64_25"/></StgValue>
</operation>

<operation id="1631" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1287 %add_ln64_25 = add i64 %zext_ln64_25, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_25"/></StgValue>
</operation>

<operation id="1632" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1288 %trunc_ln64_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_25, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_7"/></StgValue>
</operation>

<operation id="1633" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="62">
<![CDATA[
.split8:1289 %sext_ln64_7 = sext i62 %trunc_ln64_7

]]></Node>
<StgValue><ssdm name="sext_ln64_7"/></StgValue>
</operation>

<operation id="1634" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1290 %gmem0_addr_43 = getelementptr i32 %gmem0, i64 %sext_ln64_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_43"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1635" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="13">
<![CDATA[
.split8:353 %Layer2_Weights_CPU_load_85 = load i13 %Layer2_Weights_CPU_addr_85

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_85"/></StgValue>
</operation>

<operation id="1636" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="13">
<![CDATA[
.split8:357 %Layer2_Weights_CPU_load_86 = load i13 %Layer2_Weights_CPU_addr_86

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_86"/></StgValue>
</operation>

<operation id="1637" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:386 %add_ln54_92 = add i13 %or_ln54_1, i13 93

]]></Node>
<StgValue><ssdm name="add_ln54_92"/></StgValue>
</operation>

<operation id="1638" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="13">
<![CDATA[
.split8:387 %zext_ln54_97 = zext i13 %add_ln54_92

]]></Node>
<StgValue><ssdm name="zext_ln54_97"/></StgValue>
</operation>

<operation id="1639" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:388 %Layer2_Weights_CPU_addr_94 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_97

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_94"/></StgValue>
</operation>

<operation id="1640" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="13">
<![CDATA[
.split8:389 %Layer2_Weights_CPU_load_94 = load i13 %Layer2_Weights_CPU_addr_94

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_94"/></StgValue>
</operation>

<operation id="1641" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:410 %add_ln54_98 = add i13 %or_ln54_1, i13 99

]]></Node>
<StgValue><ssdm name="add_ln54_98"/></StgValue>
</operation>

<operation id="1642" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="13">
<![CDATA[
.split8:411 %zext_ln54_103 = zext i13 %add_ln54_98

]]></Node>
<StgValue><ssdm name="zext_ln54_103"/></StgValue>
</operation>

<operation id="1643" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:412 %Layer2_Weights_CPU_addr_100 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_103

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_100"/></StgValue>
</operation>

<operation id="1644" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="13">
<![CDATA[
.split8:413 %Layer2_Weights_CPU_load_100 = load i13 %Layer2_Weights_CPU_addr_100

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_100"/></StgValue>
</operation>

<operation id="1645" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32">
<![CDATA[
.split8:1032 %bitcast_ln67_3 = bitcast i32 %gmem0_addr_22_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_3"/></StgValue>
</operation>

<operation id="1646" st_id="47" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1033 %mul6_0_3 = fmul i32 %Layer2_Weights_CPU_load_23, i32 %bitcast_ln67_3

]]></Node>
<StgValue><ssdm name="mul6_0_3"/></StgValue>
</operation>

<operation id="1647" st_id="47" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1124 %add3 = fadd i32 %add, i32 %add2_0_2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="1648" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="10" op_0_bw="8">
<![CDATA[
.split8:1129 %zext_ln63_19 = zext i8 %add_ln63_18

]]></Node>
<StgValue><ssdm name="zext_ln63_19"/></StgValue>
</operation>

<operation id="1649" st_id="47" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1151 %add7_1 = fadd i32 %mul2_1, i32 %mul3_1

]]></Node>
<StgValue><ssdm name="add7_1"/></StgValue>
</operation>

<operation id="1650" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1186 %mul6_1 = fmul i32 %Layer2_Weights_CPU_load_35, i32 %bitcast_ln67_5

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="1651" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1208 %gmem0_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_36

]]></Node>
<StgValue><ssdm name="gmem0_addr_36_read"/></StgValue>
</operation>

<operation id="1652" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1218 %gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_37_req"/></StgValue>
</operation>

<operation id="1653" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1230 %gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_38_req"/></StgValue>
</operation>

<operation id="1654" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1242 %gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_39_req"/></StgValue>
</operation>

<operation id="1655" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1254 %gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_40_req"/></StgValue>
</operation>

<operation id="1656" st_id="47" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1266 %gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_41_req"/></StgValue>
</operation>

<operation id="1657" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1278 %gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_42_req"/></StgValue>
</operation>

<operation id="1658" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1291 %gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_43_req"/></StgValue>
</operation>

<operation id="1659" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1296 %add_ln65_23 = add i10 %zext_ln63_19, i10 340

]]></Node>
<StgValue><ssdm name="add_ln65_23"/></StgValue>
</operation>

<operation id="1660" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1297 %shl_ln65_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln65_23, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_7"/></StgValue>
</operation>

<operation id="1661" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="12">
<![CDATA[
.split8:1298 %zext_ln65_7 = zext i12 %shl_ln65_7

]]></Node>
<StgValue><ssdm name="zext_ln65_7"/></StgValue>
</operation>

<operation id="1662" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1299 %add_ln65_24 = add i64 %zext_ln65_7, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_24"/></StgValue>
</operation>

<operation id="1663" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1300 %trunc_ln65_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_24, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_7"/></StgValue>
</operation>

<operation id="1664" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="62">
<![CDATA[
.split8:1301 %sext_ln65_7 = sext i62 %trunc_ln65_7

]]></Node>
<StgValue><ssdm name="sext_ln65_7"/></StgValue>
</operation>

<operation id="1665" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1302 %gmem0_addr_44 = getelementptr i32 %gmem0, i64 %sext_ln65_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_44"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1666" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="13">
<![CDATA[
.split8:389 %Layer2_Weights_CPU_load_94 = load i13 %Layer2_Weights_CPU_addr_94

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_94"/></StgValue>
</operation>

<operation id="1667" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="13">
<![CDATA[
.split8:413 %Layer2_Weights_CPU_load_100 = load i13 %Layer2_Weights_CPU_addr_100

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_100"/></StgValue>
</operation>

<operation id="1668" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:430 %add_ln54_103 = add i13 %or_ln54_1, i13 104

]]></Node>
<StgValue><ssdm name="add_ln54_103"/></StgValue>
</operation>

<operation id="1669" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="13">
<![CDATA[
.split8:431 %zext_ln54_108 = zext i13 %add_ln54_103

]]></Node>
<StgValue><ssdm name="zext_ln54_108"/></StgValue>
</operation>

<operation id="1670" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:432 %Layer2_Weights_CPU_addr_105 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_108

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_105"/></StgValue>
</operation>

<operation id="1671" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="13">
<![CDATA[
.split8:433 %Layer2_Weights_CPU_load_105 = load i13 %Layer2_Weights_CPU_addr_105

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_105"/></StgValue>
</operation>

<operation id="1672" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:446 %add_ln54_107 = add i13 %or_ln54_1, i13 108

]]></Node>
<StgValue><ssdm name="add_ln54_107"/></StgValue>
</operation>

<operation id="1673" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="13">
<![CDATA[
.split8:447 %zext_ln54_112 = zext i13 %add_ln54_107

]]></Node>
<StgValue><ssdm name="zext_ln54_112"/></StgValue>
</operation>

<operation id="1674" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:448 %Layer2_Weights_CPU_addr_109 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_112

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_109"/></StgValue>
</operation>

<operation id="1675" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="13">
<![CDATA[
.split8:449 %Layer2_Weights_CPU_load_109 = load i13 %Layer2_Weights_CPU_addr_109

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_109"/></StgValue>
</operation>

<operation id="1676" st_id="48" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1033 %mul6_0_3 = fmul i32 %Layer2_Weights_CPU_load_23, i32 %bitcast_ln67_3

]]></Node>
<StgValue><ssdm name="mul6_0_3"/></StgValue>
</operation>

<operation id="1677" st_id="48" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1124 %add3 = fadd i32 %add, i32 %add2_0_2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="1678" st_id="48" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1163 %add8_1 = fadd i32 %add7_1, i32 %mul4_1

]]></Node>
<StgValue><ssdm name="add8_1"/></StgValue>
</operation>

<operation id="1679" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32">
<![CDATA[
.split8:1209 %bitcast_ln63_6 = bitcast i32 %gmem0_addr_36_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_6"/></StgValue>
</operation>

<operation id="1680" st_id="48" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1210 %mul2_1_1 = fmul i32 %Layer2_Weights_CPU_load_37, i32 %bitcast_ln63_6

]]></Node>
<StgValue><ssdm name="mul2_1_1"/></StgValue>
</operation>

<operation id="1681" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1219 %gmem0_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_37

]]></Node>
<StgValue><ssdm name="gmem0_addr_37_read"/></StgValue>
</operation>

<operation id="1682" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1230 %gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_38_req"/></StgValue>
</operation>

<operation id="1683" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1242 %gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_39_req"/></StgValue>
</operation>

<operation id="1684" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1254 %gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_40_req"/></StgValue>
</operation>

<operation id="1685" st_id="48" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1266 %gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_41_req"/></StgValue>
</operation>

<operation id="1686" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1278 %gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_42_req"/></StgValue>
</operation>

<operation id="1687" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1291 %gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_43_req"/></StgValue>
</operation>

<operation id="1688" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1303 %gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_44_req"/></StgValue>
</operation>

<operation id="1689" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1308 %add_ln66_24 = add i10 %zext_ln63_19, i10 509

]]></Node>
<StgValue><ssdm name="add_ln66_24"/></StgValue>
</operation>

<operation id="1690" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1309 %shl_ln66_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_24, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_7"/></StgValue>
</operation>

<operation id="1691" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="12">
<![CDATA[
.split8:1310 %zext_ln66_7 = zext i12 %shl_ln66_7

]]></Node>
<StgValue><ssdm name="zext_ln66_7"/></StgValue>
</operation>

<operation id="1692" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1311 %add_ln66_25 = add i64 %zext_ln66_7, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_25"/></StgValue>
</operation>

<operation id="1693" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1312 %trunc_ln66_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_25, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_7"/></StgValue>
</operation>

<operation id="1694" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="62">
<![CDATA[
.split8:1313 %sext_ln66_7 = sext i62 %trunc_ln66_7

]]></Node>
<StgValue><ssdm name="sext_ln66_7"/></StgValue>
</operation>

<operation id="1695" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1314 %gmem0_addr_45 = getelementptr i32 %gmem0, i64 %sext_ln66_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_45"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1696" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="13">
<![CDATA[
.split8:433 %Layer2_Weights_CPU_load_105 = load i13 %Layer2_Weights_CPU_addr_105

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_105"/></StgValue>
</operation>

<operation id="1697" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="13">
<![CDATA[
.split8:449 %Layer2_Weights_CPU_load_109 = load i13 %Layer2_Weights_CPU_addr_109

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_109"/></StgValue>
</operation>

<operation id="1698" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:450 %add_ln54_108 = add i13 %or_ln54_1, i13 109

]]></Node>
<StgValue><ssdm name="add_ln54_108"/></StgValue>
</operation>

<operation id="1699" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="13">
<![CDATA[
.split8:451 %zext_ln54_113 = zext i13 %add_ln54_108

]]></Node>
<StgValue><ssdm name="zext_ln54_113"/></StgValue>
</operation>

<operation id="1700" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:452 %Layer2_Weights_CPU_addr_110 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_113

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_110"/></StgValue>
</operation>

<operation id="1701" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="13">
<![CDATA[
.split8:453 %Layer2_Weights_CPU_load_110 = load i13 %Layer2_Weights_CPU_addr_110

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_110"/></StgValue>
</operation>

<operation id="1702" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:502 %add_ln54_121 = add i13 %or_ln54_1, i13 122

]]></Node>
<StgValue><ssdm name="add_ln54_121"/></StgValue>
</operation>

<operation id="1703" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="13">
<![CDATA[
.split8:503 %zext_ln54_126 = zext i13 %add_ln54_121

]]></Node>
<StgValue><ssdm name="zext_ln54_126"/></StgValue>
</operation>

<operation id="1704" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:504 %Layer2_Weights_CPU_addr_123 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_126

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_123"/></StgValue>
</operation>

<operation id="1705" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="13">
<![CDATA[
.split8:505 %Layer2_Weights_CPU_load_123 = load i13 %Layer2_Weights_CPU_addr_123

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_123"/></StgValue>
</operation>

<operation id="1706" st_id="49" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1034 %add1_0_3 = fadd i32 %add9_0_3, i32 %mul6_0_3

]]></Node>
<StgValue><ssdm name="add1_0_3"/></StgValue>
</operation>

<operation id="1707" st_id="49" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1163 %add8_1 = fadd i32 %add7_1, i32 %mul4_1

]]></Node>
<StgValue><ssdm name="add8_1"/></StgValue>
</operation>

<operation id="1708" st_id="49" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1210 %mul2_1_1 = fmul i32 %Layer2_Weights_CPU_load_37, i32 %bitcast_ln63_6

]]></Node>
<StgValue><ssdm name="mul2_1_1"/></StgValue>
</operation>

<operation id="1709" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32">
<![CDATA[
.split8:1220 %bitcast_ln64_6 = bitcast i32 %gmem0_addr_37_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_6"/></StgValue>
</operation>

<operation id="1710" st_id="49" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1221 %mul3_1_1 = fmul i32 %Layer2_Weights_CPU_load_38, i32 %bitcast_ln64_6

]]></Node>
<StgValue><ssdm name="mul3_1_1"/></StgValue>
</operation>

<operation id="1711" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1231 %gmem0_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_38

]]></Node>
<StgValue><ssdm name="gmem0_addr_38_read"/></StgValue>
</operation>

<operation id="1712" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1242 %gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_39_req"/></StgValue>
</operation>

<operation id="1713" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1254 %gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_40_req"/></StgValue>
</operation>

<operation id="1714" st_id="49" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1266 %gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_41_req"/></StgValue>
</operation>

<operation id="1715" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1278 %gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_42_req"/></StgValue>
</operation>

<operation id="1716" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1291 %gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_43_req"/></StgValue>
</operation>

<operation id="1717" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1303 %gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_44_req"/></StgValue>
</operation>

<operation id="1718" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1315 %gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_45_req"/></StgValue>
</operation>

<operation id="1719" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1320 %add_ln67_24 = add i10 %zext_ln63_19, i10 678

]]></Node>
<StgValue><ssdm name="add_ln67_24"/></StgValue>
</operation>

<operation id="1720" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1321 %shl_ln67_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_24, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_7"/></StgValue>
</operation>

<operation id="1721" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="12">
<![CDATA[
.split8:1322 %zext_ln67_7 = zext i12 %shl_ln67_7

]]></Node>
<StgValue><ssdm name="zext_ln67_7"/></StgValue>
</operation>

<operation id="1722" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1323 %add_ln67_25 = add i64 %zext_ln67_7, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_25"/></StgValue>
</operation>

<operation id="1723" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1324 %trunc_ln67_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_25, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_7"/></StgValue>
</operation>

<operation id="1724" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="62">
<![CDATA[
.split8:1325 %sext_ln67_7 = sext i62 %trunc_ln67_7

]]></Node>
<StgValue><ssdm name="sext_ln67_7"/></StgValue>
</operation>

<operation id="1725" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1326 %gmem0_addr_46 = getelementptr i32 %gmem0, i64 %sext_ln67_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_46"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1726" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="13">
<![CDATA[
.split8:453 %Layer2_Weights_CPU_load_110 = load i13 %Layer2_Weights_CPU_addr_110

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_110"/></StgValue>
</operation>

<operation id="1727" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="13">
<![CDATA[
.split8:505 %Layer2_Weights_CPU_load_123 = load i13 %Layer2_Weights_CPU_addr_123

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_123"/></StgValue>
</operation>

<operation id="1728" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:526 %add_ln54_127 = add i13 %or_ln54_1, i13 128

]]></Node>
<StgValue><ssdm name="add_ln54_127"/></StgValue>
</operation>

<operation id="1729" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="13">
<![CDATA[
.split8:527 %zext_ln54_132 = zext i13 %add_ln54_127

]]></Node>
<StgValue><ssdm name="zext_ln54_132"/></StgValue>
</operation>

<operation id="1730" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:528 %Layer2_Weights_CPU_addr_129 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_132

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_129"/></StgValue>
</operation>

<operation id="1731" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="13">
<![CDATA[
.split8:529 %Layer2_Weights_CPU_load_129 = load i13 %Layer2_Weights_CPU_addr_129

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_129"/></StgValue>
</operation>

<operation id="1732" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:542 %add_ln54_131 = add i13 %or_ln54_1, i13 132

]]></Node>
<StgValue><ssdm name="add_ln54_131"/></StgValue>
</operation>

<operation id="1733" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="13">
<![CDATA[
.split8:543 %zext_ln54_136 = zext i13 %add_ln54_131

]]></Node>
<StgValue><ssdm name="zext_ln54_136"/></StgValue>
</operation>

<operation id="1734" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:544 %Layer2_Weights_CPU_addr_133 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_136

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_133"/></StgValue>
</operation>

<operation id="1735" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="13">
<![CDATA[
.split8:545 %Layer2_Weights_CPU_load_133 = load i13 %Layer2_Weights_CPU_addr_133

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_133"/></StgValue>
</operation>

<operation id="1736" st_id="50" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1034 %add1_0_3 = fadd i32 %add9_0_3, i32 %mul6_0_3

]]></Node>
<StgValue><ssdm name="add1_0_3"/></StgValue>
</operation>

<operation id="1737" st_id="50" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1163 %add8_1 = fadd i32 %add7_1, i32 %mul4_1

]]></Node>
<StgValue><ssdm name="add8_1"/></StgValue>
</operation>

<operation id="1738" st_id="50" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1221 %mul3_1_1 = fmul i32 %Layer2_Weights_CPU_load_38, i32 %bitcast_ln64_6

]]></Node>
<StgValue><ssdm name="mul3_1_1"/></StgValue>
</operation>

<operation id="1739" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32">
<![CDATA[
.split8:1232 %bitcast_ln65_6 = bitcast i32 %gmem0_addr_38_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_6"/></StgValue>
</operation>

<operation id="1740" st_id="50" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1233 %mul4_1_1 = fmul i32 %Layer2_Weights_CPU_load_39, i32 %bitcast_ln65_6

]]></Node>
<StgValue><ssdm name="mul4_1_1"/></StgValue>
</operation>

<operation id="1741" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1243 %gmem0_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_39

]]></Node>
<StgValue><ssdm name="gmem0_addr_39_read"/></StgValue>
</operation>

<operation id="1742" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1254 %gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_40_req"/></StgValue>
</operation>

<operation id="1743" st_id="50" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1266 %gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_41_req"/></StgValue>
</operation>

<operation id="1744" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1278 %gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_42_req"/></StgValue>
</operation>

<operation id="1745" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="11" op_0_bw="8">
<![CDATA[
.split8:1282 %zext_ln64_23 = zext i8 %add_ln63_18

]]></Node>
<StgValue><ssdm name="zext_ln64_23"/></StgValue>
</operation>

<operation id="1746" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1291 %gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_43_req"/></StgValue>
</operation>

<operation id="1747" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1303 %gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_44_req"/></StgValue>
</operation>

<operation id="1748" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1315 %gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_45_req"/></StgValue>
</operation>

<operation id="1749" st_id="50" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1327 %gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_46_req"/></StgValue>
</operation>

<operation id="1750" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:1332 %add_ln68_22 = add i11 %zext_ln64_23, i11 847

]]></Node>
<StgValue><ssdm name="add_ln68_22"/></StgValue>
</operation>

<operation id="1751" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split8:1333 %shl_ln68_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln68_22, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln68_7"/></StgValue>
</operation>

<operation id="1752" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="13">
<![CDATA[
.split8:1334 %zext_ln68_7 = zext i13 %shl_ln68_7

]]></Node>
<StgValue><ssdm name="zext_ln68_7"/></StgValue>
</operation>

<operation id="1753" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1335 %add_ln68_23 = add i64 %zext_ln68_7, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_23"/></StgValue>
</operation>

<operation id="1754" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1336 %trunc_ln68_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_23, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_7"/></StgValue>
</operation>

<operation id="1755" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="62">
<![CDATA[
.split8:1337 %sext_ln68_7 = sext i62 %trunc_ln68_7

]]></Node>
<StgValue><ssdm name="sext_ln68_7"/></StgValue>
</operation>

<operation id="1756" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1338 %gmem0_addr_47 = getelementptr i32 %gmem0, i64 %sext_ln68_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_47"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1757" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:106 %add_ln54_22 = add i13 %or_ln54_1, i13 23

]]></Node>
<StgValue><ssdm name="add_ln54_22"/></StgValue>
</operation>

<operation id="1758" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="13">
<![CDATA[
.split8:107 %zext_ln54_27 = zext i13 %add_ln54_22

]]></Node>
<StgValue><ssdm name="zext_ln54_27"/></StgValue>
</operation>

<operation id="1759" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:108 %Layer2_Weights_CPU_addr_24 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_24"/></StgValue>
</operation>

<operation id="1760" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="13">
<![CDATA[
.split8:109 %Layer2_Weights_CPU_load_24 = load i13 %Layer2_Weights_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_24"/></StgValue>
</operation>

<operation id="1761" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="13">
<![CDATA[
.split8:529 %Layer2_Weights_CPU_load_129 = load i13 %Layer2_Weights_CPU_addr_129

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_129"/></StgValue>
</operation>

<operation id="1762" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="13">
<![CDATA[
.split8:545 %Layer2_Weights_CPU_load_133 = load i13 %Layer2_Weights_CPU_addr_133

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_133"/></StgValue>
</operation>

<operation id="1763" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:546 %add_ln54_132 = add i13 %or_ln54_1, i13 133

]]></Node>
<StgValue><ssdm name="add_ln54_132"/></StgValue>
</operation>

<operation id="1764" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="13">
<![CDATA[
.split8:547 %zext_ln54_137 = zext i13 %add_ln54_132

]]></Node>
<StgValue><ssdm name="zext_ln54_137"/></StgValue>
</operation>

<operation id="1765" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:548 %Layer2_Weights_CPU_addr_134 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_137

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_134"/></StgValue>
</operation>

<operation id="1766" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="13">
<![CDATA[
.split8:549 %Layer2_Weights_CPU_load_134 = load i13 %Layer2_Weights_CPU_addr_134

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_134"/></StgValue>
</operation>

<operation id="1767" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="4">
<![CDATA[
.split8:974 %zext_ln63_13 = zext i4 %add_ln63_10

]]></Node>
<StgValue><ssdm name="zext_ln63_13"/></StgValue>
</operation>

<operation id="1768" st_id="51" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1034 %add1_0_3 = fadd i32 %add9_0_3, i32 %mul6_0_3

]]></Node>
<StgValue><ssdm name="add1_0_3"/></StgValue>
</operation>

<operation id="1769" st_id="51" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1222 %add7_1_1 = fadd i32 %mul2_1_1, i32 %mul3_1_1

]]></Node>
<StgValue><ssdm name="add7_1_1"/></StgValue>
</operation>

<operation id="1770" st_id="51" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1233 %mul4_1_1 = fmul i32 %Layer2_Weights_CPU_load_39, i32 %bitcast_ln65_6

]]></Node>
<StgValue><ssdm name="mul4_1_1"/></StgValue>
</operation>

<operation id="1771" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32">
<![CDATA[
.split8:1244 %bitcast_ln66_6 = bitcast i32 %gmem0_addr_39_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_6"/></StgValue>
</operation>

<operation id="1772" st_id="51" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1245 %mul5_1_1 = fmul i32 %Layer2_Weights_CPU_load_40, i32 %bitcast_ln66_6

]]></Node>
<StgValue><ssdm name="mul5_1_1"/></StgValue>
</operation>

<operation id="1773" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1255 %gmem0_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_40

]]></Node>
<StgValue><ssdm name="gmem0_addr_40_read"/></StgValue>
</operation>

<operation id="1774" st_id="51" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1266 %gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_41_req"/></StgValue>
</operation>

<operation id="1775" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1278 %gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_42_req"/></StgValue>
</operation>

<operation id="1776" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1291 %gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_43_req"/></StgValue>
</operation>

<operation id="1777" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1303 %gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_44_req"/></StgValue>
</operation>

<operation id="1778" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1315 %gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_45_req"/></StgValue>
</operation>

<operation id="1779" st_id="51" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1327 %gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_46_req"/></StgValue>
</operation>

<operation id="1780" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1339 %gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_47_req"/></StgValue>
</operation>

<operation id="1781" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1344 %add_ln63_25 = add i8 %zext_ln63_13, i8 %select_ln55_7

]]></Node>
<StgValue><ssdm name="add_ln63_25"/></StgValue>
</operation>

<operation id="1782" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1345 %shl_ln63_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_25, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_8"/></StgValue>
</operation>

<operation id="1783" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="10">
<![CDATA[
.split8:1346 %zext_ln63_23 = zext i10 %shl_ln63_8

]]></Node>
<StgValue><ssdm name="zext_ln63_23"/></StgValue>
</operation>

<operation id="1784" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1347 %add_ln63_26 = add i64 %zext_ln63_23, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_26"/></StgValue>
</operation>

<operation id="1785" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1348 %trunc_ln63_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_26, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_8"/></StgValue>
</operation>

<operation id="1786" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="64" op_0_bw="62">
<![CDATA[
.split8:1349 %sext_ln63_8 = sext i62 %trunc_ln63_8

]]></Node>
<StgValue><ssdm name="sext_ln63_8"/></StgValue>
</operation>

<operation id="1787" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1350 %gmem0_addr_48 = getelementptr i32 %gmem0, i64 %sext_ln63_8

]]></Node>
<StgValue><ssdm name="gmem0_addr_48"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1788" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="13">
<![CDATA[
.split8:109 %Layer2_Weights_CPU_load_24 = load i13 %Layer2_Weights_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_24"/></StgValue>
</operation>

<operation id="1789" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:126 %add_ln54_27 = add i13 %or_ln54_1, i13 28

]]></Node>
<StgValue><ssdm name="add_ln54_27"/></StgValue>
</operation>

<operation id="1790" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="13">
<![CDATA[
.split8:127 %zext_ln54_32 = zext i13 %add_ln54_27

]]></Node>
<StgValue><ssdm name="zext_ln54_32"/></StgValue>
</operation>

<operation id="1791" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:128 %Layer2_Weights_CPU_addr_29 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_29"/></StgValue>
</operation>

<operation id="1792" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="13">
<![CDATA[
.split8:129 %Layer2_Weights_CPU_load_29 = load i13 %Layer2_Weights_CPU_addr_29

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_29"/></StgValue>
</operation>

<operation id="1793" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:202 %add_ln54_46 = add i13 %or_ln54_1, i13 47

]]></Node>
<StgValue><ssdm name="add_ln54_46"/></StgValue>
</operation>

<operation id="1794" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="13">
<![CDATA[
.split8:203 %zext_ln54_51 = zext i13 %add_ln54_46

]]></Node>
<StgValue><ssdm name="zext_ln54_51"/></StgValue>
</operation>

<operation id="1795" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:204 %Layer2_Weights_CPU_addr_48 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_48"/></StgValue>
</operation>

<operation id="1796" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="13">
<![CDATA[
.split8:205 %Layer2_Weights_CPU_load_48 = load i13 %Layer2_Weights_CPU_addr_48

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_48"/></StgValue>
</operation>

<operation id="1797" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="13">
<![CDATA[
.split8:549 %Layer2_Weights_CPU_load_134 = load i13 %Layer2_Weights_CPU_addr_134

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_134"/></StgValue>
</operation>

<operation id="1798" st_id="52" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1175 %add9_1 = fadd i32 %add8_1, i32 %mul5_1

]]></Node>
<StgValue><ssdm name="add9_1"/></StgValue>
</operation>

<operation id="1799" st_id="52" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1222 %add7_1_1 = fadd i32 %mul2_1_1, i32 %mul3_1_1

]]></Node>
<StgValue><ssdm name="add7_1_1"/></StgValue>
</operation>

<operation id="1800" st_id="52" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1245 %mul5_1_1 = fmul i32 %Layer2_Weights_CPU_load_40, i32 %bitcast_ln66_6

]]></Node>
<StgValue><ssdm name="mul5_1_1"/></StgValue>
</operation>

<operation id="1801" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32">
<![CDATA[
.split8:1256 %bitcast_ln67_6 = bitcast i32 %gmem0_addr_40_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_6"/></StgValue>
</operation>

<operation id="1802" st_id="52" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1257 %mul6_1_1 = fmul i32 %Layer2_Weights_CPU_load_41, i32 %bitcast_ln67_6

]]></Node>
<StgValue><ssdm name="mul6_1_1"/></StgValue>
</operation>

<operation id="1803" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1267 %gmem0_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_41

]]></Node>
<StgValue><ssdm name="gmem0_addr_41_read"/></StgValue>
</operation>

<operation id="1804" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1278 %gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_42_req"/></StgValue>
</operation>

<operation id="1805" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1291 %gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_43_req"/></StgValue>
</operation>

<operation id="1806" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1303 %gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_44_req"/></StgValue>
</operation>

<operation id="1807" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1315 %gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_45_req"/></StgValue>
</operation>

<operation id="1808" st_id="52" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1327 %gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_46_req"/></StgValue>
</operation>

<operation id="1809" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1339 %gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_47_req"/></StgValue>
</operation>

<operation id="1810" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1351 %gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_48_req"/></StgValue>
</operation>

<operation id="1811" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1355 %add_ln64_26 = add i9 %zext_ln64_24, i9 172

]]></Node>
<StgValue><ssdm name="add_ln64_26"/></StgValue>
</operation>

<operation id="1812" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1356 %shl_ln64_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_26, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_8"/></StgValue>
</operation>

<operation id="1813" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="11">
<![CDATA[
.split8:1357 %zext_ln64_26 = zext i11 %shl_ln64_8

]]></Node>
<StgValue><ssdm name="zext_ln64_26"/></StgValue>
</operation>

<operation id="1814" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1358 %add_ln64_27 = add i64 %zext_ln64_26, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_27"/></StgValue>
</operation>

<operation id="1815" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1359 %trunc_ln64_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_8"/></StgValue>
</operation>

<operation id="1816" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="62">
<![CDATA[
.split8:1360 %sext_ln64_8 = sext i62 %trunc_ln64_8

]]></Node>
<StgValue><ssdm name="sext_ln64_8"/></StgValue>
</operation>

<operation id="1817" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1361 %gmem0_addr_49 = getelementptr i32 %gmem0, i64 %sext_ln64_8

]]></Node>
<StgValue><ssdm name="gmem0_addr_49"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1818" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="13">
<![CDATA[
.split8:129 %Layer2_Weights_CPU_load_29 = load i13 %Layer2_Weights_CPU_addr_29

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_29"/></StgValue>
</operation>

<operation id="1819" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="13">
<![CDATA[
.split8:205 %Layer2_Weights_CPU_load_48 = load i13 %Layer2_Weights_CPU_addr_48

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_48"/></StgValue>
</operation>

<operation id="1820" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:222 %add_ln54_51 = add i13 %or_ln54_1, i13 52

]]></Node>
<StgValue><ssdm name="add_ln54_51"/></StgValue>
</operation>

<operation id="1821" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="13">
<![CDATA[
.split8:223 %zext_ln54_56 = zext i13 %add_ln54_51

]]></Node>
<StgValue><ssdm name="zext_ln54_56"/></StgValue>
</operation>

<operation id="1822" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:224 %Layer2_Weights_CPU_addr_53 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_53"/></StgValue>
</operation>

<operation id="1823" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="13">
<![CDATA[
.split8:225 %Layer2_Weights_CPU_load_53 = load i13 %Layer2_Weights_CPU_addr_53

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_53"/></StgValue>
</operation>

<operation id="1824" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:242 %add_ln54_56 = add i13 %or_ln54_1, i13 57

]]></Node>
<StgValue><ssdm name="add_ln54_56"/></StgValue>
</operation>

<operation id="1825" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="13">
<![CDATA[
.split8:243 %zext_ln54_61 = zext i13 %add_ln54_56

]]></Node>
<StgValue><ssdm name="zext_ln54_61"/></StgValue>
</operation>

<operation id="1826" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:244 %Layer2_Weights_CPU_addr_58 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_58"/></StgValue>
</operation>

<operation id="1827" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="13">
<![CDATA[
.split8:245 %Layer2_Weights_CPU_load_58 = load i13 %Layer2_Weights_CPU_addr_58

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_58"/></StgValue>
</operation>

<operation id="1828" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32">
<![CDATA[
.split8:1095 %bitcast_ln66_4 = bitcast i32 %gmem0_addr_27_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_4"/></StgValue>
</operation>

<operation id="1829" st_id="53" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1096 %mul5_0_4 = fmul i32 %Layer2_Weights_CPU_load_28, i32 %bitcast_ln66_4

]]></Node>
<StgValue><ssdm name="mul5_0_4"/></StgValue>
</operation>

<operation id="1830" st_id="53" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1175 %add9_1 = fadd i32 %add8_1, i32 %mul5_1

]]></Node>
<StgValue><ssdm name="add9_1"/></StgValue>
</operation>

<operation id="1831" st_id="53" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1222 %add7_1_1 = fadd i32 %mul2_1_1, i32 %mul3_1_1

]]></Node>
<StgValue><ssdm name="add7_1_1"/></StgValue>
</operation>

<operation id="1832" st_id="53" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1257 %mul6_1_1 = fmul i32 %Layer2_Weights_CPU_load_41, i32 %bitcast_ln67_6

]]></Node>
<StgValue><ssdm name="mul6_1_1"/></StgValue>
</operation>

<operation id="1833" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1279 %gmem0_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_42

]]></Node>
<StgValue><ssdm name="gmem0_addr_42_read"/></StgValue>
</operation>

<operation id="1834" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1291 %gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_43_req"/></StgValue>
</operation>

<operation id="1835" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1303 %gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_44_req"/></StgValue>
</operation>

<operation id="1836" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1315 %gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_45_req"/></StgValue>
</operation>

<operation id="1837" st_id="53" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1327 %gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_46_req"/></StgValue>
</operation>

<operation id="1838" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1339 %gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_47_req"/></StgValue>
</operation>

<operation id="1839" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1351 %gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_48_req"/></StgValue>
</operation>

<operation id="1840" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1362 %gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_49_req"/></StgValue>
</operation>

<operation id="1841" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1367 %add_ln65_26 = add i10 %zext_ln63_19, i10 341

]]></Node>
<StgValue><ssdm name="add_ln65_26"/></StgValue>
</operation>

<operation id="1842" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1368 %shl_ln65_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln65_26, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_8"/></StgValue>
</operation>

<operation id="1843" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="12">
<![CDATA[
.split8:1369 %zext_ln65_8 = zext i12 %shl_ln65_8

]]></Node>
<StgValue><ssdm name="zext_ln65_8"/></StgValue>
</operation>

<operation id="1844" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1370 %add_ln65_27 = add i64 %zext_ln65_8, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_27"/></StgValue>
</operation>

<operation id="1845" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1371 %trunc_ln65_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_8"/></StgValue>
</operation>

<operation id="1846" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="62">
<![CDATA[
.split8:1372 %sext_ln65_8 = sext i62 %trunc_ln65_8

]]></Node>
<StgValue><ssdm name="sext_ln65_8"/></StgValue>
</operation>

<operation id="1847" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1373 %gmem0_addr_50 = getelementptr i32 %gmem0, i64 %sext_ln65_8

]]></Node>
<StgValue><ssdm name="gmem0_addr_50"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1848" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="13">
<![CDATA[
.split8:225 %Layer2_Weights_CPU_load_53 = load i13 %Layer2_Weights_CPU_addr_53

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_53"/></StgValue>
</operation>

<operation id="1849" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="13">
<![CDATA[
.split8:245 %Layer2_Weights_CPU_load_58 = load i13 %Layer2_Weights_CPU_addr_58

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_58"/></StgValue>
</operation>

<operation id="1850" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:274 %add_ln54_64 = add i13 %or_ln54_1, i13 65

]]></Node>
<StgValue><ssdm name="add_ln54_64"/></StgValue>
</operation>

<operation id="1851" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="13">
<![CDATA[
.split8:275 %zext_ln54_69 = zext i13 %add_ln54_64

]]></Node>
<StgValue><ssdm name="zext_ln54_69"/></StgValue>
</operation>

<operation id="1852" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:276 %Layer2_Weights_CPU_addr_66 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_66"/></StgValue>
</operation>

<operation id="1853" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="13">
<![CDATA[
.split8:277 %Layer2_Weights_CPU_load_66 = load i13 %Layer2_Weights_CPU_addr_66

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_66"/></StgValue>
</operation>

<operation id="1854" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:298 %add_ln54_70 = add i13 %or_ln54_1, i13 71

]]></Node>
<StgValue><ssdm name="add_ln54_70"/></StgValue>
</operation>

<operation id="1855" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="13">
<![CDATA[
.split8:299 %zext_ln54_75 = zext i13 %add_ln54_70

]]></Node>
<StgValue><ssdm name="zext_ln54_75"/></StgValue>
</operation>

<operation id="1856" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:300 %Layer2_Weights_CPU_addr_72 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_72"/></StgValue>
</operation>

<operation id="1857" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="13">
<![CDATA[
.split8:301 %Layer2_Weights_CPU_load_72 = load i13 %Layer2_Weights_CPU_addr_72

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_72"/></StgValue>
</operation>

<operation id="1858" st_id="54" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1096 %mul5_0_4 = fmul i32 %Layer2_Weights_CPU_load_28, i32 %bitcast_ln66_4

]]></Node>
<StgValue><ssdm name="mul5_0_4"/></StgValue>
</operation>

<operation id="1859" st_id="54" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1175 %add9_1 = fadd i32 %add8_1, i32 %mul5_1

]]></Node>
<StgValue><ssdm name="add9_1"/></StgValue>
</operation>

<operation id="1860" st_id="54" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1234 %add8_1_1 = fadd i32 %add7_1_1, i32 %mul4_1_1

]]></Node>
<StgValue><ssdm name="add8_1_1"/></StgValue>
</operation>

<operation id="1861" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32">
<![CDATA[
.split8:1280 %bitcast_ln63_7 = bitcast i32 %gmem0_addr_42_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_7"/></StgValue>
</operation>

<operation id="1862" st_id="54" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1281 %mul2_1_2 = fmul i32 %Layer2_Weights_CPU_load_43, i32 %bitcast_ln63_7

]]></Node>
<StgValue><ssdm name="mul2_1_2"/></StgValue>
</operation>

<operation id="1863" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1292 %gmem0_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_43

]]></Node>
<StgValue><ssdm name="gmem0_addr_43_read"/></StgValue>
</operation>

<operation id="1864" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1303 %gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_44_req"/></StgValue>
</operation>

<operation id="1865" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1315 %gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_45_req"/></StgValue>
</operation>

<operation id="1866" st_id="54" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1327 %gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_46_req"/></StgValue>
</operation>

<operation id="1867" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1339 %gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_47_req"/></StgValue>
</operation>

<operation id="1868" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1351 %gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_48_req"/></StgValue>
</operation>

<operation id="1869" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1362 %gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_49_req"/></StgValue>
</operation>

<operation id="1870" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1374 %gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_50_req"/></StgValue>
</operation>

<operation id="1871" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1379 %add_ln66_26 = add i10 %zext_ln63_19, i10 510

]]></Node>
<StgValue><ssdm name="add_ln66_26"/></StgValue>
</operation>

<operation id="1872" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1380 %shl_ln66_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_26, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_8"/></StgValue>
</operation>

<operation id="1873" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="12">
<![CDATA[
.split8:1381 %zext_ln66_8 = zext i12 %shl_ln66_8

]]></Node>
<StgValue><ssdm name="zext_ln66_8"/></StgValue>
</operation>

<operation id="1874" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1382 %add_ln66_27 = add i64 %zext_ln66_8, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_27"/></StgValue>
</operation>

<operation id="1875" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1383 %trunc_ln66_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_8"/></StgValue>
</operation>

<operation id="1876" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="62">
<![CDATA[
.split8:1384 %sext_ln66_8 = sext i62 %trunc_ln66_8

]]></Node>
<StgValue><ssdm name="sext_ln66_8"/></StgValue>
</operation>

<operation id="1877" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1385 %gmem0_addr_51 = getelementptr i32 %gmem0, i64 %sext_ln66_8

]]></Node>
<StgValue><ssdm name="gmem0_addr_51"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1878" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="13">
<![CDATA[
.split8:277 %Layer2_Weights_CPU_load_66 = load i13 %Layer2_Weights_CPU_addr_66

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_66"/></StgValue>
</operation>

<operation id="1879" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="13">
<![CDATA[
.split8:301 %Layer2_Weights_CPU_load_72 = load i13 %Layer2_Weights_CPU_addr_72

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_72"/></StgValue>
</operation>

<operation id="1880" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:318 %add_ln54_75 = add i13 %or_ln54_1, i13 76

]]></Node>
<StgValue><ssdm name="add_ln54_75"/></StgValue>
</operation>

<operation id="1881" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="13">
<![CDATA[
.split8:319 %zext_ln54_80 = zext i13 %add_ln54_75

]]></Node>
<StgValue><ssdm name="zext_ln54_80"/></StgValue>
</operation>

<operation id="1882" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:320 %Layer2_Weights_CPU_addr_77 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_77"/></StgValue>
</operation>

<operation id="1883" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="13">
<![CDATA[
.split8:321 %Layer2_Weights_CPU_load_77 = load i13 %Layer2_Weights_CPU_addr_77

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_77"/></StgValue>
</operation>

<operation id="1884" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:338 %add_ln54_80 = add i13 %or_ln54_1, i13 81

]]></Node>
<StgValue><ssdm name="add_ln54_80"/></StgValue>
</operation>

<operation id="1885" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="13">
<![CDATA[
.split8:339 %zext_ln54_85 = zext i13 %add_ln54_80

]]></Node>
<StgValue><ssdm name="zext_ln54_85"/></StgValue>
</operation>

<operation id="1886" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:340 %Layer2_Weights_CPU_addr_82 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_82"/></StgValue>
</operation>

<operation id="1887" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="13">
<![CDATA[
.split8:341 %Layer2_Weights_CPU_load_82 = load i13 %Layer2_Weights_CPU_addr_82

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_82"/></StgValue>
</operation>

<operation id="1888" st_id="55" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1187 %add1_1 = fadd i32 %add9_1, i32 %mul6_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>

<operation id="1889" st_id="55" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1234 %add8_1_1 = fadd i32 %add7_1_1, i32 %mul4_1_1

]]></Node>
<StgValue><ssdm name="add8_1_1"/></StgValue>
</operation>

<operation id="1890" st_id="55" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1281 %mul2_1_2 = fmul i32 %Layer2_Weights_CPU_load_43, i32 %bitcast_ln63_7

]]></Node>
<StgValue><ssdm name="mul2_1_2"/></StgValue>
</operation>

<operation id="1891" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32">
<![CDATA[
.split8:1293 %bitcast_ln64_7 = bitcast i32 %gmem0_addr_43_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_7"/></StgValue>
</operation>

<operation id="1892" st_id="55" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1294 %mul3_1_2 = fmul i32 %Layer2_Weights_CPU_load_44, i32 %bitcast_ln64_7

]]></Node>
<StgValue><ssdm name="mul3_1_2"/></StgValue>
</operation>

<operation id="1893" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1304 %gmem0_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_44

]]></Node>
<StgValue><ssdm name="gmem0_addr_44_read"/></StgValue>
</operation>

<operation id="1894" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1315 %gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_45_req"/></StgValue>
</operation>

<operation id="1895" st_id="55" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1327 %gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_46_req"/></StgValue>
</operation>

<operation id="1896" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1339 %gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_47_req"/></StgValue>
</operation>

<operation id="1897" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1351 %gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_48_req"/></StgValue>
</operation>

<operation id="1898" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1362 %gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_49_req"/></StgValue>
</operation>

<operation id="1899" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1374 %gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_50_req"/></StgValue>
</operation>

<operation id="1900" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1386 %gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_51_req"/></StgValue>
</operation>

<operation id="1901" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1391 %add_ln67_26 = add i10 %zext_ln63_19, i10 679

]]></Node>
<StgValue><ssdm name="add_ln67_26"/></StgValue>
</operation>

<operation id="1902" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1392 %shl_ln67_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_26, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_8"/></StgValue>
</operation>

<operation id="1903" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="12">
<![CDATA[
.split8:1393 %zext_ln67_8 = zext i12 %shl_ln67_8

]]></Node>
<StgValue><ssdm name="zext_ln67_8"/></StgValue>
</operation>

<operation id="1904" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1394 %add_ln67_27 = add i64 %zext_ln67_8, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_27"/></StgValue>
</operation>

<operation id="1905" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1395 %trunc_ln67_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_8"/></StgValue>
</operation>

<operation id="1906" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="62">
<![CDATA[
.split8:1396 %sext_ln67_8 = sext i62 %trunc_ln67_8

]]></Node>
<StgValue><ssdm name="sext_ln67_8"/></StgValue>
</operation>

<operation id="1907" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1397 %gmem0_addr_52 = getelementptr i32 %gmem0, i64 %sext_ln67_8

]]></Node>
<StgValue><ssdm name="gmem0_addr_52"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1908" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="13">
<![CDATA[
.split8:321 %Layer2_Weights_CPU_load_77 = load i13 %Layer2_Weights_CPU_addr_77

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_77"/></StgValue>
</operation>

<operation id="1909" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="13">
<![CDATA[
.split8:341 %Layer2_Weights_CPU_load_82 = load i13 %Layer2_Weights_CPU_addr_82

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_82"/></StgValue>
</operation>

<operation id="1910" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:358 %add_ln54_85 = add i13 %or_ln54_1, i13 86

]]></Node>
<StgValue><ssdm name="add_ln54_85"/></StgValue>
</operation>

<operation id="1911" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="13">
<![CDATA[
.split8:359 %zext_ln54_90 = zext i13 %add_ln54_85

]]></Node>
<StgValue><ssdm name="zext_ln54_90"/></StgValue>
</operation>

<operation id="1912" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:360 %Layer2_Weights_CPU_addr_87 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_87"/></StgValue>
</operation>

<operation id="1913" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="13">
<![CDATA[
.split8:361 %Layer2_Weights_CPU_load_87 = load i13 %Layer2_Weights_CPU_addr_87

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_87"/></StgValue>
</operation>

<operation id="1914" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:390 %add_ln54_93 = add i13 %or_ln54_1, i13 94

]]></Node>
<StgValue><ssdm name="add_ln54_93"/></StgValue>
</operation>

<operation id="1915" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="13">
<![CDATA[
.split8:391 %zext_ln54_98 = zext i13 %add_ln54_93

]]></Node>
<StgValue><ssdm name="zext_ln54_98"/></StgValue>
</operation>

<operation id="1916" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:392 %Layer2_Weights_CPU_addr_95 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_95"/></StgValue>
</operation>

<operation id="1917" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="13">
<![CDATA[
.split8:393 %Layer2_Weights_CPU_load_95 = load i13 %Layer2_Weights_CPU_addr_95

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_95"/></StgValue>
</operation>

<operation id="1918" st_id="56" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1097 %add9_0_4 = fadd i32 %add8_0_4, i32 %mul5_0_4

]]></Node>
<StgValue><ssdm name="add9_0_4"/></StgValue>
</operation>

<operation id="1919" st_id="56" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1187 %add1_1 = fadd i32 %add9_1, i32 %mul6_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>

<operation id="1920" st_id="56" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1234 %add8_1_1 = fadd i32 %add7_1_1, i32 %mul4_1_1

]]></Node>
<StgValue><ssdm name="add8_1_1"/></StgValue>
</operation>

<operation id="1921" st_id="56" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1294 %mul3_1_2 = fmul i32 %Layer2_Weights_CPU_load_44, i32 %bitcast_ln64_7

]]></Node>
<StgValue><ssdm name="mul3_1_2"/></StgValue>
</operation>

<operation id="1922" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32">
<![CDATA[
.split8:1305 %bitcast_ln65_7 = bitcast i32 %gmem0_addr_44_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_7"/></StgValue>
</operation>

<operation id="1923" st_id="56" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1306 %mul4_1_2 = fmul i32 %Layer2_Weights_CPU_load_45, i32 %bitcast_ln65_7

]]></Node>
<StgValue><ssdm name="mul4_1_2"/></StgValue>
</operation>

<operation id="1924" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1316 %gmem0_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_45

]]></Node>
<StgValue><ssdm name="gmem0_addr_45_read"/></StgValue>
</operation>

<operation id="1925" st_id="56" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1327 %gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_46_req"/></StgValue>
</operation>

<operation id="1926" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1339 %gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_47_req"/></StgValue>
</operation>

<operation id="1927" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1351 %gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_48_req"/></StgValue>
</operation>

<operation id="1928" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1362 %gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_49_req"/></StgValue>
</operation>

<operation id="1929" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1374 %gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_50_req"/></StgValue>
</operation>

<operation id="1930" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1386 %gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_51_req"/></StgValue>
</operation>

<operation id="1931" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1398 %gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_52_req"/></StgValue>
</operation>

<operation id="1932" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:1403 %add_ln68_24 = add i11 %zext_ln64_23, i11 848

]]></Node>
<StgValue><ssdm name="add_ln68_24"/></StgValue>
</operation>

<operation id="1933" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split8:1404 %shl_ln68_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln68_24, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln68_8"/></StgValue>
</operation>

<operation id="1934" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="13">
<![CDATA[
.split8:1405 %zext_ln68_8 = zext i13 %shl_ln68_8

]]></Node>
<StgValue><ssdm name="zext_ln68_8"/></StgValue>
</operation>

<operation id="1935" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1406 %add_ln68_25 = add i64 %zext_ln68_8, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_25"/></StgValue>
</operation>

<operation id="1936" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1407 %trunc_ln68_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_25, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_8"/></StgValue>
</operation>

<operation id="1937" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="62">
<![CDATA[
.split8:1408 %sext_ln68_8 = sext i62 %trunc_ln68_8

]]></Node>
<StgValue><ssdm name="sext_ln68_8"/></StgValue>
</operation>

<operation id="1938" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1409 %gmem0_addr_53 = getelementptr i32 %gmem0, i64 %sext_ln68_8

]]></Node>
<StgValue><ssdm name="gmem0_addr_53"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1939" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="13">
<![CDATA[
.split8:361 %Layer2_Weights_CPU_load_87 = load i13 %Layer2_Weights_CPU_addr_87

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_87"/></StgValue>
</operation>

<operation id="1940" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="13">
<![CDATA[
.split8:393 %Layer2_Weights_CPU_load_95 = load i13 %Layer2_Weights_CPU_addr_95

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_95"/></StgValue>
</operation>

<operation id="1941" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:414 %add_ln54_99 = add i13 %or_ln54_1, i13 100

]]></Node>
<StgValue><ssdm name="add_ln54_99"/></StgValue>
</operation>

<operation id="1942" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="13">
<![CDATA[
.split8:415 %zext_ln54_104 = zext i13 %add_ln54_99

]]></Node>
<StgValue><ssdm name="zext_ln54_104"/></StgValue>
</operation>

<operation id="1943" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:416 %Layer2_Weights_CPU_addr_101 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_104

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_101"/></StgValue>
</operation>

<operation id="1944" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="13">
<![CDATA[
.split8:417 %Layer2_Weights_CPU_load_101 = load i13 %Layer2_Weights_CPU_addr_101

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_101"/></StgValue>
</operation>

<operation id="1945" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:434 %add_ln54_104 = add i13 %or_ln54_1, i13 105

]]></Node>
<StgValue><ssdm name="add_ln54_104"/></StgValue>
</operation>

<operation id="1946" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="13">
<![CDATA[
.split8:435 %zext_ln54_109 = zext i13 %add_ln54_104

]]></Node>
<StgValue><ssdm name="zext_ln54_109"/></StgValue>
</operation>

<operation id="1947" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:436 %Layer2_Weights_CPU_addr_106 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_106"/></StgValue>
</operation>

<operation id="1948" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="13">
<![CDATA[
.split8:437 %Layer2_Weights_CPU_load_106 = load i13 %Layer2_Weights_CPU_addr_106

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_106"/></StgValue>
</operation>

<operation id="1949" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="4">
<![CDATA[
.split8:1049 %zext_ln63_16 = zext i4 %add_ln63_14

]]></Node>
<StgValue><ssdm name="zext_ln63_16"/></StgValue>
</operation>

<operation id="1950" st_id="57" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1097 %add9_0_4 = fadd i32 %add8_0_4, i32 %mul5_0_4

]]></Node>
<StgValue><ssdm name="add9_0_4"/></StgValue>
</operation>

<operation id="1951" st_id="57" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1187 %add1_1 = fadd i32 %add9_1, i32 %mul6_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>

<operation id="1952" st_id="57" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1295 %add7_1_2 = fadd i32 %mul2_1_2, i32 %mul3_1_2

]]></Node>
<StgValue><ssdm name="add7_1_2"/></StgValue>
</operation>

<operation id="1953" st_id="57" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1306 %mul4_1_2 = fmul i32 %Layer2_Weights_CPU_load_45, i32 %bitcast_ln65_7

]]></Node>
<StgValue><ssdm name="mul4_1_2"/></StgValue>
</operation>

<operation id="1954" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32">
<![CDATA[
.split8:1317 %bitcast_ln66_7 = bitcast i32 %gmem0_addr_45_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_7"/></StgValue>
</operation>

<operation id="1955" st_id="57" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1318 %mul5_1_2 = fmul i32 %Layer2_Weights_CPU_load_46, i32 %bitcast_ln66_7

]]></Node>
<StgValue><ssdm name="mul5_1_2"/></StgValue>
</operation>

<operation id="1956" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1328 %gmem0_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_46

]]></Node>
<StgValue><ssdm name="gmem0_addr_46_read"/></StgValue>
</operation>

<operation id="1957" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1339 %gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_47_req"/></StgValue>
</operation>

<operation id="1958" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1351 %gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_48_req"/></StgValue>
</operation>

<operation id="1959" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1362 %gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_49_req"/></StgValue>
</operation>

<operation id="1960" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1374 %gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_50_req"/></StgValue>
</operation>

<operation id="1961" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1386 %gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_51_req"/></StgValue>
</operation>

<operation id="1962" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1398 %gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_52_req"/></StgValue>
</operation>

<operation id="1963" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1410 %gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_53_req"/></StgValue>
</operation>

<operation id="1964" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1415 %add_ln63_27 = add i8 %zext_ln63_16, i8 %select_ln55_7

]]></Node>
<StgValue><ssdm name="add_ln63_27"/></StgValue>
</operation>

<operation id="1965" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1416 %shl_ln63_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_27, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_9"/></StgValue>
</operation>

<operation id="1966" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="10">
<![CDATA[
.split8:1417 %zext_ln63_24 = zext i10 %shl_ln63_9

]]></Node>
<StgValue><ssdm name="zext_ln63_24"/></StgValue>
</operation>

<operation id="1967" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1418 %add_ln63_28 = add i64 %zext_ln63_24, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_28"/></StgValue>
</operation>

<operation id="1968" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1419 %trunc_ln63_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_28, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_9"/></StgValue>
</operation>

<operation id="1969" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="62">
<![CDATA[
.split8:1420 %sext_ln63_9 = sext i62 %trunc_ln63_9

]]></Node>
<StgValue><ssdm name="sext_ln63_9"/></StgValue>
</operation>

<operation id="1970" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1421 %gmem0_addr_54 = getelementptr i32 %gmem0, i64 %sext_ln63_9

]]></Node>
<StgValue><ssdm name="gmem0_addr_54"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1971" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="13">
<![CDATA[
.split8:417 %Layer2_Weights_CPU_load_101 = load i13 %Layer2_Weights_CPU_addr_101

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_101"/></StgValue>
</operation>

<operation id="1972" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="13">
<![CDATA[
.split8:437 %Layer2_Weights_CPU_load_106 = load i13 %Layer2_Weights_CPU_addr_106

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_106"/></StgValue>
</operation>

<operation id="1973" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:454 %add_ln54_109 = add i13 %or_ln54_1, i13 110

]]></Node>
<StgValue><ssdm name="add_ln54_109"/></StgValue>
</operation>

<operation id="1974" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="13">
<![CDATA[
.split8:455 %zext_ln54_114 = zext i13 %add_ln54_109

]]></Node>
<StgValue><ssdm name="zext_ln54_114"/></StgValue>
</operation>

<operation id="1975" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:456 %Layer2_Weights_CPU_addr_111 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_114

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_111"/></StgValue>
</operation>

<operation id="1976" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="13">
<![CDATA[
.split8:457 %Layer2_Weights_CPU_load_111 = load i13 %Layer2_Weights_CPU_addr_111

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_111"/></StgValue>
</operation>

<operation id="1977" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:470 %add_ln54_113 = add i13 %or_ln54_1, i13 114

]]></Node>
<StgValue><ssdm name="add_ln54_113"/></StgValue>
</operation>

<operation id="1978" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="13">
<![CDATA[
.split8:471 %zext_ln54_118 = zext i13 %add_ln54_113

]]></Node>
<StgValue><ssdm name="zext_ln54_118"/></StgValue>
</operation>

<operation id="1979" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:472 %Layer2_Weights_CPU_addr_115 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_118

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_115"/></StgValue>
</operation>

<operation id="1980" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="13">
<![CDATA[
.split8:473 %Layer2_Weights_CPU_load_115 = load i13 %Layer2_Weights_CPU_addr_115

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_115"/></StgValue>
</operation>

<operation id="1981" st_id="58" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1097 %add9_0_4 = fadd i32 %add8_0_4, i32 %mul5_0_4

]]></Node>
<StgValue><ssdm name="add9_0_4"/></StgValue>
</operation>

<operation id="1982" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32">
<![CDATA[
.split8:1197 %bitcast_ln68_5 = bitcast i32 %gmem0_addr_35_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_5"/></StgValue>
</operation>

<operation id="1983" st_id="58" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1198 %mul7_1 = fmul i32 %Layer2_Weights_CPU_load_36, i32 %bitcast_ln68_5

]]></Node>
<StgValue><ssdm name="mul7_1"/></StgValue>
</operation>

<operation id="1984" st_id="58" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1246 %add9_1_1 = fadd i32 %add8_1_1, i32 %mul5_1_1

]]></Node>
<StgValue><ssdm name="add9_1_1"/></StgValue>
</operation>

<operation id="1985" st_id="58" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1295 %add7_1_2 = fadd i32 %mul2_1_2, i32 %mul3_1_2

]]></Node>
<StgValue><ssdm name="add7_1_2"/></StgValue>
</operation>

<operation id="1986" st_id="58" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1318 %mul5_1_2 = fmul i32 %Layer2_Weights_CPU_load_46, i32 %bitcast_ln66_7

]]></Node>
<StgValue><ssdm name="mul5_1_2"/></StgValue>
</operation>

<operation id="1987" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1340 %gmem0_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_47

]]></Node>
<StgValue><ssdm name="gmem0_addr_47_read"/></StgValue>
</operation>

<operation id="1988" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1351 %gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_48_req"/></StgValue>
</operation>

<operation id="1989" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1362 %gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_49_req"/></StgValue>
</operation>

<operation id="1990" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1374 %gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_50_req"/></StgValue>
</operation>

<operation id="1991" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1386 %gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_51_req"/></StgValue>
</operation>

<operation id="1992" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1398 %gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_52_req"/></StgValue>
</operation>

<operation id="1993" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1410 %gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_53_req"/></StgValue>
</operation>

<operation id="1994" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1422 %gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_54_req"/></StgValue>
</operation>

<operation id="1995" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1426 %add_ln64_28 = add i9 %zext_ln64_24, i9 173

]]></Node>
<StgValue><ssdm name="add_ln64_28"/></StgValue>
</operation>

<operation id="1996" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1427 %shl_ln64_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_28, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_9"/></StgValue>
</operation>

<operation id="1997" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="11">
<![CDATA[
.split8:1428 %zext_ln64_27 = zext i11 %shl_ln64_9

]]></Node>
<StgValue><ssdm name="zext_ln64_27"/></StgValue>
</operation>

<operation id="1998" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1429 %add_ln64_29 = add i64 %zext_ln64_27, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_29"/></StgValue>
</operation>

<operation id="1999" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1430 %trunc_ln64_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_9"/></StgValue>
</operation>

<operation id="2000" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="62">
<![CDATA[
.split8:1431 %sext_ln64_9 = sext i62 %trunc_ln64_9

]]></Node>
<StgValue><ssdm name="sext_ln64_9"/></StgValue>
</operation>

<operation id="2001" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1432 %gmem0_addr_55 = getelementptr i32 %gmem0, i64 %sext_ln64_9

]]></Node>
<StgValue><ssdm name="gmem0_addr_55"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2002" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="13">
<![CDATA[
.split8:457 %Layer2_Weights_CPU_load_111 = load i13 %Layer2_Weights_CPU_addr_111

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_111"/></StgValue>
</operation>

<operation id="2003" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="13">
<![CDATA[
.split8:473 %Layer2_Weights_CPU_load_115 = load i13 %Layer2_Weights_CPU_addr_115

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_115"/></StgValue>
</operation>

<operation id="2004" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:474 %add_ln54_114 = add i13 %or_ln54_1, i13 115

]]></Node>
<StgValue><ssdm name="add_ln54_114"/></StgValue>
</operation>

<operation id="2005" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="13">
<![CDATA[
.split8:475 %zext_ln54_119 = zext i13 %add_ln54_114

]]></Node>
<StgValue><ssdm name="zext_ln54_119"/></StgValue>
</operation>

<operation id="2006" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:476 %Layer2_Weights_CPU_addr_116 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_119

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_116"/></StgValue>
</operation>

<operation id="2007" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="13">
<![CDATA[
.split8:477 %Layer2_Weights_CPU_load_116 = load i13 %Layer2_Weights_CPU_addr_116

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_116"/></StgValue>
</operation>

<operation id="2008" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:506 %add_ln54_122 = add i13 %or_ln54_1, i13 123

]]></Node>
<StgValue><ssdm name="add_ln54_122"/></StgValue>
</operation>

<operation id="2009" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="13">
<![CDATA[
.split8:507 %zext_ln54_127 = zext i13 %add_ln54_122

]]></Node>
<StgValue><ssdm name="zext_ln54_127"/></StgValue>
</operation>

<operation id="2010" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:508 %Layer2_Weights_CPU_addr_124 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_127

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_124"/></StgValue>
</operation>

<operation id="2011" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="13">
<![CDATA[
.split8:509 %Layer2_Weights_CPU_load_124 = load i13 %Layer2_Weights_CPU_addr_124

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_124"/></StgValue>
</operation>

<operation id="2012" st_id="59" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1198 %mul7_1 = fmul i32 %Layer2_Weights_CPU_load_36, i32 %bitcast_ln68_5

]]></Node>
<StgValue><ssdm name="mul7_1"/></StgValue>
</operation>

<operation id="2013" st_id="59" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1246 %add9_1_1 = fadd i32 %add8_1_1, i32 %mul5_1_1

]]></Node>
<StgValue><ssdm name="add9_1_1"/></StgValue>
</operation>

<operation id="2014" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32">
<![CDATA[
.split8:1268 %bitcast_ln68_6 = bitcast i32 %gmem0_addr_41_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_6"/></StgValue>
</operation>

<operation id="2015" st_id="59" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1269 %mul7_1_1 = fmul i32 %Layer2_Weights_CPU_load_42, i32 %bitcast_ln68_6

]]></Node>
<StgValue><ssdm name="mul7_1_1"/></StgValue>
</operation>

<operation id="2016" st_id="59" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1295 %add7_1_2 = fadd i32 %mul2_1_2, i32 %mul3_1_2

]]></Node>
<StgValue><ssdm name="add7_1_2"/></StgValue>
</operation>

<operation id="2017" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1352 %gmem0_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_48

]]></Node>
<StgValue><ssdm name="gmem0_addr_48_read"/></StgValue>
</operation>

<operation id="2018" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1362 %gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_49_req"/></StgValue>
</operation>

<operation id="2019" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1374 %gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_50_req"/></StgValue>
</operation>

<operation id="2020" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1386 %gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_51_req"/></StgValue>
</operation>

<operation id="2021" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1398 %gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_52_req"/></StgValue>
</operation>

<operation id="2022" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1410 %gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_53_req"/></StgValue>
</operation>

<operation id="2023" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1422 %gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_54_req"/></StgValue>
</operation>

<operation id="2024" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1433 %gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_55_req"/></StgValue>
</operation>

<operation id="2025" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1438 %add_ln65_28 = add i10 %zext_ln63_19, i10 342

]]></Node>
<StgValue><ssdm name="add_ln65_28"/></StgValue>
</operation>

<operation id="2026" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1439 %shl_ln65_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln65_28, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_9"/></StgValue>
</operation>

<operation id="2027" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="12">
<![CDATA[
.split8:1440 %zext_ln65_9 = zext i12 %shl_ln65_9

]]></Node>
<StgValue><ssdm name="zext_ln65_9"/></StgValue>
</operation>

<operation id="2028" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1441 %add_ln65_29 = add i64 %zext_ln65_9, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_29"/></StgValue>
</operation>

<operation id="2029" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1442 %trunc_ln65_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_9"/></StgValue>
</operation>

<operation id="2030" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="62">
<![CDATA[
.split8:1443 %sext_ln65_9 = sext i62 %trunc_ln65_9

]]></Node>
<StgValue><ssdm name="sext_ln65_9"/></StgValue>
</operation>

<operation id="2031" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1444 %gmem0_addr_56 = getelementptr i32 %gmem0, i64 %sext_ln65_9

]]></Node>
<StgValue><ssdm name="gmem0_addr_56"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2032" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="13">
<![CDATA[
.split8:477 %Layer2_Weights_CPU_load_116 = load i13 %Layer2_Weights_CPU_addr_116

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_116"/></StgValue>
</operation>

<operation id="2033" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="13">
<![CDATA[
.split8:509 %Layer2_Weights_CPU_load_124 = load i13 %Layer2_Weights_CPU_addr_124

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_124"/></StgValue>
</operation>

<operation id="2034" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:530 %add_ln54_128 = add i13 %or_ln54_1, i13 129

]]></Node>
<StgValue><ssdm name="add_ln54_128"/></StgValue>
</operation>

<operation id="2035" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="13">
<![CDATA[
.split8:531 %zext_ln54_133 = zext i13 %add_ln54_128

]]></Node>
<StgValue><ssdm name="zext_ln54_133"/></StgValue>
</operation>

<operation id="2036" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:532 %Layer2_Weights_CPU_addr_130 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_133

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_130"/></StgValue>
</operation>

<operation id="2037" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="13">
<![CDATA[
.split8:533 %Layer2_Weights_CPU_load_130 = load i13 %Layer2_Weights_CPU_addr_130

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_130"/></StgValue>
</operation>

<operation id="2038" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:550 %add_ln54_133 = add i13 %or_ln54_1, i13 134

]]></Node>
<StgValue><ssdm name="add_ln54_133"/></StgValue>
</operation>

<operation id="2039" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="13">
<![CDATA[
.split8:551 %zext_ln54_138 = zext i13 %add_ln54_133

]]></Node>
<StgValue><ssdm name="zext_ln54_138"/></StgValue>
</operation>

<operation id="2040" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:552 %Layer2_Weights_CPU_addr_135 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_138

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_135"/></StgValue>
</operation>

<operation id="2041" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="13">
<![CDATA[
.split8:553 %Layer2_Weights_CPU_load_135 = load i13 %Layer2_Weights_CPU_addr_135

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_135"/></StgValue>
</operation>

<operation id="2042" st_id="60" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1246 %add9_1_1 = fadd i32 %add8_1_1, i32 %mul5_1_1

]]></Node>
<StgValue><ssdm name="add9_1_1"/></StgValue>
</operation>

<operation id="2043" st_id="60" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1269 %mul7_1_1 = fmul i32 %Layer2_Weights_CPU_load_42, i32 %bitcast_ln68_6

]]></Node>
<StgValue><ssdm name="mul7_1_1"/></StgValue>
</operation>

<operation id="2044" st_id="60" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1307 %add8_1_2 = fadd i32 %add7_1_2, i32 %mul4_1_2

]]></Node>
<StgValue><ssdm name="add8_1_2"/></StgValue>
</operation>

<operation id="2045" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32">
<![CDATA[
.split8:1353 %bitcast_ln63_8 = bitcast i32 %gmem0_addr_48_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_8"/></StgValue>
</operation>

<operation id="2046" st_id="60" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1354 %mul2_1_3 = fmul i32 %Layer2_Weights_CPU_load_49, i32 %bitcast_ln63_8

]]></Node>
<StgValue><ssdm name="mul2_1_3"/></StgValue>
</operation>

<operation id="2047" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1363 %gmem0_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_49

]]></Node>
<StgValue><ssdm name="gmem0_addr_49_read"/></StgValue>
</operation>

<operation id="2048" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1374 %gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_50_req"/></StgValue>
</operation>

<operation id="2049" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1386 %gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_51_req"/></StgValue>
</operation>

<operation id="2050" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1398 %gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_52_req"/></StgValue>
</operation>

<operation id="2051" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1410 %gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_53_req"/></StgValue>
</operation>

<operation id="2052" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1422 %gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_54_req"/></StgValue>
</operation>

<operation id="2053" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1433 %gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_55_req"/></StgValue>
</operation>

<operation id="2054" st_id="60" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1445 %gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_56_req"/></StgValue>
</operation>

<operation id="2055" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1450 %add_ln66_28 = add i10 %zext_ln63_19, i10 511

]]></Node>
<StgValue><ssdm name="add_ln66_28"/></StgValue>
</operation>

<operation id="2056" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1451 %shl_ln66_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_28, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_9"/></StgValue>
</operation>

<operation id="2057" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="12">
<![CDATA[
.split8:1452 %zext_ln66_9 = zext i12 %shl_ln66_9

]]></Node>
<StgValue><ssdm name="zext_ln66_9"/></StgValue>
</operation>

<operation id="2058" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1453 %add_ln66_29 = add i64 %zext_ln66_9, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_29"/></StgValue>
</operation>

<operation id="2059" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1454 %trunc_ln66_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_9"/></StgValue>
</operation>

<operation id="2060" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="62">
<![CDATA[
.split8:1455 %sext_ln66_9 = sext i62 %trunc_ln66_9

]]></Node>
<StgValue><ssdm name="sext_ln66_9"/></StgValue>
</operation>

<operation id="2061" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1456 %gmem0_addr_57 = getelementptr i32 %gmem0, i64 %sext_ln66_9

]]></Node>
<StgValue><ssdm name="gmem0_addr_57"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2062" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="13">
<![CDATA[
.split8:533 %Layer2_Weights_CPU_load_130 = load i13 %Layer2_Weights_CPU_addr_130

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_130"/></StgValue>
</operation>

<operation id="2063" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="13">
<![CDATA[
.split8:553 %Layer2_Weights_CPU_load_135 = load i13 %Layer2_Weights_CPU_addr_135

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_135"/></StgValue>
</operation>

<operation id="2064" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:566 %add_ln54_137 = add i13 %or_ln54_1, i13 138

]]></Node>
<StgValue><ssdm name="add_ln54_137"/></StgValue>
</operation>

<operation id="2065" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="13">
<![CDATA[
.split8:567 %zext_ln54_142 = zext i13 %add_ln54_137

]]></Node>
<StgValue><ssdm name="zext_ln54_142"/></StgValue>
</operation>

<operation id="2066" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:568 %Layer2_Weights_CPU_addr_139 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_142

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_139"/></StgValue>
</operation>

<operation id="2067" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="13">
<![CDATA[
.split8:569 %Layer2_Weights_CPU_load_139 = load i13 %Layer2_Weights_CPU_addr_139

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_139"/></StgValue>
</operation>

<operation id="2068" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:570 %add_ln54_138 = add i13 %or_ln54_1, i13 139

]]></Node>
<StgValue><ssdm name="add_ln54_138"/></StgValue>
</operation>

<operation id="2069" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="13">
<![CDATA[
.split8:571 %zext_ln54_143 = zext i13 %add_ln54_138

]]></Node>
<StgValue><ssdm name="zext_ln54_143"/></StgValue>
</operation>

<operation id="2070" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:572 %Layer2_Weights_CPU_addr_140 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_143

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_140"/></StgValue>
</operation>

<operation id="2071" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="13">
<![CDATA[
.split8:573 %Layer2_Weights_CPU_load_140 = load i13 %Layer2_Weights_CPU_addr_140

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_140"/></StgValue>
</operation>

<operation id="2072" st_id="61" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1258 %add1_1_1 = fadd i32 %add9_1_1, i32 %mul6_1_1

]]></Node>
<StgValue><ssdm name="add1_1_1"/></StgValue>
</operation>

<operation id="2073" st_id="61" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1307 %add8_1_2 = fadd i32 %add7_1_2, i32 %mul4_1_2

]]></Node>
<StgValue><ssdm name="add8_1_2"/></StgValue>
</operation>

<operation id="2074" st_id="61" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1354 %mul2_1_3 = fmul i32 %Layer2_Weights_CPU_load_49, i32 %bitcast_ln63_8

]]></Node>
<StgValue><ssdm name="mul2_1_3"/></StgValue>
</operation>

<operation id="2075" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32">
<![CDATA[
.split8:1364 %bitcast_ln64_8 = bitcast i32 %gmem0_addr_49_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_8"/></StgValue>
</operation>

<operation id="2076" st_id="61" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1365 %mul3_1_3 = fmul i32 %Layer2_Weights_CPU_load_50, i32 %bitcast_ln64_8

]]></Node>
<StgValue><ssdm name="mul3_1_3"/></StgValue>
</operation>

<operation id="2077" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1375 %gmem0_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_50

]]></Node>
<StgValue><ssdm name="gmem0_addr_50_read"/></StgValue>
</operation>

<operation id="2078" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1386 %gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_51_req"/></StgValue>
</operation>

<operation id="2079" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1398 %gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_52_req"/></StgValue>
</operation>

<operation id="2080" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1410 %gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_53_req"/></StgValue>
</operation>

<operation id="2081" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1422 %gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_54_req"/></StgValue>
</operation>

<operation id="2082" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1433 %gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_55_req"/></StgValue>
</operation>

<operation id="2083" st_id="61" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1445 %gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_56_req"/></StgValue>
</operation>

<operation id="2084" st_id="61" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1457 %gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_57_req"/></StgValue>
</operation>

<operation id="2085" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1462 %add_ln67_28 = add i10 %zext_ln63_19, i10 680

]]></Node>
<StgValue><ssdm name="add_ln67_28"/></StgValue>
</operation>

<operation id="2086" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1463 %shl_ln67_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_28, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_9"/></StgValue>
</operation>

<operation id="2087" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="12">
<![CDATA[
.split8:1464 %zext_ln67_9 = zext i12 %shl_ln67_9

]]></Node>
<StgValue><ssdm name="zext_ln67_9"/></StgValue>
</operation>

<operation id="2088" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1465 %add_ln67_29 = add i64 %zext_ln67_9, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_29"/></StgValue>
</operation>

<operation id="2089" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1466 %trunc_ln67_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_9"/></StgValue>
</operation>

<operation id="2090" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="62">
<![CDATA[
.split8:1467 %sext_ln67_9 = sext i62 %trunc_ln67_9

]]></Node>
<StgValue><ssdm name="sext_ln67_9"/></StgValue>
</operation>

<operation id="2091" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1468 %gmem0_addr_58 = getelementptr i32 %gmem0, i64 %sext_ln67_9

]]></Node>
<StgValue><ssdm name="gmem0_addr_58"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2092" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:130 %add_ln54_28 = add i13 %or_ln54_1, i13 29

]]></Node>
<StgValue><ssdm name="add_ln54_28"/></StgValue>
</operation>

<operation id="2093" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="13">
<![CDATA[
.split8:131 %zext_ln54_33 = zext i13 %add_ln54_28

]]></Node>
<StgValue><ssdm name="zext_ln54_33"/></StgValue>
</operation>

<operation id="2094" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:132 %Layer2_Weights_CPU_addr_30 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_33

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_30"/></StgValue>
</operation>

<operation id="2095" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="13">
<![CDATA[
.split8:133 %Layer2_Weights_CPU_load_30 = load i13 %Layer2_Weights_CPU_addr_30

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_30"/></StgValue>
</operation>

<operation id="2096" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:226 %add_ln54_52 = add i13 %or_ln54_1, i13 53

]]></Node>
<StgValue><ssdm name="add_ln54_52"/></StgValue>
</operation>

<operation id="2097" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="13">
<![CDATA[
.split8:227 %zext_ln54_57 = zext i13 %add_ln54_52

]]></Node>
<StgValue><ssdm name="zext_ln54_57"/></StgValue>
</operation>

<operation id="2098" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:228 %Layer2_Weights_CPU_addr_54 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_54"/></StgValue>
</operation>

<operation id="2099" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="13">
<![CDATA[
.split8:229 %Layer2_Weights_CPU_load_54 = load i13 %Layer2_Weights_CPU_addr_54

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_54"/></StgValue>
</operation>

<operation id="2100" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="13">
<![CDATA[
.split8:569 %Layer2_Weights_CPU_load_139 = load i13 %Layer2_Weights_CPU_addr_139

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_139"/></StgValue>
</operation>

<operation id="2101" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="13">
<![CDATA[
.split8:573 %Layer2_Weights_CPU_load_140 = load i13 %Layer2_Weights_CPU_addr_140

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_140"/></StgValue>
</operation>

<operation id="2102" st_id="62" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1199 %add2_1 = fadd i32 %add1_1, i32 %mul7_1

]]></Node>
<StgValue><ssdm name="add2_1"/></StgValue>
</operation>

<operation id="2103" st_id="62" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1258 %add1_1_1 = fadd i32 %add9_1_1, i32 %mul6_1_1

]]></Node>
<StgValue><ssdm name="add1_1_1"/></StgValue>
</operation>

<operation id="2104" st_id="62" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1307 %add8_1_2 = fadd i32 %add7_1_2, i32 %mul4_1_2

]]></Node>
<StgValue><ssdm name="add8_1_2"/></StgValue>
</operation>

<operation id="2105" st_id="62" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1365 %mul3_1_3 = fmul i32 %Layer2_Weights_CPU_load_50, i32 %bitcast_ln64_8

]]></Node>
<StgValue><ssdm name="mul3_1_3"/></StgValue>
</operation>

<operation id="2106" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32">
<![CDATA[
.split8:1376 %bitcast_ln65_8 = bitcast i32 %gmem0_addr_50_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_8"/></StgValue>
</operation>

<operation id="2107" st_id="62" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1377 %mul4_1_3 = fmul i32 %Layer2_Weights_CPU_load_51, i32 %bitcast_ln65_8

]]></Node>
<StgValue><ssdm name="mul4_1_3"/></StgValue>
</operation>

<operation id="2108" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1387 %gmem0_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_51

]]></Node>
<StgValue><ssdm name="gmem0_addr_51_read"/></StgValue>
</operation>

<operation id="2109" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1398 %gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_52_req"/></StgValue>
</operation>

<operation id="2110" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1410 %gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_53_req"/></StgValue>
</operation>

<operation id="2111" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1422 %gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_54_req"/></StgValue>
</operation>

<operation id="2112" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1433 %gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_55_req"/></StgValue>
</operation>

<operation id="2113" st_id="62" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1445 %gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_56_req"/></StgValue>
</operation>

<operation id="2114" st_id="62" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1457 %gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_57_req"/></StgValue>
</operation>

<operation id="2115" st_id="62" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1469 %gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_58_req"/></StgValue>
</operation>

<operation id="2116" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:1474 %add_ln68_26 = add i11 %zext_ln64_23, i11 849

]]></Node>
<StgValue><ssdm name="add_ln68_26"/></StgValue>
</operation>

<operation id="2117" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split8:1475 %shl_ln68_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln68_26, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln68_9"/></StgValue>
</operation>

<operation id="2118" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="13">
<![CDATA[
.split8:1476 %zext_ln68_9 = zext i13 %shl_ln68_9

]]></Node>
<StgValue><ssdm name="zext_ln68_9"/></StgValue>
</operation>

<operation id="2119" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1477 %add_ln68_27 = add i64 %zext_ln68_9, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_27"/></StgValue>
</operation>

<operation id="2120" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1478 %trunc_ln68_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_9"/></StgValue>
</operation>

<operation id="2121" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="62">
<![CDATA[
.split8:1479 %sext_ln68_9 = sext i62 %trunc_ln68_9

]]></Node>
<StgValue><ssdm name="sext_ln68_9"/></StgValue>
</operation>

<operation id="2122" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1480 %gmem0_addr_59 = getelementptr i32 %gmem0, i64 %sext_ln68_9

]]></Node>
<StgValue><ssdm name="gmem0_addr_59"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2123" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="7">
<![CDATA[
:14 %zext_ln64 = zext i7 %empty_46

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="2124" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33 %add_ln63_2 = add i8 %zext_ln64, i8 26

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="2125" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:50 %or_ln68_1 = or i7 %empty_46, i7 1

]]></Node>
<StgValue><ssdm name="or_ln68_1"/></StgValue>
</operation>

<operation id="2126" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
:51 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %or_ln68_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="2127" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="13">
<![CDATA[
.split8:133 %Layer2_Weights_CPU_load_30 = load i13 %Layer2_Weights_CPU_addr_30

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_30"/></StgValue>
</operation>

<operation id="2128" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="13">
<![CDATA[
.split8:229 %Layer2_Weights_CPU_load_54 = load i13 %Layer2_Weights_CPU_addr_54

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_54"/></StgValue>
</operation>

<operation id="2129" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:246 %add_ln54_57 = add i13 %or_ln54_1, i13 58

]]></Node>
<StgValue><ssdm name="add_ln54_57"/></StgValue>
</operation>

<operation id="2130" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="13">
<![CDATA[
.split8:247 %zext_ln54_62 = zext i13 %add_ln54_57

]]></Node>
<StgValue><ssdm name="zext_ln54_62"/></StgValue>
</operation>

<operation id="2131" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:248 %Layer2_Weights_CPU_addr_59 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_59"/></StgValue>
</operation>

<operation id="2132" st_id="63" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="13">
<![CDATA[
.split8:249 %Layer2_Weights_CPU_load_59 = load i13 %Layer2_Weights_CPU_addr_59

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_59"/></StgValue>
</operation>

<operation id="2133" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:322 %add_ln54_76 = add i13 %or_ln54_1, i13 77

]]></Node>
<StgValue><ssdm name="add_ln54_76"/></StgValue>
</operation>

<operation id="2134" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="13">
<![CDATA[
.split8:323 %zext_ln54_81 = zext i13 %add_ln54_76

]]></Node>
<StgValue><ssdm name="zext_ln54_81"/></StgValue>
</operation>

<operation id="2135" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:324 %Layer2_Weights_CPU_addr_78 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_78"/></StgValue>
</operation>

<operation id="2136" st_id="63" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="13">
<![CDATA[
.split8:325 %Layer2_Weights_CPU_load_78 = load i13 %Layer2_Weights_CPU_addr_78

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_78"/></StgValue>
</operation>

<operation id="2137" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:626 %select_ln54_17 = select i1 %icmp_ln55, i8 26, i8 %add_ln63_2

]]></Node>
<StgValue><ssdm name="select_ln54_17"/></StgValue>
</operation>

<operation id="2138" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:643 %select_ln54_34 = select i1 %icmp_ln55, i8 129, i8 %or_ln

]]></Node>
<StgValue><ssdm name="select_ln54_34"/></StgValue>
</operation>

<operation id="2139" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="7">
<![CDATA[
.split8:661 %zext_ln64_6 = zext i7 %p_mid17

]]></Node>
<StgValue><ssdm name="zext_ln64_6"/></StgValue>
</operation>

<operation id="2140" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:691 %add_ln63_13 = add i8 %zext_ln64_6, i8 26

]]></Node>
<StgValue><ssdm name="add_ln63_13"/></StgValue>
</operation>

<operation id="2141" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:692 %select_ln55_13 = select i1 %and_ln54, i8 %add_ln63_13, i8 %select_ln54_17

]]></Node>
<StgValue><ssdm name="select_ln55_13"/></StgValue>
</operation>

<operation id="2142" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8:725 %or_ln68 = or i7 %p_mid17, i7 1

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="2143" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
.split8:726 %or_ln68_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %or_ln68

]]></Node>
<StgValue><ssdm name="or_ln68_mid1"/></StgValue>
</operation>

<operation id="2144" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:727 %select_ln55_30 = select i1 %and_ln54, i8 %or_ln68_mid1, i8 %select_ln54_34

]]></Node>
<StgValue><ssdm name="select_ln55_30"/></StgValue>
</operation>

<operation id="2145" st_id="63" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1199 %add2_1 = fadd i32 %add1_1, i32 %mul7_1

]]></Node>
<StgValue><ssdm name="add2_1"/></StgValue>
</operation>

<operation id="2146" st_id="63" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1258 %add1_1_1 = fadd i32 %add9_1_1, i32 %mul6_1_1

]]></Node>
<StgValue><ssdm name="add1_1_1"/></StgValue>
</operation>

<operation id="2147" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32">
<![CDATA[
.split8:1329 %bitcast_ln67_7 = bitcast i32 %gmem0_addr_46_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_7"/></StgValue>
</operation>

<operation id="2148" st_id="63" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1330 %mul6_1_2 = fmul i32 %Layer2_Weights_CPU_load_47, i32 %bitcast_ln67_7

]]></Node>
<StgValue><ssdm name="mul6_1_2"/></StgValue>
</operation>

<operation id="2149" st_id="63" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1366 %add7_1_3 = fadd i32 %mul2_1_3, i32 %mul3_1_3

]]></Node>
<StgValue><ssdm name="add7_1_3"/></StgValue>
</operation>

<operation id="2150" st_id="63" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1377 %mul4_1_3 = fmul i32 %Layer2_Weights_CPU_load_51, i32 %bitcast_ln65_8

]]></Node>
<StgValue><ssdm name="mul4_1_3"/></StgValue>
</operation>

<operation id="2151" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1399 %gmem0_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_52

]]></Node>
<StgValue><ssdm name="gmem0_addr_52_read"/></StgValue>
</operation>

<operation id="2152" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1410 %gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_53_req"/></StgValue>
</operation>

<operation id="2153" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1422 %gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_54_req"/></StgValue>
</operation>

<operation id="2154" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1433 %gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_55_req"/></StgValue>
</operation>

<operation id="2155" st_id="63" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1445 %gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_56_req"/></StgValue>
</operation>

<operation id="2156" st_id="63" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1457 %gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_57_req"/></StgValue>
</operation>

<operation id="2157" st_id="63" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1469 %gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_58_req"/></StgValue>
</operation>

<operation id="2158" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1481 %gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_59_req"/></StgValue>
</operation>

<operation id="2159" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1491 %add_ln63_29 = add i8 %zext_ln63, i8 %select_ln55_13

]]></Node>
<StgValue><ssdm name="add_ln63_29"/></StgValue>
</operation>

<operation id="2160" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1494 %shl_ln63_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_29, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_10"/></StgValue>
</operation>

<operation id="2161" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="10">
<![CDATA[
.split8:1495 %zext_ln63_27 = zext i10 %shl_ln63_10

]]></Node>
<StgValue><ssdm name="zext_ln63_27"/></StgValue>
</operation>

<operation id="2162" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1496 %add_ln63_30 = add i64 %zext_ln63_27, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_30"/></StgValue>
</operation>

<operation id="2163" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1497 %trunc_ln63_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_30, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_s"/></StgValue>
</operation>

<operation id="2164" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="62">
<![CDATA[
.split8:1498 %sext_ln63_10 = sext i62 %trunc_ln63_s

]]></Node>
<StgValue><ssdm name="sext_ln63_10"/></StgValue>
</operation>

<operation id="2165" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1499 %gmem0_addr_60 = getelementptr i32 %gmem0, i64 %sext_ln63_10

]]></Node>
<StgValue><ssdm name="gmem0_addr_60"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2166" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:34 %add_ln64_4 = add i9 %zext_ln64_2, i9 195

]]></Node>
<StgValue><ssdm name="add_ln64_4"/></StgValue>
</operation>

<operation id="2167" st_id="64" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="13">
<![CDATA[
.split8:249 %Layer2_Weights_CPU_load_59 = load i13 %Layer2_Weights_CPU_addr_59

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_59"/></StgValue>
</operation>

<operation id="2168" st_id="64" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="13">
<![CDATA[
.split8:325 %Layer2_Weights_CPU_load_78 = load i13 %Layer2_Weights_CPU_addr_78

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_78"/></StgValue>
</operation>

<operation id="2169" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:342 %add_ln54_81 = add i13 %or_ln54_1, i13 82

]]></Node>
<StgValue><ssdm name="add_ln54_81"/></StgValue>
</operation>

<operation id="2170" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="13">
<![CDATA[
.split8:343 %zext_ln54_86 = zext i13 %add_ln54_81

]]></Node>
<StgValue><ssdm name="zext_ln54_86"/></StgValue>
</operation>

<operation id="2171" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:344 %Layer2_Weights_CPU_addr_83 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_83"/></StgValue>
</operation>

<operation id="2172" st_id="64" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="13">
<![CDATA[
.split8:345 %Layer2_Weights_CPU_load_83 = load i13 %Layer2_Weights_CPU_addr_83

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_83"/></StgValue>
</operation>

<operation id="2173" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:362 %add_ln54_86 = add i13 %or_ln54_1, i13 87

]]></Node>
<StgValue><ssdm name="add_ln54_86"/></StgValue>
</operation>

<operation id="2174" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="13">
<![CDATA[
.split8:363 %zext_ln54_91 = zext i13 %add_ln54_86

]]></Node>
<StgValue><ssdm name="zext_ln54_91"/></StgValue>
</operation>

<operation id="2175" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:364 %Layer2_Weights_CPU_addr_88 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_88"/></StgValue>
</operation>

<operation id="2176" st_id="64" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="13">
<![CDATA[
.split8:365 %Layer2_Weights_CPU_load_88 = load i13 %Layer2_Weights_CPU_addr_88

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_88"/></StgValue>
</operation>

<operation id="2177" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:627 %select_ln54_18 = select i1 %icmp_ln55, i9 195, i9 %add_ln64_4

]]></Node>
<StgValue><ssdm name="select_ln54_18"/></StgValue>
</operation>

<operation id="2178" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:693 %add_ln64_17 = add i9 %zext_ln64_8, i9 195

]]></Node>
<StgValue><ssdm name="add_ln64_17"/></StgValue>
</operation>

<operation id="2179" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:694 %select_ln55_14 = select i1 %and_ln54, i9 %add_ln64_17, i9 %select_ln54_18

]]></Node>
<StgValue><ssdm name="select_ln55_14"/></StgValue>
</operation>

<operation id="2180" st_id="64" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1199 %add2_1 = fadd i32 %add1_1, i32 %mul7_1

]]></Node>
<StgValue><ssdm name="add2_1"/></StgValue>
</operation>

<operation id="2181" st_id="64" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1319 %add9_1_2 = fadd i32 %add8_1_2, i32 %mul5_1_2

]]></Node>
<StgValue><ssdm name="add9_1_2"/></StgValue>
</operation>

<operation id="2182" st_id="64" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1330 %mul6_1_2 = fmul i32 %Layer2_Weights_CPU_load_47, i32 %bitcast_ln67_7

]]></Node>
<StgValue><ssdm name="mul6_1_2"/></StgValue>
</operation>

<operation id="2183" st_id="64" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1366 %add7_1_3 = fadd i32 %mul2_1_3, i32 %mul3_1_3

]]></Node>
<StgValue><ssdm name="add7_1_3"/></StgValue>
</operation>

<operation id="2184" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32">
<![CDATA[
.split8:1388 %bitcast_ln66_8 = bitcast i32 %gmem0_addr_51_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_8"/></StgValue>
</operation>

<operation id="2185" st_id="64" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1389 %mul5_1_3 = fmul i32 %Layer2_Weights_CPU_load_52, i32 %bitcast_ln66_8

]]></Node>
<StgValue><ssdm name="mul5_1_3"/></StgValue>
</operation>

<operation id="2186" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1411 %gmem0_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_53

]]></Node>
<StgValue><ssdm name="gmem0_addr_53_read"/></StgValue>
</operation>

<operation id="2187" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1422 %gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_54_req"/></StgValue>
</operation>

<operation id="2188" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1433 %gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_55_req"/></StgValue>
</operation>

<operation id="2189" st_id="64" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1445 %gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_56_req"/></StgValue>
</operation>

<operation id="2190" st_id="64" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1457 %gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_57_req"/></StgValue>
</operation>

<operation id="2191" st_id="64" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1469 %gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_58_req"/></StgValue>
</operation>

<operation id="2192" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1481 %gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_59_req"/></StgValue>
</operation>

<operation id="2193" st_id="64" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1500 %gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_60_req"/></StgValue>
</operation>

<operation id="2194" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1504 %add_ln64_30 = add i9 %select_ln55_14, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln64_30"/></StgValue>
</operation>

<operation id="2195" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1505 %shl_ln64_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_30, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_s"/></StgValue>
</operation>

<operation id="2196" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="11">
<![CDATA[
.split8:1506 %zext_ln64_28 = zext i11 %shl_ln64_s

]]></Node>
<StgValue><ssdm name="zext_ln64_28"/></StgValue>
</operation>

<operation id="2197" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1507 %add_ln64_31 = add i64 %zext_ln64_28, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_31"/></StgValue>
</operation>

<operation id="2198" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1508 %trunc_ln64_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_s"/></StgValue>
</operation>

<operation id="2199" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="62">
<![CDATA[
.split8:1509 %sext_ln64_10 = sext i62 %trunc_ln64_s

]]></Node>
<StgValue><ssdm name="sext_ln64_10"/></StgValue>
</operation>

<operation id="2200" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1510 %gmem0_addr_61 = getelementptr i32 %gmem0, i64 %sext_ln64_10

]]></Node>
<StgValue><ssdm name="gmem0_addr_61"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2201" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:35 %add_ln65_6 = add i9 %zext_ln64_2, i9 364

]]></Node>
<StgValue><ssdm name="add_ln65_6"/></StgValue>
</operation>

<operation id="2202" st_id="65" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="13">
<![CDATA[
.split8:345 %Layer2_Weights_CPU_load_83 = load i13 %Layer2_Weights_CPU_addr_83

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_83"/></StgValue>
</operation>

<operation id="2203" st_id="65" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="13">
<![CDATA[
.split8:365 %Layer2_Weights_CPU_load_88 = load i13 %Layer2_Weights_CPU_addr_88

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_88"/></StgValue>
</operation>

<operation id="2204" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:394 %add_ln54_94 = add i13 %or_ln54_1, i13 95

]]></Node>
<StgValue><ssdm name="add_ln54_94"/></StgValue>
</operation>

<operation id="2205" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="13">
<![CDATA[
.split8:395 %zext_ln54_99 = zext i13 %add_ln54_94

]]></Node>
<StgValue><ssdm name="zext_ln54_99"/></StgValue>
</operation>

<operation id="2206" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:396 %Layer2_Weights_CPU_addr_96 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_99

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_96"/></StgValue>
</operation>

<operation id="2207" st_id="65" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="13">
<![CDATA[
.split8:397 %Layer2_Weights_CPU_load_96 = load i13 %Layer2_Weights_CPU_addr_96

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_96"/></StgValue>
</operation>

<operation id="2208" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:418 %add_ln54_100 = add i13 %or_ln54_1, i13 101

]]></Node>
<StgValue><ssdm name="add_ln54_100"/></StgValue>
</operation>

<operation id="2209" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="13">
<![CDATA[
.split8:419 %zext_ln54_105 = zext i13 %add_ln54_100

]]></Node>
<StgValue><ssdm name="zext_ln54_105"/></StgValue>
</operation>

<operation id="2210" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:420 %Layer2_Weights_CPU_addr_102 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_102"/></StgValue>
</operation>

<operation id="2211" st_id="65" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="13">
<![CDATA[
.split8:421 %Layer2_Weights_CPU_load_102 = load i13 %Layer2_Weights_CPU_addr_102

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_102"/></StgValue>
</operation>

<operation id="2212" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:628 %select_ln54_19 = select i1 %icmp_ln55, i9 364, i9 %add_ln65_6

]]></Node>
<StgValue><ssdm name="select_ln54_19"/></StgValue>
</operation>

<operation id="2213" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:695 %add_ln65_19 = add i9 %zext_ln64_8, i9 364

]]></Node>
<StgValue><ssdm name="add_ln65_19"/></StgValue>
</operation>

<operation id="2214" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:696 %select_ln55_15 = select i1 %and_ln54, i9 %add_ln65_19, i9 %select_ln54_19

]]></Node>
<StgValue><ssdm name="select_ln55_15"/></StgValue>
</operation>

<operation id="2215" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32">
<![CDATA[
.split8:1045 %bitcast_ln68_3 = bitcast i32 %gmem0_addr_23_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_3"/></StgValue>
</operation>

<operation id="2216" st_id="65" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1046 %mul7_0_3 = fmul i32 %Layer2_Weights_CPU_load_24, i32 %bitcast_ln68_3

]]></Node>
<StgValue><ssdm name="mul7_0_3"/></StgValue>
</operation>

<operation id="2217" st_id="65" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1270 %add2_1_1 = fadd i32 %add1_1_1, i32 %mul7_1_1

]]></Node>
<StgValue><ssdm name="add2_1_1"/></StgValue>
</operation>

<operation id="2218" st_id="65" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1319 %add9_1_2 = fadd i32 %add8_1_2, i32 %mul5_1_2

]]></Node>
<StgValue><ssdm name="add9_1_2"/></StgValue>
</operation>

<operation id="2219" st_id="65" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1366 %add7_1_3 = fadd i32 %mul2_1_3, i32 %mul3_1_3

]]></Node>
<StgValue><ssdm name="add7_1_3"/></StgValue>
</operation>

<operation id="2220" st_id="65" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1389 %mul5_1_3 = fmul i32 %Layer2_Weights_CPU_load_52, i32 %bitcast_ln66_8

]]></Node>
<StgValue><ssdm name="mul5_1_3"/></StgValue>
</operation>

<operation id="2221" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1423 %gmem0_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_54

]]></Node>
<StgValue><ssdm name="gmem0_addr_54_read"/></StgValue>
</operation>

<operation id="2222" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1433 %gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_55_req"/></StgValue>
</operation>

<operation id="2223" st_id="65" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1445 %gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_56_req"/></StgValue>
</operation>

<operation id="2224" st_id="65" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1457 %gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_57_req"/></StgValue>
</operation>

<operation id="2225" st_id="65" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1469 %gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_58_req"/></StgValue>
</operation>

<operation id="2226" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1481 %gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_59_req"/></StgValue>
</operation>

<operation id="2227" st_id="65" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1500 %gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_60_req"/></StgValue>
</operation>

<operation id="2228" st_id="65" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1511 %gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_61_req"/></StgValue>
</operation>

<operation id="2229" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1516 %add_ln65_30 = add i9 %select_ln55_15, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln65_30"/></StgValue>
</operation>

<operation id="2230" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1517 %shl_ln65_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_30, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_s"/></StgValue>
</operation>

<operation id="2231" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="11">
<![CDATA[
.split8:1518 %zext_ln65_10 = zext i11 %shl_ln65_s

]]></Node>
<StgValue><ssdm name="zext_ln65_10"/></StgValue>
</operation>

<operation id="2232" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1519 %add_ln65_31 = add i64 %zext_ln65_10, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_31"/></StgValue>
</operation>

<operation id="2233" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1520 %trunc_ln65_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_s"/></StgValue>
</operation>

<operation id="2234" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="62">
<![CDATA[
.split8:1521 %sext_ln65_10 = sext i62 %trunc_ln65_s

]]></Node>
<StgValue><ssdm name="sext_ln65_10"/></StgValue>
</operation>

<operation id="2235" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1522 %gmem0_addr_62 = getelementptr i32 %gmem0, i64 %sext_ln65_10

]]></Node>
<StgValue><ssdm name="gmem0_addr_62"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2236" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36 %add_ln66_4 = add i10 %zext_ln64_1, i10 533

]]></Node>
<StgValue><ssdm name="add_ln66_4"/></StgValue>
</operation>

<operation id="2237" st_id="66" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="13">
<![CDATA[
.split8:397 %Layer2_Weights_CPU_load_96 = load i13 %Layer2_Weights_CPU_addr_96

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_96"/></StgValue>
</operation>

<operation id="2238" st_id="66" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="13">
<![CDATA[
.split8:421 %Layer2_Weights_CPU_load_102 = load i13 %Layer2_Weights_CPU_addr_102

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_102"/></StgValue>
</operation>

<operation id="2239" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:438 %add_ln54_105 = add i13 %or_ln54_1, i13 106

]]></Node>
<StgValue><ssdm name="add_ln54_105"/></StgValue>
</operation>

<operation id="2240" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="13">
<![CDATA[
.split8:439 %zext_ln54_110 = zext i13 %add_ln54_105

]]></Node>
<StgValue><ssdm name="zext_ln54_110"/></StgValue>
</operation>

<operation id="2241" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:440 %Layer2_Weights_CPU_addr_107 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_110

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_107"/></StgValue>
</operation>

<operation id="2242" st_id="66" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="13">
<![CDATA[
.split8:441 %Layer2_Weights_CPU_load_107 = load i13 %Layer2_Weights_CPU_addr_107

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_107"/></StgValue>
</operation>

<operation id="2243" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:458 %add_ln54_110 = add i13 %or_ln54_1, i13 111

]]></Node>
<StgValue><ssdm name="add_ln54_110"/></StgValue>
</operation>

<operation id="2244" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="13">
<![CDATA[
.split8:459 %zext_ln54_115 = zext i13 %add_ln54_110

]]></Node>
<StgValue><ssdm name="zext_ln54_115"/></StgValue>
</operation>

<operation id="2245" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:460 %Layer2_Weights_CPU_addr_112 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_115

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_112"/></StgValue>
</operation>

<operation id="2246" st_id="66" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="13">
<![CDATA[
.split8:461 %Layer2_Weights_CPU_load_112 = load i13 %Layer2_Weights_CPU_addr_112

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_112"/></StgValue>
</operation>

<operation id="2247" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:629 %select_ln54_20 = select i1 %icmp_ln55, i10 533, i10 %add_ln66_4

]]></Node>
<StgValue><ssdm name="select_ln54_20"/></StgValue>
</operation>

<operation id="2248" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:697 %add_ln66_17 = add i10 %zext_ln64_7, i10 533

]]></Node>
<StgValue><ssdm name="add_ln66_17"/></StgValue>
</operation>

<operation id="2249" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:698 %select_ln55_16 = select i1 %and_ln54, i10 %add_ln66_17, i10 %select_ln54_20

]]></Node>
<StgValue><ssdm name="select_ln55_16"/></StgValue>
</operation>

<operation id="2250" st_id="66" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1046 %mul7_0_3 = fmul i32 %Layer2_Weights_CPU_load_24, i32 %bitcast_ln68_3

]]></Node>
<StgValue><ssdm name="mul7_0_3"/></StgValue>
</operation>

<operation id="2251" st_id="66" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1270 %add2_1_1 = fadd i32 %add1_1_1, i32 %mul7_1_1

]]></Node>
<StgValue><ssdm name="add2_1_1"/></StgValue>
</operation>

<operation id="2252" st_id="66" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1319 %add9_1_2 = fadd i32 %add8_1_2, i32 %mul5_1_2

]]></Node>
<StgValue><ssdm name="add9_1_2"/></StgValue>
</operation>

<operation id="2253" st_id="66" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1378 %add8_1_3 = fadd i32 %add7_1_3, i32 %mul4_1_3

]]></Node>
<StgValue><ssdm name="add8_1_3"/></StgValue>
</operation>

<operation id="2254" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32">
<![CDATA[
.split8:1424 %bitcast_ln63_9 = bitcast i32 %gmem0_addr_54_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_9"/></StgValue>
</operation>

<operation id="2255" st_id="66" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1425 %mul2_1_4 = fmul i32 %Layer2_Weights_CPU_load_55, i32 %bitcast_ln63_9

]]></Node>
<StgValue><ssdm name="mul2_1_4"/></StgValue>
</operation>

<operation id="2256" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1434 %gmem0_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_55

]]></Node>
<StgValue><ssdm name="gmem0_addr_55_read"/></StgValue>
</operation>

<operation id="2257" st_id="66" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1445 %gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_56_req"/></StgValue>
</operation>

<operation id="2258" st_id="66" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1457 %gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_57_req"/></StgValue>
</operation>

<operation id="2259" st_id="66" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1469 %gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_58_req"/></StgValue>
</operation>

<operation id="2260" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1481 %gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_59_req"/></StgValue>
</operation>

<operation id="2261" st_id="66" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1500 %gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_60_req"/></StgValue>
</operation>

<operation id="2262" st_id="66" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1511 %gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_61_req"/></StgValue>
</operation>

<operation id="2263" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1523 %gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_62_req"/></StgValue>
</operation>

<operation id="2264" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1528 %add_ln66_30 = add i10 %select_ln55_16, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln66_30"/></StgValue>
</operation>

<operation id="2265" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1529 %shl_ln66_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_30, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_s"/></StgValue>
</operation>

<operation id="2266" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="12">
<![CDATA[
.split8:1530 %zext_ln66_10 = zext i12 %shl_ln66_s

]]></Node>
<StgValue><ssdm name="zext_ln66_10"/></StgValue>
</operation>

<operation id="2267" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1531 %add_ln66_31 = add i64 %zext_ln66_10, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_31"/></StgValue>
</operation>

<operation id="2268" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1532 %trunc_ln66_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_s"/></StgValue>
</operation>

<operation id="2269" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="62">
<![CDATA[
.split8:1533 %sext_ln66_10 = sext i62 %trunc_ln66_s

]]></Node>
<StgValue><ssdm name="sext_ln66_10"/></StgValue>
</operation>

<operation id="2270" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1534 %gmem0_addr_63 = getelementptr i32 %gmem0, i64 %sext_ln66_10

]]></Node>
<StgValue><ssdm name="gmem0_addr_63"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2271" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:37 %add_ln67_4 = add i10 %zext_ln64_1, i10 702

]]></Node>
<StgValue><ssdm name="add_ln67_4"/></StgValue>
</operation>

<operation id="2272" st_id="67" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="13">
<![CDATA[
.split8:441 %Layer2_Weights_CPU_load_107 = load i13 %Layer2_Weights_CPU_addr_107

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_107"/></StgValue>
</operation>

<operation id="2273" st_id="67" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="13">
<![CDATA[
.split8:461 %Layer2_Weights_CPU_load_112 = load i13 %Layer2_Weights_CPU_addr_112

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_112"/></StgValue>
</operation>

<operation id="2274" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:478 %add_ln54_115 = add i13 %or_ln54_1, i13 116

]]></Node>
<StgValue><ssdm name="add_ln54_115"/></StgValue>
</operation>

<operation id="2275" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="13">
<![CDATA[
.split8:479 %zext_ln54_120 = zext i13 %add_ln54_115

]]></Node>
<StgValue><ssdm name="zext_ln54_120"/></StgValue>
</operation>

<operation id="2276" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:480 %Layer2_Weights_CPU_addr_117 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_120

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_117"/></StgValue>
</operation>

<operation id="2277" st_id="67" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="13">
<![CDATA[
.split8:481 %Layer2_Weights_CPU_load_117 = load i13 %Layer2_Weights_CPU_addr_117

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_117"/></StgValue>
</operation>

<operation id="2278" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:510 %add_ln54_123 = add i13 %or_ln54_1, i13 124

]]></Node>
<StgValue><ssdm name="add_ln54_123"/></StgValue>
</operation>

<operation id="2279" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="13">
<![CDATA[
.split8:511 %zext_ln54_128 = zext i13 %add_ln54_123

]]></Node>
<StgValue><ssdm name="zext_ln54_128"/></StgValue>
</operation>

<operation id="2280" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:512 %Layer2_Weights_CPU_addr_125 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_128

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_125"/></StgValue>
</operation>

<operation id="2281" st_id="67" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="13">
<![CDATA[
.split8:513 %Layer2_Weights_CPU_load_125 = load i13 %Layer2_Weights_CPU_addr_125

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_125"/></StgValue>
</operation>

<operation id="2282" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:630 %select_ln54_21 = select i1 %icmp_ln55, i10 702, i10 %add_ln67_4

]]></Node>
<StgValue><ssdm name="select_ln54_21"/></StgValue>
</operation>

<operation id="2283" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:699 %add_ln67_17 = add i10 %zext_ln64_7, i10 702

]]></Node>
<StgValue><ssdm name="add_ln67_17"/></StgValue>
</operation>

<operation id="2284" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:700 %select_ln55_17 = select i1 %and_ln54, i10 %add_ln67_17, i10 %select_ln54_21

]]></Node>
<StgValue><ssdm name="select_ln55_17"/></StgValue>
</operation>

<operation id="2285" st_id="67" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1270 %add2_1_1 = fadd i32 %add1_1_1, i32 %mul7_1_1

]]></Node>
<StgValue><ssdm name="add2_1_1"/></StgValue>
</operation>

<operation id="2286" st_id="67" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1331 %add1_1_2 = fadd i32 %add9_1_2, i32 %mul6_1_2

]]></Node>
<StgValue><ssdm name="add1_1_2"/></StgValue>
</operation>

<operation id="2287" st_id="67" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1378 %add8_1_3 = fadd i32 %add7_1_3, i32 %mul4_1_3

]]></Node>
<StgValue><ssdm name="add8_1_3"/></StgValue>
</operation>

<operation id="2288" st_id="67" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1425 %mul2_1_4 = fmul i32 %Layer2_Weights_CPU_load_55, i32 %bitcast_ln63_9

]]></Node>
<StgValue><ssdm name="mul2_1_4"/></StgValue>
</operation>

<operation id="2289" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32">
<![CDATA[
.split8:1435 %bitcast_ln64_9 = bitcast i32 %gmem0_addr_55_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_9"/></StgValue>
</operation>

<operation id="2290" st_id="67" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1436 %mul3_1_4 = fmul i32 %Layer2_Weights_CPU_load_56, i32 %bitcast_ln64_9

]]></Node>
<StgValue><ssdm name="mul3_1_4"/></StgValue>
</operation>

<operation id="2291" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1446 %gmem0_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_56

]]></Node>
<StgValue><ssdm name="gmem0_addr_56_read"/></StgValue>
</operation>

<operation id="2292" st_id="67" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1457 %gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_57_req"/></StgValue>
</operation>

<operation id="2293" st_id="67" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1469 %gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_58_req"/></StgValue>
</operation>

<operation id="2294" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1481 %gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_59_req"/></StgValue>
</operation>

<operation id="2295" st_id="67" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1500 %gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_60_req"/></StgValue>
</operation>

<operation id="2296" st_id="67" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1511 %gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_61_req"/></StgValue>
</operation>

<operation id="2297" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1523 %gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_62_req"/></StgValue>
</operation>

<operation id="2298" st_id="67" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1535 %gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_63_req"/></StgValue>
</operation>

<operation id="2299" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1540 %add_ln67_30 = add i10 %select_ln55_17, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln67_30"/></StgValue>
</operation>

<operation id="2300" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1541 %shl_ln67_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_30, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_s"/></StgValue>
</operation>

<operation id="2301" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="12">
<![CDATA[
.split8:1542 %zext_ln67_10 = zext i12 %shl_ln67_s

]]></Node>
<StgValue><ssdm name="zext_ln67_10"/></StgValue>
</operation>

<operation id="2302" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1543 %add_ln67_31 = add i64 %zext_ln67_10, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_31"/></StgValue>
</operation>

<operation id="2303" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1544 %trunc_ln67_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_s"/></StgValue>
</operation>

<operation id="2304" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="62">
<![CDATA[
.split8:1545 %sext_ln67_10 = sext i62 %trunc_ln67_s

]]></Node>
<StgValue><ssdm name="sext_ln67_10"/></StgValue>
</operation>

<operation id="2305" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1546 %gmem0_addr_64 = getelementptr i32 %gmem0, i64 %sext_ln67_10

]]></Node>
<StgValue><ssdm name="gmem0_addr_64"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2306" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38 %add_ln68_4 = add i9 %zext_ln64_2, i9 359

]]></Node>
<StgValue><ssdm name="add_ln68_4"/></StgValue>
</operation>

<operation id="2307" st_id="68" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="13">
<![CDATA[
.split8:481 %Layer2_Weights_CPU_load_117 = load i13 %Layer2_Weights_CPU_addr_117

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_117"/></StgValue>
</operation>

<operation id="2308" st_id="68" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="13">
<![CDATA[
.split8:513 %Layer2_Weights_CPU_load_125 = load i13 %Layer2_Weights_CPU_addr_125

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_125"/></StgValue>
</operation>

<operation id="2309" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:534 %add_ln54_129 = add i13 %or_ln54_1, i13 130

]]></Node>
<StgValue><ssdm name="add_ln54_129"/></StgValue>
</operation>

<operation id="2310" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="13">
<![CDATA[
.split8:535 %zext_ln54_134 = zext i13 %add_ln54_129

]]></Node>
<StgValue><ssdm name="zext_ln54_134"/></StgValue>
</operation>

<operation id="2311" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:536 %Layer2_Weights_CPU_addr_131 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_134

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_131"/></StgValue>
</operation>

<operation id="2312" st_id="68" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="13">
<![CDATA[
.split8:537 %Layer2_Weights_CPU_load_131 = load i13 %Layer2_Weights_CPU_addr_131

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_131"/></StgValue>
</operation>

<operation id="2313" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:554 %add_ln54_134 = add i13 %or_ln54_1, i13 135

]]></Node>
<StgValue><ssdm name="add_ln54_134"/></StgValue>
</operation>

<operation id="2314" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="13">
<![CDATA[
.split8:555 %zext_ln54_139 = zext i13 %add_ln54_134

]]></Node>
<StgValue><ssdm name="zext_ln54_139"/></StgValue>
</operation>

<operation id="2315" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:556 %Layer2_Weights_CPU_addr_136 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_139

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_136"/></StgValue>
</operation>

<operation id="2316" st_id="68" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="13">
<![CDATA[
.split8:557 %Layer2_Weights_CPU_load_136 = load i13 %Layer2_Weights_CPU_addr_136

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_136"/></StgValue>
</operation>

<operation id="2317" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:631 %select_ln54_22 = select i1 %icmp_ln55, i9 359, i9 %add_ln68_4

]]></Node>
<StgValue><ssdm name="select_ln54_22"/></StgValue>
</operation>

<operation id="2318" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:701 %add_ln68_16 = add i9 %zext_ln64_8, i9 359

]]></Node>
<StgValue><ssdm name="add_ln68_16"/></StgValue>
</operation>

<operation id="2319" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:702 %select_ln55_18 = select i1 %and_ln54, i9 %add_ln68_16, i9 %select_ln54_22

]]></Node>
<StgValue><ssdm name="select_ln55_18"/></StgValue>
</operation>

<operation id="2320" st_id="68" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1047 %add2_0_3 = fadd i32 %add1_0_3, i32 %mul7_0_3

]]></Node>
<StgValue><ssdm name="add2_0_3"/></StgValue>
</operation>

<operation id="2321" st_id="68" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1331 %add1_1_2 = fadd i32 %add9_1_2, i32 %mul6_1_2

]]></Node>
<StgValue><ssdm name="add1_1_2"/></StgValue>
</operation>

<operation id="2322" st_id="68" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1378 %add8_1_3 = fadd i32 %add7_1_3, i32 %mul4_1_3

]]></Node>
<StgValue><ssdm name="add8_1_3"/></StgValue>
</operation>

<operation id="2323" st_id="68" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1436 %mul3_1_4 = fmul i32 %Layer2_Weights_CPU_load_56, i32 %bitcast_ln64_9

]]></Node>
<StgValue><ssdm name="mul3_1_4"/></StgValue>
</operation>

<operation id="2324" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32">
<![CDATA[
.split8:1447 %bitcast_ln65_9 = bitcast i32 %gmem0_addr_56_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_9"/></StgValue>
</operation>

<operation id="2325" st_id="68" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1448 %mul4_1_4 = fmul i32 %Layer2_Weights_CPU_load_57, i32 %bitcast_ln65_9

]]></Node>
<StgValue><ssdm name="mul4_1_4"/></StgValue>
</operation>

<operation id="2326" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1458 %gmem0_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_57

]]></Node>
<StgValue><ssdm name="gmem0_addr_57_read"/></StgValue>
</operation>

<operation id="2327" st_id="68" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1469 %gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_58_req"/></StgValue>
</operation>

<operation id="2328" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1481 %gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_59_req"/></StgValue>
</operation>

<operation id="2329" st_id="68" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1500 %gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_60_req"/></StgValue>
</operation>

<operation id="2330" st_id="68" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1511 %gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_61_req"/></StgValue>
</operation>

<operation id="2331" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1523 %gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_62_req"/></StgValue>
</operation>

<operation id="2332" st_id="68" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1535 %gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_63_req"/></StgValue>
</operation>

<operation id="2333" st_id="68" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1547 %gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_64_req"/></StgValue>
</operation>

<operation id="2334" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1552 %add_ln68_28 = add i9 %select_ln55_18, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln68_28"/></StgValue>
</operation>

<operation id="2335" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1553 %tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_28, i2 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2336" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="12" op_0_bw="11">
<![CDATA[
.split8:1554 %sext_ln68_30 = sext i11 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln68_30"/></StgValue>
</operation>

<operation id="2337" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="12">
<![CDATA[
.split8:1555 %zext_ln68_10 = zext i12 %sext_ln68_30

]]></Node>
<StgValue><ssdm name="zext_ln68_10"/></StgValue>
</operation>

<operation id="2338" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1556 %add_ln68_29 = add i64 %zext_ln68_10, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_29"/></StgValue>
</operation>

<operation id="2339" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1557 %trunc_ln68_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_s"/></StgValue>
</operation>

<operation id="2340" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="62">
<![CDATA[
.split8:1558 %sext_ln68_10 = sext i62 %trunc_ln68_s

]]></Node>
<StgValue><ssdm name="sext_ln68_10"/></StgValue>
</operation>

<operation id="2341" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1559 %gmem0_addr_65 = getelementptr i32 %gmem0, i64 %sext_ln68_10

]]></Node>
<StgValue><ssdm name="gmem0_addr_65"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2342" st_id="69" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="13">
<![CDATA[
.split8:537 %Layer2_Weights_CPU_load_131 = load i13 %Layer2_Weights_CPU_addr_131

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_131"/></StgValue>
</operation>

<operation id="2343" st_id="69" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="13">
<![CDATA[
.split8:557 %Layer2_Weights_CPU_load_136 = load i13 %Layer2_Weights_CPU_addr_136

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_136"/></StgValue>
</operation>

<operation id="2344" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:574 %add_ln54_139 = add i13 %or_ln54_1, i13 140

]]></Node>
<StgValue><ssdm name="add_ln54_139"/></StgValue>
</operation>

<operation id="2345" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="13">
<![CDATA[
.split8:575 %zext_ln54_144 = zext i13 %add_ln54_139

]]></Node>
<StgValue><ssdm name="zext_ln54_144"/></StgValue>
</operation>

<operation id="2346" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:576 %Layer2_Weights_CPU_addr_141 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_144

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_141"/></StgValue>
</operation>

<operation id="2347" st_id="69" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="13">
<![CDATA[
.split8:577 %Layer2_Weights_CPU_load_141 = load i13 %Layer2_Weights_CPU_addr_141

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_141"/></StgValue>
</operation>

<operation id="2348" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:590 %add_ln54_143 = add i13 %or_ln54_1, i13 144

]]></Node>
<StgValue><ssdm name="add_ln54_143"/></StgValue>
</operation>

<operation id="2349" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="13">
<![CDATA[
.split8:591 %zext_ln54_148 = zext i13 %add_ln54_143

]]></Node>
<StgValue><ssdm name="zext_ln54_148"/></StgValue>
</operation>

<operation id="2350" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:592 %Layer2_Weights_CPU_addr_145 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_148

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_145"/></StgValue>
</operation>

<operation id="2351" st_id="69" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="13">
<![CDATA[
.split8:593 %Layer2_Weights_CPU_load_145 = load i13 %Layer2_Weights_CPU_addr_145

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_145"/></StgValue>
</operation>

<operation id="2352" st_id="69" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1047 %add2_0_3 = fadd i32 %add1_0_3, i32 %mul7_0_3

]]></Node>
<StgValue><ssdm name="add2_0_3"/></StgValue>
</operation>

<operation id="2353" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32">
<![CDATA[
.split8:1107 %bitcast_ln67_4 = bitcast i32 %gmem0_addr_28_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_4"/></StgValue>
</operation>

<operation id="2354" st_id="69" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1108 %mul6_0_4 = fmul i32 %Layer2_Weights_CPU_load_29, i32 %bitcast_ln67_4

]]></Node>
<StgValue><ssdm name="mul6_0_4"/></StgValue>
</operation>

<operation id="2355" st_id="69" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1331 %add1_1_2 = fadd i32 %add9_1_2, i32 %mul6_1_2

]]></Node>
<StgValue><ssdm name="add1_1_2"/></StgValue>
</operation>

<operation id="2356" st_id="69" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1437 %add7_1_4 = fadd i32 %mul2_1_4, i32 %mul3_1_4

]]></Node>
<StgValue><ssdm name="add7_1_4"/></StgValue>
</operation>

<operation id="2357" st_id="69" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1448 %mul4_1_4 = fmul i32 %Layer2_Weights_CPU_load_57, i32 %bitcast_ln65_9

]]></Node>
<StgValue><ssdm name="mul4_1_4"/></StgValue>
</operation>

<operation id="2358" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1470 %gmem0_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_58

]]></Node>
<StgValue><ssdm name="gmem0_addr_58_read"/></StgValue>
</operation>

<operation id="2359" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1481 %gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_59_req"/></StgValue>
</operation>

<operation id="2360" st_id="69" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1500 %gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_60_req"/></StgValue>
</operation>

<operation id="2361" st_id="69" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1511 %gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_61_req"/></StgValue>
</operation>

<operation id="2362" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1523 %gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_62_req"/></StgValue>
</operation>

<operation id="2363" st_id="69" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1535 %gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_63_req"/></StgValue>
</operation>

<operation id="2364" st_id="69" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1547 %gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_64_req"/></StgValue>
</operation>

<operation id="2365" st_id="69" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1560 %gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_65_req"/></StgValue>
</operation>

<operation id="2366" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1565 %add_ln63_31 = add i8 %zext_ln63_7, i8 %select_ln55_13

]]></Node>
<StgValue><ssdm name="add_ln63_31"/></StgValue>
</operation>

<operation id="2367" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1566 %shl_ln63_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_31, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_11"/></StgValue>
</operation>

<operation id="2368" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="64" op_0_bw="10">
<![CDATA[
.split8:1567 %zext_ln63_28 = zext i10 %shl_ln63_11

]]></Node>
<StgValue><ssdm name="zext_ln63_28"/></StgValue>
</operation>

<operation id="2369" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1568 %add_ln63_32 = add i64 %zext_ln63_28, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_32"/></StgValue>
</operation>

<operation id="2370" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1569 %trunc_ln63_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_32, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_10"/></StgValue>
</operation>

<operation id="2371" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="62">
<![CDATA[
.split8:1570 %sext_ln63_11 = sext i62 %trunc_ln63_10

]]></Node>
<StgValue><ssdm name="sext_ln63_11"/></StgValue>
</operation>

<operation id="2372" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1571 %gmem0_addr_66 = getelementptr i32 %gmem0, i64 %sext_ln63_11

]]></Node>
<StgValue><ssdm name="gmem0_addr_66"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2373" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:250 %add_ln54_58 = add i13 %or_ln54_1, i13 59

]]></Node>
<StgValue><ssdm name="add_ln54_58"/></StgValue>
</operation>

<operation id="2374" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="13">
<![CDATA[
.split8:251 %zext_ln54_63 = zext i13 %add_ln54_58

]]></Node>
<StgValue><ssdm name="zext_ln54_63"/></StgValue>
</operation>

<operation id="2375" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:252 %Layer2_Weights_CPU_addr_60 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_60"/></StgValue>
</operation>

<operation id="2376" st_id="70" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="13">
<![CDATA[
.split8:253 %Layer2_Weights_CPU_load_60 = load i13 %Layer2_Weights_CPU_addr_60

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_60"/></StgValue>
</operation>

<operation id="2377" st_id="70" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="13">
<![CDATA[
.split8:577 %Layer2_Weights_CPU_load_141 = load i13 %Layer2_Weights_CPU_addr_141

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_141"/></StgValue>
</operation>

<operation id="2378" st_id="70" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="13">
<![CDATA[
.split8:593 %Layer2_Weights_CPU_load_145 = load i13 %Layer2_Weights_CPU_addr_145

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_145"/></StgValue>
</operation>

<operation id="2379" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:594 %add_ln54_144 = add i13 %or_ln54_1, i13 145

]]></Node>
<StgValue><ssdm name="add_ln54_144"/></StgValue>
</operation>

<operation id="2380" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="13">
<![CDATA[
.split8:595 %zext_ln54_149 = zext i13 %add_ln54_144

]]></Node>
<StgValue><ssdm name="zext_ln54_149"/></StgValue>
</operation>

<operation id="2381" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:596 %Layer2_Weights_CPU_addr_146 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_149

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_146"/></StgValue>
</operation>

<operation id="2382" st_id="70" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="13">
<![CDATA[
.split8:597 %Layer2_Weights_CPU_load_146 = load i13 %Layer2_Weights_CPU_addr_146

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_146"/></StgValue>
</operation>

<operation id="2383" st_id="70" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1047 %add2_0_3 = fadd i32 %add1_0_3, i32 %mul7_0_3

]]></Node>
<StgValue><ssdm name="add2_0_3"/></StgValue>
</operation>

<operation id="2384" st_id="70" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1108 %mul6_0_4 = fmul i32 %Layer2_Weights_CPU_load_29, i32 %bitcast_ln67_4

]]></Node>
<StgValue><ssdm name="mul6_0_4"/></StgValue>
</operation>

<operation id="2385" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32">
<![CDATA[
.split8:1341 %bitcast_ln68_7 = bitcast i32 %gmem0_addr_47_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_7"/></StgValue>
</operation>

<operation id="2386" st_id="70" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1342 %mul7_1_2 = fmul i32 %Layer2_Weights_CPU_load_48, i32 %bitcast_ln68_7

]]></Node>
<StgValue><ssdm name="mul7_1_2"/></StgValue>
</operation>

<operation id="2387" st_id="70" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1390 %add9_1_3 = fadd i32 %add8_1_3, i32 %mul5_1_3

]]></Node>
<StgValue><ssdm name="add9_1_3"/></StgValue>
</operation>

<operation id="2388" st_id="70" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1437 %add7_1_4 = fadd i32 %mul2_1_4, i32 %mul3_1_4

]]></Node>
<StgValue><ssdm name="add7_1_4"/></StgValue>
</operation>

<operation id="2389" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1482 %gmem0_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_59

]]></Node>
<StgValue><ssdm name="gmem0_addr_59_read"/></StgValue>
</operation>

<operation id="2390" st_id="70" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1500 %gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_60_req"/></StgValue>
</operation>

<operation id="2391" st_id="70" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1511 %gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_61_req"/></StgValue>
</operation>

<operation id="2392" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1523 %gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_62_req"/></StgValue>
</operation>

<operation id="2393" st_id="70" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1535 %gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_63_req"/></StgValue>
</operation>

<operation id="2394" st_id="70" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1547 %gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_64_req"/></StgValue>
</operation>

<operation id="2395" st_id="70" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1560 %gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_65_req"/></StgValue>
</operation>

<operation id="2396" st_id="70" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1572 %gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_66_req"/></StgValue>
</operation>

<operation id="2397" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1576 %add_ln64_32 = add i9 %select_ln55_14, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln64_32"/></StgValue>
</operation>

<operation id="2398" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1577 %shl_ln64_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_10"/></StgValue>
</operation>

<operation id="2399" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="11">
<![CDATA[
.split8:1578 %zext_ln64_29 = zext i11 %shl_ln64_10

]]></Node>
<StgValue><ssdm name="zext_ln64_29"/></StgValue>
</operation>

<operation id="2400" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1579 %add_ln64_33 = add i64 %zext_ln64_29, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_33"/></StgValue>
</operation>

<operation id="2401" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1580 %trunc_ln64_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_33, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_10"/></StgValue>
</operation>

<operation id="2402" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="62">
<![CDATA[
.split8:1581 %sext_ln64_11 = sext i62 %trunc_ln64_10

]]></Node>
<StgValue><ssdm name="sext_ln64_11"/></StgValue>
</operation>

<operation id="2403" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1582 %gmem0_addr_67 = getelementptr i32 %gmem0, i64 %sext_ln64_11

]]></Node>
<StgValue><ssdm name="gmem0_addr_67"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2404" st_id="71" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="13">
<![CDATA[
.split8:253 %Layer2_Weights_CPU_load_60 = load i13 %Layer2_Weights_CPU_addr_60

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_60"/></StgValue>
</operation>

<operation id="2405" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:346 %add_ln54_82 = add i13 %or_ln54_1, i13 83

]]></Node>
<StgValue><ssdm name="add_ln54_82"/></StgValue>
</operation>

<operation id="2406" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="13">
<![CDATA[
.split8:347 %zext_ln54_87 = zext i13 %add_ln54_82

]]></Node>
<StgValue><ssdm name="zext_ln54_87"/></StgValue>
</operation>

<operation id="2407" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:348 %Layer2_Weights_CPU_addr_84 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_84"/></StgValue>
</operation>

<operation id="2408" st_id="71" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="13">
<![CDATA[
.split8:349 %Layer2_Weights_CPU_load_84 = load i13 %Layer2_Weights_CPU_addr_84

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_84"/></StgValue>
</operation>

<operation id="2409" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:366 %add_ln54_87 = add i13 %or_ln54_1, i13 88

]]></Node>
<StgValue><ssdm name="add_ln54_87"/></StgValue>
</operation>

<operation id="2410" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="13">
<![CDATA[
.split8:367 %zext_ln54_92 = zext i13 %add_ln54_87

]]></Node>
<StgValue><ssdm name="zext_ln54_92"/></StgValue>
</operation>

<operation id="2411" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:368 %Layer2_Weights_CPU_addr_89 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_89"/></StgValue>
</operation>

<operation id="2412" st_id="71" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="13">
<![CDATA[
.split8:369 %Layer2_Weights_CPU_load_89 = load i13 %Layer2_Weights_CPU_addr_89

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_89"/></StgValue>
</operation>

<operation id="2413" st_id="71" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="13">
<![CDATA[
.split8:597 %Layer2_Weights_CPU_load_146 = load i13 %Layer2_Weights_CPU_addr_146

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_146"/></StgValue>
</operation>

<operation id="2414" st_id="71" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1109 %add1_0_4 = fadd i32 %add9_0_4, i32 %mul6_0_4

]]></Node>
<StgValue><ssdm name="add1_0_4"/></StgValue>
</operation>

<operation id="2415" st_id="71" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1342 %mul7_1_2 = fmul i32 %Layer2_Weights_CPU_load_48, i32 %bitcast_ln68_7

]]></Node>
<StgValue><ssdm name="mul7_1_2"/></StgValue>
</operation>

<operation id="2416" st_id="71" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1390 %add9_1_3 = fadd i32 %add8_1_3, i32 %mul5_1_3

]]></Node>
<StgValue><ssdm name="add9_1_3"/></StgValue>
</operation>

<operation id="2417" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32">
<![CDATA[
.split8:1400 %bitcast_ln67_8 = bitcast i32 %gmem0_addr_52_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_8"/></StgValue>
</operation>

<operation id="2418" st_id="71" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1401 %mul6_1_3 = fmul i32 %Layer2_Weights_CPU_load_53, i32 %bitcast_ln67_8

]]></Node>
<StgValue><ssdm name="mul6_1_3"/></StgValue>
</operation>

<operation id="2419" st_id="71" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1437 %add7_1_4 = fadd i32 %mul2_1_4, i32 %mul3_1_4

]]></Node>
<StgValue><ssdm name="add7_1_4"/></StgValue>
</operation>

<operation id="2420" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1501 %gmem0_addr_60_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_60

]]></Node>
<StgValue><ssdm name="gmem0_addr_60_read"/></StgValue>
</operation>

<operation id="2421" st_id="71" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1511 %gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_61_req"/></StgValue>
</operation>

<operation id="2422" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1523 %gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_62_req"/></StgValue>
</operation>

<operation id="2423" st_id="71" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1535 %gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_63_req"/></StgValue>
</operation>

<operation id="2424" st_id="71" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1547 %gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_64_req"/></StgValue>
</operation>

<operation id="2425" st_id="71" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1560 %gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_65_req"/></StgValue>
</operation>

<operation id="2426" st_id="71" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1572 %gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_66_req"/></StgValue>
</operation>

<operation id="2427" st_id="71" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1583 %gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_67_req"/></StgValue>
</operation>

<operation id="2428" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1588 %add_ln65_32 = add i9 %select_ln55_15, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln65_32"/></StgValue>
</operation>

<operation id="2429" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1589 %shl_ln65_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_10"/></StgValue>
</operation>

<operation id="2430" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="11">
<![CDATA[
.split8:1590 %zext_ln65_11 = zext i11 %shl_ln65_10

]]></Node>
<StgValue><ssdm name="zext_ln65_11"/></StgValue>
</operation>

<operation id="2431" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1591 %add_ln65_33 = add i64 %zext_ln65_11, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_33"/></StgValue>
</operation>

<operation id="2432" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1592 %trunc_ln65_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_33, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_10"/></StgValue>
</operation>

<operation id="2433" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="62">
<![CDATA[
.split8:1593 %sext_ln65_11 = sext i62 %trunc_ln65_10

]]></Node>
<StgValue><ssdm name="sext_ln65_11"/></StgValue>
</operation>

<operation id="2434" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1594 %gmem0_addr_68 = getelementptr i32 %gmem0, i64 %sext_ln65_11

]]></Node>
<StgValue><ssdm name="gmem0_addr_68"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2435" st_id="72" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="13">
<![CDATA[
.split8:349 %Layer2_Weights_CPU_load_84 = load i13 %Layer2_Weights_CPU_addr_84

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_84"/></StgValue>
</operation>

<operation id="2436" st_id="72" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="13">
<![CDATA[
.split8:369 %Layer2_Weights_CPU_load_89 = load i13 %Layer2_Weights_CPU_addr_89

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_89"/></StgValue>
</operation>

<operation id="2437" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:442 %add_ln54_106 = add i13 %or_ln54_1, i13 107

]]></Node>
<StgValue><ssdm name="add_ln54_106"/></StgValue>
</operation>

<operation id="2438" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="13">
<![CDATA[
.split8:443 %zext_ln54_111 = zext i13 %add_ln54_106

]]></Node>
<StgValue><ssdm name="zext_ln54_111"/></StgValue>
</operation>

<operation id="2439" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:444 %Layer2_Weights_CPU_addr_108 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_108"/></StgValue>
</operation>

<operation id="2440" st_id="72" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="13">
<![CDATA[
.split8:445 %Layer2_Weights_CPU_load_108 = load i13 %Layer2_Weights_CPU_addr_108

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_108"/></StgValue>
</operation>

<operation id="2441" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:462 %add_ln54_111 = add i13 %or_ln54_1, i13 112

]]></Node>
<StgValue><ssdm name="add_ln54_111"/></StgValue>
</operation>

<operation id="2442" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="13">
<![CDATA[
.split8:463 %zext_ln54_116 = zext i13 %add_ln54_111

]]></Node>
<StgValue><ssdm name="zext_ln54_116"/></StgValue>
</operation>

<operation id="2443" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:464 %Layer2_Weights_CPU_addr_113 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_116

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_113"/></StgValue>
</operation>

<operation id="2444" st_id="72" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="13">
<![CDATA[
.split8:465 %Layer2_Weights_CPU_load_113 = load i13 %Layer2_Weights_CPU_addr_113

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_113"/></StgValue>
</operation>

<operation id="2445" st_id="72" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1109 %add1_0_4 = fadd i32 %add9_0_4, i32 %mul6_0_4

]]></Node>
<StgValue><ssdm name="add1_0_4"/></StgValue>
</operation>

<operation id="2446" st_id="72" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1390 %add9_1_3 = fadd i32 %add8_1_3, i32 %mul5_1_3

]]></Node>
<StgValue><ssdm name="add9_1_3"/></StgValue>
</operation>

<operation id="2447" st_id="72" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1401 %mul6_1_3 = fmul i32 %Layer2_Weights_CPU_load_53, i32 %bitcast_ln67_8

]]></Node>
<StgValue><ssdm name="mul6_1_3"/></StgValue>
</operation>

<operation id="2448" st_id="72" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1449 %add8_1_4 = fadd i32 %add7_1_4, i32 %mul4_1_4

]]></Node>
<StgValue><ssdm name="add8_1_4"/></StgValue>
</operation>

<operation id="2449" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32">
<![CDATA[
.split8:1502 %bitcast_ln63_10 = bitcast i32 %gmem0_addr_60_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_10"/></StgValue>
</operation>

<operation id="2450" st_id="72" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1503 %mul2_2 = fmul i32 %Layer2_Weights_CPU_load_61, i32 %bitcast_ln63_10

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="2451" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1512 %gmem0_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_61

]]></Node>
<StgValue><ssdm name="gmem0_addr_61_read"/></StgValue>
</operation>

<operation id="2452" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1523 %gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_62_req"/></StgValue>
</operation>

<operation id="2453" st_id="72" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1535 %gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_63_req"/></StgValue>
</operation>

<operation id="2454" st_id="72" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1547 %gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_64_req"/></StgValue>
</operation>

<operation id="2455" st_id="72" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1560 %gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_65_req"/></StgValue>
</operation>

<operation id="2456" st_id="72" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1572 %gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_66_req"/></StgValue>
</operation>

<operation id="2457" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1583 %gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_67_req"/></StgValue>
</operation>

<operation id="2458" st_id="72" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1595 %gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_68_req"/></StgValue>
</operation>

<operation id="2459" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1600 %add_ln66_32 = add i10 %select_ln55_16, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln66_32"/></StgValue>
</operation>

<operation id="2460" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1601 %shl_ln66_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_10"/></StgValue>
</operation>

<operation id="2461" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="12">
<![CDATA[
.split8:1602 %zext_ln66_11 = zext i12 %shl_ln66_10

]]></Node>
<StgValue><ssdm name="zext_ln66_11"/></StgValue>
</operation>

<operation id="2462" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1603 %add_ln66_33 = add i64 %zext_ln66_11, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_33"/></StgValue>
</operation>

<operation id="2463" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1604 %trunc_ln66_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_33, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_10"/></StgValue>
</operation>

<operation id="2464" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="62">
<![CDATA[
.split8:1605 %sext_ln66_11 = sext i62 %trunc_ln66_10

]]></Node>
<StgValue><ssdm name="sext_ln66_11"/></StgValue>
</operation>

<operation id="2465" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1606 %gmem0_addr_69 = getelementptr i32 %gmem0, i64 %sext_ln66_11

]]></Node>
<StgValue><ssdm name="gmem0_addr_69"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2466" st_id="73" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="13">
<![CDATA[
.split8:445 %Layer2_Weights_CPU_load_108 = load i13 %Layer2_Weights_CPU_addr_108

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_108"/></StgValue>
</operation>

<operation id="2467" st_id="73" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="13">
<![CDATA[
.split8:465 %Layer2_Weights_CPU_load_113 = load i13 %Layer2_Weights_CPU_addr_113

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_113"/></StgValue>
</operation>

<operation id="2468" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:482 %add_ln54_116 = add i13 %or_ln54_1, i13 117

]]></Node>
<StgValue><ssdm name="add_ln54_116"/></StgValue>
</operation>

<operation id="2469" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="13">
<![CDATA[
.split8:483 %zext_ln54_121 = zext i13 %add_ln54_116

]]></Node>
<StgValue><ssdm name="zext_ln54_121"/></StgValue>
</operation>

<operation id="2470" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:484 %Layer2_Weights_CPU_addr_118 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_121

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_118"/></StgValue>
</operation>

<operation id="2471" st_id="73" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="13">
<![CDATA[
.split8:485 %Layer2_Weights_CPU_load_118 = load i13 %Layer2_Weights_CPU_addr_118

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_118"/></StgValue>
</operation>

<operation id="2472" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:514 %add_ln54_124 = add i13 %or_ln54_1, i13 125

]]></Node>
<StgValue><ssdm name="add_ln54_124"/></StgValue>
</operation>

<operation id="2473" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="13">
<![CDATA[
.split8:515 %zext_ln54_129 = zext i13 %add_ln54_124

]]></Node>
<StgValue><ssdm name="zext_ln54_129"/></StgValue>
</operation>

<operation id="2474" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:516 %Layer2_Weights_CPU_addr_126 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_129

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_126"/></StgValue>
</operation>

<operation id="2475" st_id="73" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="13">
<![CDATA[
.split8:517 %Layer2_Weights_CPU_load_126 = load i13 %Layer2_Weights_CPU_addr_126

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_126"/></StgValue>
</operation>

<operation id="2476" st_id="73" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1109 %add1_0_4 = fadd i32 %add9_0_4, i32 %mul6_0_4

]]></Node>
<StgValue><ssdm name="add1_0_4"/></StgValue>
</operation>

<operation id="2477" st_id="73" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1449 %add8_1_4 = fadd i32 %add7_1_4, i32 %mul4_1_4

]]></Node>
<StgValue><ssdm name="add8_1_4"/></StgValue>
</operation>

<operation id="2478" st_id="73" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1486 %add_1 = fadd i32 %add2_1, i32 %add2_1_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="2479" st_id="73" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1503 %mul2_2 = fmul i32 %Layer2_Weights_CPU_load_61, i32 %bitcast_ln63_10

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="2480" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32">
<![CDATA[
.split8:1513 %bitcast_ln64_10 = bitcast i32 %gmem0_addr_61_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_10"/></StgValue>
</operation>

<operation id="2481" st_id="73" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1514 %mul3_2 = fmul i32 %Layer2_Weights_CPU_load_62, i32 %bitcast_ln64_10

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="2482" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1524 %gmem0_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_62

]]></Node>
<StgValue><ssdm name="gmem0_addr_62_read"/></StgValue>
</operation>

<operation id="2483" st_id="73" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1535 %gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_63_req"/></StgValue>
</operation>

<operation id="2484" st_id="73" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1547 %gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_64_req"/></StgValue>
</operation>

<operation id="2485" st_id="73" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1560 %gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_65_req"/></StgValue>
</operation>

<operation id="2486" st_id="73" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1572 %gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_66_req"/></StgValue>
</operation>

<operation id="2487" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1583 %gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_67_req"/></StgValue>
</operation>

<operation id="2488" st_id="73" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1595 %gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_68_req"/></StgValue>
</operation>

<operation id="2489" st_id="73" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1607 %gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_69_req"/></StgValue>
</operation>

<operation id="2490" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1612 %add_ln67_32 = add i10 %select_ln55_17, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln67_32"/></StgValue>
</operation>

<operation id="2491" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1613 %shl_ln67_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_10"/></StgValue>
</operation>

<operation id="2492" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="12">
<![CDATA[
.split8:1614 %zext_ln67_11 = zext i12 %shl_ln67_10

]]></Node>
<StgValue><ssdm name="zext_ln67_11"/></StgValue>
</operation>

<operation id="2493" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1615 %add_ln67_33 = add i64 %zext_ln67_11, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_33"/></StgValue>
</operation>

<operation id="2494" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1616 %trunc_ln67_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_33, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_10"/></StgValue>
</operation>

<operation id="2495" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="62">
<![CDATA[
.split8:1617 %sext_ln67_11 = sext i62 %trunc_ln67_10

]]></Node>
<StgValue><ssdm name="sext_ln67_11"/></StgValue>
</operation>

<operation id="2496" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1618 %gmem0_addr_70 = getelementptr i32 %gmem0, i64 %sext_ln67_11

]]></Node>
<StgValue><ssdm name="gmem0_addr_70"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2497" st_id="74" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="13">
<![CDATA[
.split8:485 %Layer2_Weights_CPU_load_118 = load i13 %Layer2_Weights_CPU_addr_118

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_118"/></StgValue>
</operation>

<operation id="2498" st_id="74" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="13">
<![CDATA[
.split8:517 %Layer2_Weights_CPU_load_126 = load i13 %Layer2_Weights_CPU_addr_126

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_126"/></StgValue>
</operation>

<operation id="2499" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:538 %add_ln54_130 = add i13 %or_ln54_1, i13 131

]]></Node>
<StgValue><ssdm name="add_ln54_130"/></StgValue>
</operation>

<operation id="2500" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="13">
<![CDATA[
.split8:539 %zext_ln54_135 = zext i13 %add_ln54_130

]]></Node>
<StgValue><ssdm name="zext_ln54_135"/></StgValue>
</operation>

<operation id="2501" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:540 %Layer2_Weights_CPU_addr_132 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_135

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_132"/></StgValue>
</operation>

<operation id="2502" st_id="74" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="13">
<![CDATA[
.split8:541 %Layer2_Weights_CPU_load_132 = load i13 %Layer2_Weights_CPU_addr_132

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_132"/></StgValue>
</operation>

<operation id="2503" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:558 %add_ln54_135 = add i13 %or_ln54_1, i13 136

]]></Node>
<StgValue><ssdm name="add_ln54_135"/></StgValue>
</operation>

<operation id="2504" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="13">
<![CDATA[
.split8:559 %zext_ln54_140 = zext i13 %add_ln54_135

]]></Node>
<StgValue><ssdm name="zext_ln54_140"/></StgValue>
</operation>

<operation id="2505" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:560 %Layer2_Weights_CPU_addr_137 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_140

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_137"/></StgValue>
</operation>

<operation id="2506" st_id="74" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="13">
<![CDATA[
.split8:561 %Layer2_Weights_CPU_load_137 = load i13 %Layer2_Weights_CPU_addr_137

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_137"/></StgValue>
</operation>

<operation id="2507" st_id="74" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1343 %add2_1_2 = fadd i32 %add1_1_2, i32 %mul7_1_2

]]></Node>
<StgValue><ssdm name="add2_1_2"/></StgValue>
</operation>

<operation id="2508" st_id="74" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1449 %add8_1_4 = fadd i32 %add7_1_4, i32 %mul4_1_4

]]></Node>
<StgValue><ssdm name="add8_1_4"/></StgValue>
</operation>

<operation id="2509" st_id="74" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1486 %add_1 = fadd i32 %add2_1, i32 %add2_1_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="2510" st_id="74" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1514 %mul3_2 = fmul i32 %Layer2_Weights_CPU_load_62, i32 %bitcast_ln64_10

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="2511" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32">
<![CDATA[
.split8:1525 %bitcast_ln65_10 = bitcast i32 %gmem0_addr_62_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_10"/></StgValue>
</operation>

<operation id="2512" st_id="74" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1526 %mul4_2 = fmul i32 %Layer2_Weights_CPU_load_63, i32 %bitcast_ln65_10

]]></Node>
<StgValue><ssdm name="mul4_2"/></StgValue>
</operation>

<operation id="2513" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1536 %gmem0_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_63

]]></Node>
<StgValue><ssdm name="gmem0_addr_63_read"/></StgValue>
</operation>

<operation id="2514" st_id="74" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1547 %gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_64_req"/></StgValue>
</operation>

<operation id="2515" st_id="74" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1560 %gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_65_req"/></StgValue>
</operation>

<operation id="2516" st_id="74" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1572 %gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_66_req"/></StgValue>
</operation>

<operation id="2517" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1583 %gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_67_req"/></StgValue>
</operation>

<operation id="2518" st_id="74" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1595 %gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_68_req"/></StgValue>
</operation>

<operation id="2519" st_id="74" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1607 %gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_69_req"/></StgValue>
</operation>

<operation id="2520" st_id="74" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1619 %gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_70_req"/></StgValue>
</operation>

<operation id="2521" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1624 %add_ln68_30 = add i9 %select_ln55_18, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln68_30"/></StgValue>
</operation>

<operation id="2522" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1625 %tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_30, i2 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2523" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="12" op_0_bw="11">
<![CDATA[
.split8:1626 %sext_ln68_31 = sext i11 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln68_31"/></StgValue>
</operation>

<operation id="2524" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="12">
<![CDATA[
.split8:1627 %zext_ln68_11 = zext i12 %sext_ln68_31

]]></Node>
<StgValue><ssdm name="zext_ln68_11"/></StgValue>
</operation>

<operation id="2525" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1628 %add_ln68_31 = add i64 %zext_ln68_11, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_31"/></StgValue>
</operation>

<operation id="2526" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1629 %trunc_ln68_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_10"/></StgValue>
</operation>

<operation id="2527" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="62">
<![CDATA[
.split8:1630 %sext_ln68_11 = sext i62 %trunc_ln68_10

]]></Node>
<StgValue><ssdm name="sext_ln68_11"/></StgValue>
</operation>

<operation id="2528" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1631 %gmem0_addr_71 = getelementptr i32 %gmem0, i64 %sext_ln68_11

]]></Node>
<StgValue><ssdm name="gmem0_addr_71"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2529" st_id="75" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="13">
<![CDATA[
.split8:541 %Layer2_Weights_CPU_load_132 = load i13 %Layer2_Weights_CPU_addr_132

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_132"/></StgValue>
</operation>

<operation id="2530" st_id="75" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="13">
<![CDATA[
.split8:561 %Layer2_Weights_CPU_load_137 = load i13 %Layer2_Weights_CPU_addr_137

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_137"/></StgValue>
</operation>

<operation id="2531" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:578 %add_ln54_140 = add i13 %or_ln54_1, i13 141

]]></Node>
<StgValue><ssdm name="add_ln54_140"/></StgValue>
</operation>

<operation id="2532" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="13">
<![CDATA[
.split8:579 %zext_ln54_145 = zext i13 %add_ln54_140

]]></Node>
<StgValue><ssdm name="zext_ln54_145"/></StgValue>
</operation>

<operation id="2533" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:580 %Layer2_Weights_CPU_addr_142 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_145

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_142"/></StgValue>
</operation>

<operation id="2534" st_id="75" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="13">
<![CDATA[
.split8:581 %Layer2_Weights_CPU_load_142 = load i13 %Layer2_Weights_CPU_addr_142

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_142"/></StgValue>
</operation>

<operation id="2535" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:598 %add_ln54_145 = add i13 %or_ln54_1, i13 146

]]></Node>
<StgValue><ssdm name="add_ln54_145"/></StgValue>
</operation>

<operation id="2536" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="13">
<![CDATA[
.split8:599 %zext_ln54_150 = zext i13 %add_ln54_145

]]></Node>
<StgValue><ssdm name="zext_ln54_150"/></StgValue>
</operation>

<operation id="2537" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:600 %Layer2_Weights_CPU_addr_147 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_150

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_147"/></StgValue>
</operation>

<operation id="2538" st_id="75" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="13">
<![CDATA[
.split8:601 %Layer2_Weights_CPU_load_147 = load i13 %Layer2_Weights_CPU_addr_147

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_147"/></StgValue>
</operation>

<operation id="2539" st_id="75" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1343 %add2_1_2 = fadd i32 %add1_1_2, i32 %mul7_1_2

]]></Node>
<StgValue><ssdm name="add2_1_2"/></StgValue>
</operation>

<operation id="2540" st_id="75" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1486 %add_1 = fadd i32 %add2_1, i32 %add2_1_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="2541" st_id="75" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1515 %add7_2 = fadd i32 %mul2_2, i32 %mul3_2

]]></Node>
<StgValue><ssdm name="add7_2"/></StgValue>
</operation>

<operation id="2542" st_id="75" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1526 %mul4_2 = fmul i32 %Layer2_Weights_CPU_load_63, i32 %bitcast_ln65_10

]]></Node>
<StgValue><ssdm name="mul4_2"/></StgValue>
</operation>

<operation id="2543" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32">
<![CDATA[
.split8:1537 %bitcast_ln66_10 = bitcast i32 %gmem0_addr_63_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_10"/></StgValue>
</operation>

<operation id="2544" st_id="75" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1538 %mul5_2 = fmul i32 %Layer2_Weights_CPU_load_64, i32 %bitcast_ln66_10

]]></Node>
<StgValue><ssdm name="mul5_2"/></StgValue>
</operation>

<operation id="2545" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1548 %gmem0_addr_64_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_64

]]></Node>
<StgValue><ssdm name="gmem0_addr_64_read"/></StgValue>
</operation>

<operation id="2546" st_id="75" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1560 %gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_65_req"/></StgValue>
</operation>

<operation id="2547" st_id="75" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1572 %gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_66_req"/></StgValue>
</operation>

<operation id="2548" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1583 %gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_67_req"/></StgValue>
</operation>

<operation id="2549" st_id="75" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1595 %gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_68_req"/></StgValue>
</operation>

<operation id="2550" st_id="75" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1607 %gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_69_req"/></StgValue>
</operation>

<operation id="2551" st_id="75" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1619 %gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_70_req"/></StgValue>
</operation>

<operation id="2552" st_id="75" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1632 %gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_71_req"/></StgValue>
</operation>

<operation id="2553" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1637 %add_ln63_33 = add i8 %zext_ln63_10, i8 %select_ln55_13

]]></Node>
<StgValue><ssdm name="add_ln63_33"/></StgValue>
</operation>

<operation id="2554" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1638 %shl_ln63_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_33, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_12"/></StgValue>
</operation>

<operation id="2555" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="10">
<![CDATA[
.split8:1639 %zext_ln63_29 = zext i10 %shl_ln63_12

]]></Node>
<StgValue><ssdm name="zext_ln63_29"/></StgValue>
</operation>

<operation id="2556" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1640 %add_ln63_34 = add i64 %zext_ln63_29, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_34"/></StgValue>
</operation>

<operation id="2557" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1641 %trunc_ln63_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_34, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_11"/></StgValue>
</operation>

<operation id="2558" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="62">
<![CDATA[
.split8:1642 %sext_ln63_12 = sext i62 %trunc_ln63_11

]]></Node>
<StgValue><ssdm name="sext_ln63_12"/></StgValue>
</operation>

<operation id="2559" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1643 %gmem0_addr_72 = getelementptr i32 %gmem0, i64 %sext_ln63_12

]]></Node>
<StgValue><ssdm name="gmem0_addr_72"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2560" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:370 %add_ln54_88 = add i13 %or_ln54_1, i13 89

]]></Node>
<StgValue><ssdm name="add_ln54_88"/></StgValue>
</operation>

<operation id="2561" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="13">
<![CDATA[
.split8:371 %zext_ln54_93 = zext i13 %add_ln54_88

]]></Node>
<StgValue><ssdm name="zext_ln54_93"/></StgValue>
</operation>

<operation id="2562" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:372 %Layer2_Weights_CPU_addr_90 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_90"/></StgValue>
</operation>

<operation id="2563" st_id="76" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="13">
<![CDATA[
.split8:373 %Layer2_Weights_CPU_load_90 = load i13 %Layer2_Weights_CPU_addr_90

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_90"/></StgValue>
</operation>

<operation id="2564" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:466 %add_ln54_112 = add i13 %or_ln54_1, i13 113

]]></Node>
<StgValue><ssdm name="add_ln54_112"/></StgValue>
</operation>

<operation id="2565" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="13">
<![CDATA[
.split8:467 %zext_ln54_117 = zext i13 %add_ln54_112

]]></Node>
<StgValue><ssdm name="zext_ln54_117"/></StgValue>
</operation>

<operation id="2566" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:468 %Layer2_Weights_CPU_addr_114 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_117

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_114"/></StgValue>
</operation>

<operation id="2567" st_id="76" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="13">
<![CDATA[
.split8:469 %Layer2_Weights_CPU_load_114 = load i13 %Layer2_Weights_CPU_addr_114

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_114"/></StgValue>
</operation>

<operation id="2568" st_id="76" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="13">
<![CDATA[
.split8:581 %Layer2_Weights_CPU_load_142 = load i13 %Layer2_Weights_CPU_addr_142

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_142"/></StgValue>
</operation>

<operation id="2569" st_id="76" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="13">
<![CDATA[
.split8:601 %Layer2_Weights_CPU_load_147 = load i13 %Layer2_Weights_CPU_addr_147

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_147"/></StgValue>
</operation>

<operation id="2570" st_id="76" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1343 %add2_1_2 = fadd i32 %add1_1_2, i32 %mul7_1_2

]]></Node>
<StgValue><ssdm name="add2_1_2"/></StgValue>
</operation>

<operation id="2571" st_id="76" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1402 %add1_1_3 = fadd i32 %add9_1_3, i32 %mul6_1_3

]]></Node>
<StgValue><ssdm name="add1_1_3"/></StgValue>
</operation>

<operation id="2572" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="9" op_0_bw="8">
<![CDATA[
.split8:1493 %zext_ln63_26 = zext i8 %add_ln63_29

]]></Node>
<StgValue><ssdm name="zext_ln63_26"/></StgValue>
</operation>

<operation id="2573" st_id="76" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1515 %add7_2 = fadd i32 %mul2_2, i32 %mul3_2

]]></Node>
<StgValue><ssdm name="add7_2"/></StgValue>
</operation>

<operation id="2574" st_id="76" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1538 %mul5_2 = fmul i32 %Layer2_Weights_CPU_load_64, i32 %bitcast_ln66_10

]]></Node>
<StgValue><ssdm name="mul5_2"/></StgValue>
</operation>

<operation id="2575" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32">
<![CDATA[
.split8:1549 %bitcast_ln67_10 = bitcast i32 %gmem0_addr_64_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_10"/></StgValue>
</operation>

<operation id="2576" st_id="76" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1550 %mul6_2 = fmul i32 %Layer2_Weights_CPU_load_65, i32 %bitcast_ln67_10

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="2577" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1561 %gmem0_addr_65_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_65

]]></Node>
<StgValue><ssdm name="gmem0_addr_65_read"/></StgValue>
</operation>

<operation id="2578" st_id="76" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1572 %gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_66_req"/></StgValue>
</operation>

<operation id="2579" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1583 %gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_67_req"/></StgValue>
</operation>

<operation id="2580" st_id="76" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1595 %gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_68_req"/></StgValue>
</operation>

<operation id="2581" st_id="76" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1607 %gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_69_req"/></StgValue>
</operation>

<operation id="2582" st_id="76" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1619 %gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_70_req"/></StgValue>
</operation>

<operation id="2583" st_id="76" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1632 %gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_71_req"/></StgValue>
</operation>

<operation id="2584" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1644 %gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_72_req"/></StgValue>
</operation>

<operation id="2585" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1648 %add_ln64_34 = add i9 %zext_ln63_26, i9 171

]]></Node>
<StgValue><ssdm name="add_ln64_34"/></StgValue>
</operation>

<operation id="2586" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1649 %shl_ln64_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_34, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_11"/></StgValue>
</operation>

<operation id="2587" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="11">
<![CDATA[
.split8:1650 %zext_ln64_30 = zext i11 %shl_ln64_11

]]></Node>
<StgValue><ssdm name="zext_ln64_30"/></StgValue>
</operation>

<operation id="2588" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1651 %add_ln64_35 = add i64 %zext_ln64_30, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_35"/></StgValue>
</operation>

<operation id="2589" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1652 %trunc_ln64_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_35, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_11"/></StgValue>
</operation>

<operation id="2590" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="62">
<![CDATA[
.split8:1653 %sext_ln64_12 = sext i62 %trunc_ln64_11

]]></Node>
<StgValue><ssdm name="sext_ln64_12"/></StgValue>
</operation>

<operation id="2591" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1654 %gmem0_addr_73 = getelementptr i32 %gmem0, i64 %sext_ln64_12

]]></Node>
<StgValue><ssdm name="gmem0_addr_73"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2592" st_id="77" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="13">
<![CDATA[
.split8:373 %Layer2_Weights_CPU_load_90 = load i13 %Layer2_Weights_CPU_addr_90

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_90"/></StgValue>
</operation>

<operation id="2593" st_id="77" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="13">
<![CDATA[
.split8:469 %Layer2_Weights_CPU_load_114 = load i13 %Layer2_Weights_CPU_addr_114

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_114"/></StgValue>
</operation>

<operation id="2594" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:486 %add_ln54_117 = add i13 %or_ln54_1, i13 118

]]></Node>
<StgValue><ssdm name="add_ln54_117"/></StgValue>
</operation>

<operation id="2595" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="13">
<![CDATA[
.split8:487 %zext_ln54_122 = zext i13 %add_ln54_117

]]></Node>
<StgValue><ssdm name="zext_ln54_122"/></StgValue>
</operation>

<operation id="2596" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:488 %Layer2_Weights_CPU_addr_119 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_122

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_119"/></StgValue>
</operation>

<operation id="2597" st_id="77" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="13">
<![CDATA[
.split8:489 %Layer2_Weights_CPU_load_119 = load i13 %Layer2_Weights_CPU_addr_119

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_119"/></StgValue>
</operation>

<operation id="2598" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:562 %add_ln54_136 = add i13 %or_ln54_1, i13 137

]]></Node>
<StgValue><ssdm name="add_ln54_136"/></StgValue>
</operation>

<operation id="2599" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="13">
<![CDATA[
.split8:563 %zext_ln54_141 = zext i13 %add_ln54_136

]]></Node>
<StgValue><ssdm name="zext_ln54_141"/></StgValue>
</operation>

<operation id="2600" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:564 %Layer2_Weights_CPU_addr_138 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_141

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_138"/></StgValue>
</operation>

<operation id="2601" st_id="77" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="13">
<![CDATA[
.split8:565 %Layer2_Weights_CPU_load_138 = load i13 %Layer2_Weights_CPU_addr_138

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_138"/></StgValue>
</operation>

<operation id="2602" st_id="77" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1125 %add4 = fadd i32 %add3, i32 %add2_0_3

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="2603" st_id="77" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1402 %add1_1_3 = fadd i32 %add9_1_3, i32 %mul6_1_3

]]></Node>
<StgValue><ssdm name="add1_1_3"/></StgValue>
</operation>

<operation id="2604" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32">
<![CDATA[
.split8:1459 %bitcast_ln66_9 = bitcast i32 %gmem0_addr_57_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_9"/></StgValue>
</operation>

<operation id="2605" st_id="77" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1460 %mul5_1_4 = fmul i32 %Layer2_Weights_CPU_load_58, i32 %bitcast_ln66_9

]]></Node>
<StgValue><ssdm name="mul5_1_4"/></StgValue>
</operation>

<operation id="2606" st_id="77" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1515 %add7_2 = fadd i32 %mul2_2, i32 %mul3_2

]]></Node>
<StgValue><ssdm name="add7_2"/></StgValue>
</operation>

<operation id="2607" st_id="77" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1550 %mul6_2 = fmul i32 %Layer2_Weights_CPU_load_65, i32 %bitcast_ln67_10

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="2608" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1573 %gmem0_addr_66_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_66

]]></Node>
<StgValue><ssdm name="gmem0_addr_66_read"/></StgValue>
</operation>

<operation id="2609" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1583 %gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_67_req"/></StgValue>
</operation>

<operation id="2610" st_id="77" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1595 %gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_68_req"/></StgValue>
</operation>

<operation id="2611" st_id="77" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1607 %gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_69_req"/></StgValue>
</operation>

<operation id="2612" st_id="77" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1619 %gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_70_req"/></StgValue>
</operation>

<operation id="2613" st_id="77" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1632 %gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_71_req"/></StgValue>
</operation>

<operation id="2614" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1644 %gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_72_req"/></StgValue>
</operation>

<operation id="2615" st_id="77" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1655 %gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_73_req"/></StgValue>
</operation>

<operation id="2616" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1660 %add_ln65_34 = add i9 %zext_ln63_26, i9 340

]]></Node>
<StgValue><ssdm name="add_ln65_34"/></StgValue>
</operation>

<operation id="2617" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1661 %shl_ln65_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_34, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_11"/></StgValue>
</operation>

<operation id="2618" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="11">
<![CDATA[
.split8:1662 %zext_ln65_12 = zext i11 %shl_ln65_11

]]></Node>
<StgValue><ssdm name="zext_ln65_12"/></StgValue>
</operation>

<operation id="2619" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1663 %add_ln65_35 = add i64 %zext_ln65_12, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_35"/></StgValue>
</operation>

<operation id="2620" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1664 %trunc_ln65_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_35, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_11"/></StgValue>
</operation>

<operation id="2621" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="62">
<![CDATA[
.split8:1665 %sext_ln65_12 = sext i62 %trunc_ln65_11

]]></Node>
<StgValue><ssdm name="sext_ln65_12"/></StgValue>
</operation>

<operation id="2622" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1666 %gmem0_addr_74 = getelementptr i32 %gmem0, i64 %sext_ln65_12

]]></Node>
<StgValue><ssdm name="gmem0_addr_74"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2623" st_id="78" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="13">
<![CDATA[
.split8:489 %Layer2_Weights_CPU_load_119 = load i13 %Layer2_Weights_CPU_addr_119

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_119"/></StgValue>
</operation>

<operation id="2624" st_id="78" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="13">
<![CDATA[
.split8:565 %Layer2_Weights_CPU_load_138 = load i13 %Layer2_Weights_CPU_addr_138

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_138"/></StgValue>
</operation>

<operation id="2625" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:582 %add_ln54_141 = add i13 %or_ln54_1, i13 142

]]></Node>
<StgValue><ssdm name="add_ln54_141"/></StgValue>
</operation>

<operation id="2626" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="13">
<![CDATA[
.split8:583 %zext_ln54_146 = zext i13 %add_ln54_141

]]></Node>
<StgValue><ssdm name="zext_ln54_146"/></StgValue>
</operation>

<operation id="2627" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:584 %Layer2_Weights_CPU_addr_143 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_146

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_143"/></StgValue>
</operation>

<operation id="2628" st_id="78" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="13">
<![CDATA[
.split8:585 %Layer2_Weights_CPU_load_143 = load i13 %Layer2_Weights_CPU_addr_143

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_143"/></StgValue>
</operation>

<operation id="2629" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:602 %add_ln54_146 = add i13 %or_ln54_1, i13 147

]]></Node>
<StgValue><ssdm name="add_ln54_146"/></StgValue>
</operation>

<operation id="2630" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="13">
<![CDATA[
.split8:603 %zext_ln54_151 = zext i13 %add_ln54_146

]]></Node>
<StgValue><ssdm name="zext_ln54_151"/></StgValue>
</operation>

<operation id="2631" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:604 %Layer2_Weights_CPU_addr_148 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_151

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_148"/></StgValue>
</operation>

<operation id="2632" st_id="78" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="13">
<![CDATA[
.split8:605 %Layer2_Weights_CPU_load_148 = load i13 %Layer2_Weights_CPU_addr_148

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_148"/></StgValue>
</operation>

<operation id="2633" st_id="78" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1125 %add4 = fadd i32 %add3, i32 %add2_0_3

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="2634" st_id="78" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1402 %add1_1_3 = fadd i32 %add9_1_3, i32 %mul6_1_3

]]></Node>
<StgValue><ssdm name="add1_1_3"/></StgValue>
</operation>

<operation id="2635" st_id="78" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1460 %mul5_1_4 = fmul i32 %Layer2_Weights_CPU_load_58, i32 %bitcast_ln66_9

]]></Node>
<StgValue><ssdm name="mul5_1_4"/></StgValue>
</operation>

<operation id="2636" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="10" op_0_bw="8">
<![CDATA[
.split8:1492 %zext_ln63_25 = zext i8 %add_ln63_29

]]></Node>
<StgValue><ssdm name="zext_ln63_25"/></StgValue>
</operation>

<operation id="2637" st_id="78" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1527 %add8_2 = fadd i32 %add7_2, i32 %mul4_2

]]></Node>
<StgValue><ssdm name="add8_2"/></StgValue>
</operation>

<operation id="2638" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32">
<![CDATA[
.split8:1574 %bitcast_ln63_11 = bitcast i32 %gmem0_addr_66_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_11"/></StgValue>
</operation>

<operation id="2639" st_id="78" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1575 %mul2_2_1 = fmul i32 %Layer2_Weights_CPU_load_67, i32 %bitcast_ln63_11

]]></Node>
<StgValue><ssdm name="mul2_2_1"/></StgValue>
</operation>

<operation id="2640" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1584 %gmem0_addr_67_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_67

]]></Node>
<StgValue><ssdm name="gmem0_addr_67_read"/></StgValue>
</operation>

<operation id="2641" st_id="78" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1595 %gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_68_req"/></StgValue>
</operation>

<operation id="2642" st_id="78" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1607 %gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_69_req"/></StgValue>
</operation>

<operation id="2643" st_id="78" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1619 %gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_70_req"/></StgValue>
</operation>

<operation id="2644" st_id="78" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1632 %gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_71_req"/></StgValue>
</operation>

<operation id="2645" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1644 %gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_72_req"/></StgValue>
</operation>

<operation id="2646" st_id="78" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1655 %gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_73_req"/></StgValue>
</operation>

<operation id="2647" st_id="78" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1667 %gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_74_req"/></StgValue>
</operation>

<operation id="2648" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1672 %add_ln66_34 = add i10 %zext_ln63_25, i10 509

]]></Node>
<StgValue><ssdm name="add_ln66_34"/></StgValue>
</operation>

<operation id="2649" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1673 %shl_ln66_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_34, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_11"/></StgValue>
</operation>

<operation id="2650" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="12">
<![CDATA[
.split8:1674 %zext_ln66_12 = zext i12 %shl_ln66_11

]]></Node>
<StgValue><ssdm name="zext_ln66_12"/></StgValue>
</operation>

<operation id="2651" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1675 %add_ln66_35 = add i64 %zext_ln66_12, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_35"/></StgValue>
</operation>

<operation id="2652" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1676 %trunc_ln66_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_35, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_11"/></StgValue>
</operation>

<operation id="2653" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="62">
<![CDATA[
.split8:1677 %sext_ln66_12 = sext i62 %trunc_ln66_11

]]></Node>
<StgValue><ssdm name="sext_ln66_12"/></StgValue>
</operation>

<operation id="2654" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1678 %gmem0_addr_75 = getelementptr i32 %gmem0, i64 %sext_ln66_12

]]></Node>
<StgValue><ssdm name="gmem0_addr_75"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2655" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="13">
<![CDATA[
.split8:11 %zext_ln54_3 = zext i13 %mul_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="2656" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:12 %Layer2_Weights_CPU_addr = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr"/></StgValue>
</operation>

<operation id="2657" st_id="79" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="13">
<![CDATA[
.split8:13 %Layer2_Weights_CPU_load = load i13 %Layer2_Weights_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load"/></StgValue>
</operation>

<operation id="2658" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:490 %add_ln54_118 = add i13 %or_ln54_1, i13 119

]]></Node>
<StgValue><ssdm name="add_ln54_118"/></StgValue>
</operation>

<operation id="2659" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="13">
<![CDATA[
.split8:491 %zext_ln54_123 = zext i13 %add_ln54_118

]]></Node>
<StgValue><ssdm name="zext_ln54_123"/></StgValue>
</operation>

<operation id="2660" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:492 %Layer2_Weights_CPU_addr_120 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_123

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_120"/></StgValue>
</operation>

<operation id="2661" st_id="79" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="13">
<![CDATA[
.split8:493 %Layer2_Weights_CPU_load_120 = load i13 %Layer2_Weights_CPU_addr_120

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_120"/></StgValue>
</operation>

<operation id="2662" st_id="79" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="13">
<![CDATA[
.split8:585 %Layer2_Weights_CPU_load_143 = load i13 %Layer2_Weights_CPU_addr_143

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_143"/></StgValue>
</operation>

<operation id="2663" st_id="79" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="13">
<![CDATA[
.split8:605 %Layer2_Weights_CPU_load_148 = load i13 %Layer2_Weights_CPU_addr_148

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_148"/></StgValue>
</operation>

<operation id="2664" st_id="79" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1125 %add4 = fadd i32 %add3, i32 %add2_0_3

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="2665" st_id="79" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1461 %add9_1_4 = fadd i32 %add8_1_4, i32 %mul5_1_4

]]></Node>
<StgValue><ssdm name="add9_1_4"/></StgValue>
</operation>

<operation id="2666" st_id="79" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1527 %add8_2 = fadd i32 %add7_2, i32 %mul4_2

]]></Node>
<StgValue><ssdm name="add8_2"/></StgValue>
</operation>

<operation id="2667" st_id="79" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1575 %mul2_2_1 = fmul i32 %Layer2_Weights_CPU_load_67, i32 %bitcast_ln63_11

]]></Node>
<StgValue><ssdm name="mul2_2_1"/></StgValue>
</operation>

<operation id="2668" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32">
<![CDATA[
.split8:1585 %bitcast_ln64_11 = bitcast i32 %gmem0_addr_67_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_11"/></StgValue>
</operation>

<operation id="2669" st_id="79" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1586 %mul3_2_1 = fmul i32 %Layer2_Weights_CPU_load_68, i32 %bitcast_ln64_11

]]></Node>
<StgValue><ssdm name="mul3_2_1"/></StgValue>
</operation>

<operation id="2670" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1596 %gmem0_addr_68_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_68

]]></Node>
<StgValue><ssdm name="gmem0_addr_68_read"/></StgValue>
</operation>

<operation id="2671" st_id="79" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1607 %gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_69_req"/></StgValue>
</operation>

<operation id="2672" st_id="79" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1619 %gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_70_req"/></StgValue>
</operation>

<operation id="2673" st_id="79" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1632 %gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_71_req"/></StgValue>
</operation>

<operation id="2674" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1644 %gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_72_req"/></StgValue>
</operation>

<operation id="2675" st_id="79" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1655 %gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_73_req"/></StgValue>
</operation>

<operation id="2676" st_id="79" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1667 %gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_74_req"/></StgValue>
</operation>

<operation id="2677" st_id="79" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1679 %gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_75_req"/></StgValue>
</operation>

<operation id="2678" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1684 %add_ln67_34 = add i10 %zext_ln63_25, i10 678

]]></Node>
<StgValue><ssdm name="add_ln67_34"/></StgValue>
</operation>

<operation id="2679" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1685 %shl_ln67_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_34, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_11"/></StgValue>
</operation>

<operation id="2680" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="12">
<![CDATA[
.split8:1686 %zext_ln67_12 = zext i12 %shl_ln67_11

]]></Node>
<StgValue><ssdm name="zext_ln67_12"/></StgValue>
</operation>

<operation id="2681" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1687 %add_ln67_35 = add i64 %zext_ln67_12, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_35"/></StgValue>
</operation>

<operation id="2682" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1688 %trunc_ln67_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_35, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_11"/></StgValue>
</operation>

<operation id="2683" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="62">
<![CDATA[
.split8:1689 %sext_ln67_12 = sext i62 %trunc_ln67_11

]]></Node>
<StgValue><ssdm name="sext_ln67_12"/></StgValue>
</operation>

<operation id="2684" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1690 %gmem0_addr_76 = getelementptr i32 %gmem0, i64 %sext_ln67_12

]]></Node>
<StgValue><ssdm name="gmem0_addr_76"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2685" st_id="80" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="13">
<![CDATA[
.split8:13 %Layer2_Weights_CPU_load = load i13 %Layer2_Weights_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load"/></StgValue>
</operation>

<operation id="2686" st_id="80" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="13">
<![CDATA[
.split8:493 %Layer2_Weights_CPU_load_120 = load i13 %Layer2_Weights_CPU_addr_120

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_120"/></StgValue>
</operation>

<operation id="2687" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:586 %add_ln54_142 = add i13 %or_ln54_1, i13 143

]]></Node>
<StgValue><ssdm name="add_ln54_142"/></StgValue>
</operation>

<operation id="2688" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="13">
<![CDATA[
.split8:587 %zext_ln54_147 = zext i13 %add_ln54_142

]]></Node>
<StgValue><ssdm name="zext_ln54_147"/></StgValue>
</operation>

<operation id="2689" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:588 %Layer2_Weights_CPU_addr_144 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_147

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_144"/></StgValue>
</operation>

<operation id="2690" st_id="80" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="13">
<![CDATA[
.split8:589 %Layer2_Weights_CPU_load_144 = load i13 %Layer2_Weights_CPU_addr_144

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_144"/></StgValue>
</operation>

<operation id="2691" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:606 %add_ln54_147 = add i13 %or_ln54_1, i13 148

]]></Node>
<StgValue><ssdm name="add_ln54_147"/></StgValue>
</operation>

<operation id="2692" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="13">
<![CDATA[
.split8:607 %zext_ln54_152 = zext i13 %add_ln54_147

]]></Node>
<StgValue><ssdm name="zext_ln54_152"/></StgValue>
</operation>

<operation id="2693" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:608 %Layer2_Weights_CPU_addr_149 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_152

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_149"/></StgValue>
</operation>

<operation id="2694" st_id="80" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="13">
<![CDATA[
.split8:609 %Layer2_Weights_CPU_load_149 = load i13 %Layer2_Weights_CPU_addr_149

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_149"/></StgValue>
</operation>

<operation id="2695" st_id="80" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1461 %add9_1_4 = fadd i32 %add8_1_4, i32 %mul5_1_4

]]></Node>
<StgValue><ssdm name="add9_1_4"/></StgValue>
</operation>

<operation id="2696" st_id="80" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1487 %add3_1 = fadd i32 %add_1, i32 %add2_1_2

]]></Node>
<StgValue><ssdm name="add3_1"/></StgValue>
</operation>

<operation id="2697" st_id="80" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1527 %add8_2 = fadd i32 %add7_2, i32 %mul4_2

]]></Node>
<StgValue><ssdm name="add8_2"/></StgValue>
</operation>

<operation id="2698" st_id="80" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1586 %mul3_2_1 = fmul i32 %Layer2_Weights_CPU_load_68, i32 %bitcast_ln64_11

]]></Node>
<StgValue><ssdm name="mul3_2_1"/></StgValue>
</operation>

<operation id="2699" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32">
<![CDATA[
.split8:1597 %bitcast_ln65_11 = bitcast i32 %gmem0_addr_68_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_11"/></StgValue>
</operation>

<operation id="2700" st_id="80" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1598 %mul4_2_1 = fmul i32 %Layer2_Weights_CPU_load_69, i32 %bitcast_ln65_11

]]></Node>
<StgValue><ssdm name="mul4_2_1"/></StgValue>
</operation>

<operation id="2701" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1608 %gmem0_addr_69_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_69

]]></Node>
<StgValue><ssdm name="gmem0_addr_69_read"/></StgValue>
</operation>

<operation id="2702" st_id="80" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1619 %gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_70_req"/></StgValue>
</operation>

<operation id="2703" st_id="80" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1632 %gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_71_req"/></StgValue>
</operation>

<operation id="2704" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1644 %gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_72_req"/></StgValue>
</operation>

<operation id="2705" st_id="80" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1655 %gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_73_req"/></StgValue>
</operation>

<operation id="2706" st_id="80" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1667 %gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_74_req"/></StgValue>
</operation>

<operation id="2707" st_id="80" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1679 %gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_75_req"/></StgValue>
</operation>

<operation id="2708" st_id="80" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1691 %gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_76_req"/></StgValue>
</operation>

<operation id="2709" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1696 %add_ln68_32 = add i9 %zext_ln63_26, i9 335

]]></Node>
<StgValue><ssdm name="add_ln68_32"/></StgValue>
</operation>

<operation id="2710" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1697 %tmp_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_32, i2 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2711" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="12" op_0_bw="11">
<![CDATA[
.split8:1698 %sext_ln68_32 = sext i11 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln68_32"/></StgValue>
</operation>

<operation id="2712" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="12">
<![CDATA[
.split8:1699 %zext_ln68_12 = zext i12 %sext_ln68_32

]]></Node>
<StgValue><ssdm name="zext_ln68_12"/></StgValue>
</operation>

<operation id="2713" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1700 %add_ln68_33 = add i64 %zext_ln68_12, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_33"/></StgValue>
</operation>

<operation id="2714" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1701 %trunc_ln68_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_33, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_11"/></StgValue>
</operation>

<operation id="2715" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="64" op_0_bw="62">
<![CDATA[
.split8:1702 %sext_ln68_12 = sext i62 %trunc_ln68_11

]]></Node>
<StgValue><ssdm name="sext_ln68_12"/></StgValue>
</operation>

<operation id="2716" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1703 %gmem0_addr_77 = getelementptr i32 %gmem0, i64 %sext_ln68_12

]]></Node>
<StgValue><ssdm name="gmem0_addr_77"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2717" st_id="81" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="13">
<![CDATA[
.split8:589 %Layer2_Weights_CPU_load_144 = load i13 %Layer2_Weights_CPU_addr_144

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_144"/></StgValue>
</operation>

<operation id="2718" st_id="81" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="13">
<![CDATA[
.split8:609 %Layer2_Weights_CPU_load_149 = load i13 %Layer2_Weights_CPU_addr_149

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_149"/></StgValue>
</operation>

<operation id="2719" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:610 %add_ln54_148 = add i13 %or_ln54_1, i13 149

]]></Node>
<StgValue><ssdm name="add_ln54_148"/></StgValue>
</operation>

<operation id="2720" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="13">
<![CDATA[
.split8:611 %zext_ln54_153 = zext i13 %add_ln54_148

]]></Node>
<StgValue><ssdm name="zext_ln54_153"/></StgValue>
</operation>

<operation id="2721" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:612 %Layer2_Weights_CPU_addr_150 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_153

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_addr_150"/></StgValue>
</operation>

<operation id="2722" st_id="81" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="13">
<![CDATA[
.split8:613 %Layer2_Weights_CPU_load_150 = load i13 %Layer2_Weights_CPU_addr_150

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_150"/></StgValue>
</operation>

<operation id="2723" st_id="81" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1461 %add9_1_4 = fadd i32 %add8_1_4, i32 %mul5_1_4

]]></Node>
<StgValue><ssdm name="add9_1_4"/></StgValue>
</operation>

<operation id="2724" st_id="81" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1487 %add3_1 = fadd i32 %add_1, i32 %add2_1_2

]]></Node>
<StgValue><ssdm name="add3_1"/></StgValue>
</operation>

<operation id="2725" st_id="81" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1587 %add7_2_1 = fadd i32 %mul2_2_1, i32 %mul3_2_1

]]></Node>
<StgValue><ssdm name="add7_2_1"/></StgValue>
</operation>

<operation id="2726" st_id="81" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1598 %mul4_2_1 = fmul i32 %Layer2_Weights_CPU_load_69, i32 %bitcast_ln65_11

]]></Node>
<StgValue><ssdm name="mul4_2_1"/></StgValue>
</operation>

<operation id="2727" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32">
<![CDATA[
.split8:1609 %bitcast_ln66_11 = bitcast i32 %gmem0_addr_69_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_11"/></StgValue>
</operation>

<operation id="2728" st_id="81" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1610 %mul5_2_1 = fmul i32 %Layer2_Weights_CPU_load_70, i32 %bitcast_ln66_11

]]></Node>
<StgValue><ssdm name="mul5_2_1"/></StgValue>
</operation>

<operation id="2729" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1620 %gmem0_addr_70_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_70

]]></Node>
<StgValue><ssdm name="gmem0_addr_70_read"/></StgValue>
</operation>

<operation id="2730" st_id="81" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1632 %gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_71_req"/></StgValue>
</operation>

<operation id="2731" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1644 %gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_72_req"/></StgValue>
</operation>

<operation id="2732" st_id="81" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1655 %gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_73_req"/></StgValue>
</operation>

<operation id="2733" st_id="81" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1667 %gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_74_req"/></StgValue>
</operation>

<operation id="2734" st_id="81" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1679 %gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_75_req"/></StgValue>
</operation>

<operation id="2735" st_id="81" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1691 %gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_76_req"/></StgValue>
</operation>

<operation id="2736" st_id="81" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1704 %gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_77_req"/></StgValue>
</operation>

<operation id="2737" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1709 %add_ln63_35 = add i8 %zext_ln63_13, i8 %select_ln55_13

]]></Node>
<StgValue><ssdm name="add_ln63_35"/></StgValue>
</operation>

<operation id="2738" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1710 %shl_ln63_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_35, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_13"/></StgValue>
</operation>

<operation id="2739" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="10">
<![CDATA[
.split8:1711 %zext_ln63_30 = zext i10 %shl_ln63_13

]]></Node>
<StgValue><ssdm name="zext_ln63_30"/></StgValue>
</operation>

<operation id="2740" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1712 %add_ln63_36 = add i64 %zext_ln63_30, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_36"/></StgValue>
</operation>

<operation id="2741" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1713 %trunc_ln63_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_36, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_12"/></StgValue>
</operation>

<operation id="2742" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="62">
<![CDATA[
.split8:1714 %sext_ln63_13 = sext i62 %trunc_ln63_12

]]></Node>
<StgValue><ssdm name="sext_ln63_13"/></StgValue>
</operation>

<operation id="2743" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1715 %gmem0_addr_78 = getelementptr i32 %gmem0, i64 %sext_ln63_13

]]></Node>
<StgValue><ssdm name="gmem0_addr_78"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2744" st_id="82" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="13">
<![CDATA[
.split8:613 %Layer2_Weights_CPU_load_150 = load i13 %Layer2_Weights_CPU_addr_150

]]></Node>
<StgValue><ssdm name="Layer2_Weights_CPU_load_150"/></StgValue>
</operation>

<operation id="2745" st_id="82" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1487 %add3_1 = fadd i32 %add_1, i32 %add2_1_2

]]></Node>
<StgValue><ssdm name="add3_1"/></StgValue>
</operation>

<operation id="2746" st_id="82" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1539 %add9_2 = fadd i32 %add8_2, i32 %mul5_2

]]></Node>
<StgValue><ssdm name="add9_2"/></StgValue>
</operation>

<operation id="2747" st_id="82" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1587 %add7_2_1 = fadd i32 %mul2_2_1, i32 %mul3_2_1

]]></Node>
<StgValue><ssdm name="add7_2_1"/></StgValue>
</operation>

<operation id="2748" st_id="82" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1610 %mul5_2_1 = fmul i32 %Layer2_Weights_CPU_load_70, i32 %bitcast_ln66_11

]]></Node>
<StgValue><ssdm name="mul5_2_1"/></StgValue>
</operation>

<operation id="2749" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32">
<![CDATA[
.split8:1621 %bitcast_ln67_11 = bitcast i32 %gmem0_addr_70_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_11"/></StgValue>
</operation>

<operation id="2750" st_id="82" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1622 %mul6_2_1 = fmul i32 %Layer2_Weights_CPU_load_71, i32 %bitcast_ln67_11

]]></Node>
<StgValue><ssdm name="mul6_2_1"/></StgValue>
</operation>

<operation id="2751" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1633 %gmem0_addr_71_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_71

]]></Node>
<StgValue><ssdm name="gmem0_addr_71_read"/></StgValue>
</operation>

<operation id="2752" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1644 %gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_72_req"/></StgValue>
</operation>

<operation id="2753" st_id="82" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1655 %gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_73_req"/></StgValue>
</operation>

<operation id="2754" st_id="82" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1667 %gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_74_req"/></StgValue>
</operation>

<operation id="2755" st_id="82" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1679 %gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_75_req"/></StgValue>
</operation>

<operation id="2756" st_id="82" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1691 %gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_76_req"/></StgValue>
</operation>

<operation id="2757" st_id="82" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1704 %gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_77_req"/></StgValue>
</operation>

<operation id="2758" st_id="82" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1716 %gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_78_req"/></StgValue>
</operation>

<operation id="2759" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1720 %add_ln64_36 = add i9 %zext_ln63_26, i9 172

]]></Node>
<StgValue><ssdm name="add_ln64_36"/></StgValue>
</operation>

<operation id="2760" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1721 %shl_ln64_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_36, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_12"/></StgValue>
</operation>

<operation id="2761" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="11">
<![CDATA[
.split8:1722 %zext_ln64_31 = zext i11 %shl_ln64_12

]]></Node>
<StgValue><ssdm name="zext_ln64_31"/></StgValue>
</operation>

<operation id="2762" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1723 %add_ln64_37 = add i64 %zext_ln64_31, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_37"/></StgValue>
</operation>

<operation id="2763" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1724 %trunc_ln64_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_37, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_12"/></StgValue>
</operation>

<operation id="2764" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="62">
<![CDATA[
.split8:1725 %sext_ln64_13 = sext i62 %trunc_ln64_12

]]></Node>
<StgValue><ssdm name="sext_ln64_13"/></StgValue>
</operation>

<operation id="2765" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1726 %gmem0_addr_79 = getelementptr i32 %gmem0, i64 %sext_ln64_13

]]></Node>
<StgValue><ssdm name="gmem0_addr_79"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2766" st_id="83" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1539 %add9_2 = fadd i32 %add8_2, i32 %mul5_2

]]></Node>
<StgValue><ssdm name="add9_2"/></StgValue>
</operation>

<operation id="2767" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32">
<![CDATA[
.split8:1562 %bitcast_ln68_10 = bitcast i32 %gmem0_addr_65_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_10"/></StgValue>
</operation>

<operation id="2768" st_id="83" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1563 %mul7_2 = fmul i32 %Layer2_Weights_CPU_load_66, i32 %bitcast_ln68_10

]]></Node>
<StgValue><ssdm name="mul7_2"/></StgValue>
</operation>

<operation id="2769" st_id="83" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1587 %add7_2_1 = fadd i32 %mul2_2_1, i32 %mul3_2_1

]]></Node>
<StgValue><ssdm name="add7_2_1"/></StgValue>
</operation>

<operation id="2770" st_id="83" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1622 %mul6_2_1 = fmul i32 %Layer2_Weights_CPU_load_71, i32 %bitcast_ln67_11

]]></Node>
<StgValue><ssdm name="mul6_2_1"/></StgValue>
</operation>

<operation id="2771" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1645 %gmem0_addr_72_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_72

]]></Node>
<StgValue><ssdm name="gmem0_addr_72_read"/></StgValue>
</operation>

<operation id="2772" st_id="83" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1655 %gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_73_req"/></StgValue>
</operation>

<operation id="2773" st_id="83" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1667 %gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_74_req"/></StgValue>
</operation>

<operation id="2774" st_id="83" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1679 %gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_75_req"/></StgValue>
</operation>

<operation id="2775" st_id="83" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1691 %gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_76_req"/></StgValue>
</operation>

<operation id="2776" st_id="83" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1704 %gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_77_req"/></StgValue>
</operation>

<operation id="2777" st_id="83" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1716 %gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_78_req"/></StgValue>
</operation>

<operation id="2778" st_id="83" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1727 %gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_79_req"/></StgValue>
</operation>

<operation id="2779" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1732 %add_ln65_36 = add i9 %zext_ln63_26, i9 341

]]></Node>
<StgValue><ssdm name="add_ln65_36"/></StgValue>
</operation>

<operation id="2780" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1733 %shl_ln65_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_36, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_12"/></StgValue>
</operation>

<operation id="2781" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="11">
<![CDATA[
.split8:1734 %zext_ln65_13 = zext i11 %shl_ln65_12

]]></Node>
<StgValue><ssdm name="zext_ln65_13"/></StgValue>
</operation>

<operation id="2782" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1735 %add_ln65_37 = add i64 %zext_ln65_13, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_37"/></StgValue>
</operation>

<operation id="2783" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1736 %trunc_ln65_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_37, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_12"/></StgValue>
</operation>

<operation id="2784" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="62">
<![CDATA[
.split8:1737 %sext_ln65_13 = sext i62 %trunc_ln65_12

]]></Node>
<StgValue><ssdm name="sext_ln65_13"/></StgValue>
</operation>

<operation id="2785" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1738 %gmem0_addr_80 = getelementptr i32 %gmem0, i64 %sext_ln65_13

]]></Node>
<StgValue><ssdm name="gmem0_addr_80"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2786" st_id="84" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1539 %add9_2 = fadd i32 %add8_2, i32 %mul5_2

]]></Node>
<StgValue><ssdm name="add9_2"/></StgValue>
</operation>

<operation id="2787" st_id="84" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1563 %mul7_2 = fmul i32 %Layer2_Weights_CPU_load_66, i32 %bitcast_ln68_10

]]></Node>
<StgValue><ssdm name="mul7_2"/></StgValue>
</operation>

<operation id="2788" st_id="84" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1599 %add8_2_1 = fadd i32 %add7_2_1, i32 %mul4_2_1

]]></Node>
<StgValue><ssdm name="add8_2_1"/></StgValue>
</operation>

<operation id="2789" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32">
<![CDATA[
.split8:1646 %bitcast_ln63_12 = bitcast i32 %gmem0_addr_72_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_12"/></StgValue>
</operation>

<operation id="2790" st_id="84" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1647 %mul2_2_2 = fmul i32 %Layer2_Weights_CPU_load_73, i32 %bitcast_ln63_12

]]></Node>
<StgValue><ssdm name="mul2_2_2"/></StgValue>
</operation>

<operation id="2791" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1656 %gmem0_addr_73_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_73

]]></Node>
<StgValue><ssdm name="gmem0_addr_73_read"/></StgValue>
</operation>

<operation id="2792" st_id="84" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1667 %gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_74_req"/></StgValue>
</operation>

<operation id="2793" st_id="84" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1679 %gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_75_req"/></StgValue>
</operation>

<operation id="2794" st_id="84" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1691 %gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_76_req"/></StgValue>
</operation>

<operation id="2795" st_id="84" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1704 %gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_77_req"/></StgValue>
</operation>

<operation id="2796" st_id="84" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1716 %gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_78_req"/></StgValue>
</operation>

<operation id="2797" st_id="84" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1727 %gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_79_req"/></StgValue>
</operation>

<operation id="2798" st_id="84" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1739 %gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_80_req"/></StgValue>
</operation>

<operation id="2799" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1744 %add_ln66_36 = add i10 %zext_ln63_25, i10 510

]]></Node>
<StgValue><ssdm name="add_ln66_36"/></StgValue>
</operation>

<operation id="2800" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1745 %shl_ln66_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_36, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_12"/></StgValue>
</operation>

<operation id="2801" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="12">
<![CDATA[
.split8:1746 %zext_ln66_13 = zext i12 %shl_ln66_12

]]></Node>
<StgValue><ssdm name="zext_ln66_13"/></StgValue>
</operation>

<operation id="2802" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1747 %add_ln66_37 = add i64 %zext_ln66_13, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_37"/></StgValue>
</operation>

<operation id="2803" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1748 %trunc_ln66_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_37, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_12"/></StgValue>
</operation>

<operation id="2804" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="62">
<![CDATA[
.split8:1749 %sext_ln66_13 = sext i62 %trunc_ln66_12

]]></Node>
<StgValue><ssdm name="sext_ln66_13"/></StgValue>
</operation>

<operation id="2805" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1750 %gmem0_addr_81 = getelementptr i32 %gmem0, i64 %sext_ln66_13

]]></Node>
<StgValue><ssdm name="gmem0_addr_81"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2806" st_id="85" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1551 %add1_2 = fadd i32 %add9_2, i32 %mul6_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>

<operation id="2807" st_id="85" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1599 %add8_2_1 = fadd i32 %add7_2_1, i32 %mul4_2_1

]]></Node>
<StgValue><ssdm name="add8_2_1"/></StgValue>
</operation>

<operation id="2808" st_id="85" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1647 %mul2_2_2 = fmul i32 %Layer2_Weights_CPU_load_73, i32 %bitcast_ln63_12

]]></Node>
<StgValue><ssdm name="mul2_2_2"/></StgValue>
</operation>

<operation id="2809" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32">
<![CDATA[
.split8:1657 %bitcast_ln64_12 = bitcast i32 %gmem0_addr_73_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_12"/></StgValue>
</operation>

<operation id="2810" st_id="85" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1658 %mul3_2_2 = fmul i32 %Layer2_Weights_CPU_load_74, i32 %bitcast_ln64_12

]]></Node>
<StgValue><ssdm name="mul3_2_2"/></StgValue>
</operation>

<operation id="2811" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1668 %gmem0_addr_74_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_74

]]></Node>
<StgValue><ssdm name="gmem0_addr_74_read"/></StgValue>
</operation>

<operation id="2812" st_id="85" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1679 %gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_75_req"/></StgValue>
</operation>

<operation id="2813" st_id="85" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1691 %gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_76_req"/></StgValue>
</operation>

<operation id="2814" st_id="85" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1704 %gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_77_req"/></StgValue>
</operation>

<operation id="2815" st_id="85" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1716 %gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_78_req"/></StgValue>
</operation>

<operation id="2816" st_id="85" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1727 %gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_79_req"/></StgValue>
</operation>

<operation id="2817" st_id="85" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1739 %gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_80_req"/></StgValue>
</operation>

<operation id="2818" st_id="85" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1751 %gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_81_req"/></StgValue>
</operation>

<operation id="2819" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1756 %add_ln67_36 = add i10 %zext_ln63_25, i10 679

]]></Node>
<StgValue><ssdm name="add_ln67_36"/></StgValue>
</operation>

<operation id="2820" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1757 %shl_ln67_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_36, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_12"/></StgValue>
</operation>

<operation id="2821" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="12">
<![CDATA[
.split8:1758 %zext_ln67_13 = zext i12 %shl_ln67_12

]]></Node>
<StgValue><ssdm name="zext_ln67_13"/></StgValue>
</operation>

<operation id="2822" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1759 %add_ln67_37 = add i64 %zext_ln67_13, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_37"/></StgValue>
</operation>

<operation id="2823" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1760 %trunc_ln67_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_37, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_12"/></StgValue>
</operation>

<operation id="2824" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="62">
<![CDATA[
.split8:1761 %sext_ln67_13 = sext i62 %trunc_ln67_12

]]></Node>
<StgValue><ssdm name="sext_ln67_13"/></StgValue>
</operation>

<operation id="2825" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1762 %gmem0_addr_82 = getelementptr i32 %gmem0, i64 %sext_ln67_13

]]></Node>
<StgValue><ssdm name="gmem0_addr_82"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2826" st_id="86" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1551 %add1_2 = fadd i32 %add9_2, i32 %mul6_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>

<operation id="2827" st_id="86" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1599 %add8_2_1 = fadd i32 %add7_2_1, i32 %mul4_2_1

]]></Node>
<StgValue><ssdm name="add8_2_1"/></StgValue>
</operation>

<operation id="2828" st_id="86" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1658 %mul3_2_2 = fmul i32 %Layer2_Weights_CPU_load_74, i32 %bitcast_ln64_12

]]></Node>
<StgValue><ssdm name="mul3_2_2"/></StgValue>
</operation>

<operation id="2829" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32">
<![CDATA[
.split8:1669 %bitcast_ln65_12 = bitcast i32 %gmem0_addr_74_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_12"/></StgValue>
</operation>

<operation id="2830" st_id="86" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1670 %mul4_2_2 = fmul i32 %Layer2_Weights_CPU_load_75, i32 %bitcast_ln65_12

]]></Node>
<StgValue><ssdm name="mul4_2_2"/></StgValue>
</operation>

<operation id="2831" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1680 %gmem0_addr_75_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_75

]]></Node>
<StgValue><ssdm name="gmem0_addr_75_read"/></StgValue>
</operation>

<operation id="2832" st_id="86" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1691 %gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_76_req"/></StgValue>
</operation>

<operation id="2833" st_id="86" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1704 %gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_77_req"/></StgValue>
</operation>

<operation id="2834" st_id="86" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1716 %gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_78_req"/></StgValue>
</operation>

<operation id="2835" st_id="86" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1727 %gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_79_req"/></StgValue>
</operation>

<operation id="2836" st_id="86" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1739 %gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_80_req"/></StgValue>
</operation>

<operation id="2837" st_id="86" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1751 %gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_81_req"/></StgValue>
</operation>

<operation id="2838" st_id="86" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1763 %gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_82_req"/></StgValue>
</operation>

<operation id="2839" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1768 %add_ln68_34 = add i9 %zext_ln63_26, i9 336

]]></Node>
<StgValue><ssdm name="add_ln68_34"/></StgValue>
</operation>

<operation id="2840" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1769 %tmp_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_34, i2 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2841" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="12" op_0_bw="11">
<![CDATA[
.split8:1770 %sext_ln68_33 = sext i11 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln68_33"/></StgValue>
</operation>

<operation id="2842" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="64" op_0_bw="12">
<![CDATA[
.split8:1771 %zext_ln68_13 = zext i12 %sext_ln68_33

]]></Node>
<StgValue><ssdm name="zext_ln68_13"/></StgValue>
</operation>

<operation id="2843" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1772 %add_ln68_35 = add i64 %zext_ln68_13, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_35"/></StgValue>
</operation>

<operation id="2844" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1773 %trunc_ln68_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_35, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_12"/></StgValue>
</operation>

<operation id="2845" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="64" op_0_bw="62">
<![CDATA[
.split8:1774 %sext_ln68_13 = sext i62 %trunc_ln68_12

]]></Node>
<StgValue><ssdm name="sext_ln68_13"/></StgValue>
</operation>

<operation id="2846" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1775 %gmem0_addr_83 = getelementptr i32 %gmem0, i64 %sext_ln68_13

]]></Node>
<StgValue><ssdm name="gmem0_addr_83"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2847" st_id="87" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1551 %add1_2 = fadd i32 %add9_2, i32 %mul6_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>

<operation id="2848" st_id="87" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1659 %add7_2_2 = fadd i32 %mul2_2_2, i32 %mul3_2_2

]]></Node>
<StgValue><ssdm name="add7_2_2"/></StgValue>
</operation>

<operation id="2849" st_id="87" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1670 %mul4_2_2 = fmul i32 %Layer2_Weights_CPU_load_75, i32 %bitcast_ln65_12

]]></Node>
<StgValue><ssdm name="mul4_2_2"/></StgValue>
</operation>

<operation id="2850" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32">
<![CDATA[
.split8:1681 %bitcast_ln66_12 = bitcast i32 %gmem0_addr_75_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_12"/></StgValue>
</operation>

<operation id="2851" st_id="87" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1682 %mul5_2_2 = fmul i32 %Layer2_Weights_CPU_load_76, i32 %bitcast_ln66_12

]]></Node>
<StgValue><ssdm name="mul5_2_2"/></StgValue>
</operation>

<operation id="2852" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1692 %gmem0_addr_76_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_76

]]></Node>
<StgValue><ssdm name="gmem0_addr_76_read"/></StgValue>
</operation>

<operation id="2853" st_id="87" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1704 %gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_77_req"/></StgValue>
</operation>

<operation id="2854" st_id="87" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1716 %gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_78_req"/></StgValue>
</operation>

<operation id="2855" st_id="87" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1727 %gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_79_req"/></StgValue>
</operation>

<operation id="2856" st_id="87" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1739 %gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_80_req"/></StgValue>
</operation>

<operation id="2857" st_id="87" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1751 %gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_81_req"/></StgValue>
</operation>

<operation id="2858" st_id="87" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1763 %gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_82_req"/></StgValue>
</operation>

<operation id="2859" st_id="87" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1776 %gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_83_req"/></StgValue>
</operation>

<operation id="2860" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1781 %add_ln63_37 = add i8 %zext_ln63_16, i8 %select_ln55_13

]]></Node>
<StgValue><ssdm name="add_ln63_37"/></StgValue>
</operation>

<operation id="2861" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1782 %shl_ln63_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_37, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_14"/></StgValue>
</operation>

<operation id="2862" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="10">
<![CDATA[
.split8:1783 %zext_ln63_31 = zext i10 %shl_ln63_14

]]></Node>
<StgValue><ssdm name="zext_ln63_31"/></StgValue>
</operation>

<operation id="2863" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1784 %add_ln63_38 = add i64 %zext_ln63_31, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_38"/></StgValue>
</operation>

<operation id="2864" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1785 %trunc_ln63_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_38, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_13"/></StgValue>
</operation>

<operation id="2865" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="62">
<![CDATA[
.split8:1786 %sext_ln63_14 = sext i62 %trunc_ln63_13

]]></Node>
<StgValue><ssdm name="sext_ln63_14"/></StgValue>
</operation>

<operation id="2866" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1787 %gmem0_addr_84 = getelementptr i32 %gmem0, i64 %sext_ln63_14

]]></Node>
<StgValue><ssdm name="gmem0_addr_84"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2867" st_id="88" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1611 %add9_2_1 = fadd i32 %add8_2_1, i32 %mul5_2_1

]]></Node>
<StgValue><ssdm name="add9_2_1"/></StgValue>
</operation>

<operation id="2868" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32">
<![CDATA[
.split8:1634 %bitcast_ln68_11 = bitcast i32 %gmem0_addr_71_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_11"/></StgValue>
</operation>

<operation id="2869" st_id="88" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1635 %mul7_2_1 = fmul i32 %Layer2_Weights_CPU_load_72, i32 %bitcast_ln68_11

]]></Node>
<StgValue><ssdm name="mul7_2_1"/></StgValue>
</operation>

<operation id="2870" st_id="88" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1659 %add7_2_2 = fadd i32 %mul2_2_2, i32 %mul3_2_2

]]></Node>
<StgValue><ssdm name="add7_2_2"/></StgValue>
</operation>

<operation id="2871" st_id="88" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1682 %mul5_2_2 = fmul i32 %Layer2_Weights_CPU_load_76, i32 %bitcast_ln66_12

]]></Node>
<StgValue><ssdm name="mul5_2_2"/></StgValue>
</operation>

<operation id="2872" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1705 %gmem0_addr_77_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_77

]]></Node>
<StgValue><ssdm name="gmem0_addr_77_read"/></StgValue>
</operation>

<operation id="2873" st_id="88" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1716 %gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_78_req"/></StgValue>
</operation>

<operation id="2874" st_id="88" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1727 %gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_79_req"/></StgValue>
</operation>

<operation id="2875" st_id="88" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1739 %gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_80_req"/></StgValue>
</operation>

<operation id="2876" st_id="88" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1751 %gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_81_req"/></StgValue>
</operation>

<operation id="2877" st_id="88" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1763 %gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_82_req"/></StgValue>
</operation>

<operation id="2878" st_id="88" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1776 %gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_83_req"/></StgValue>
</operation>

<operation id="2879" st_id="88" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1788 %gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_84_req"/></StgValue>
</operation>

<operation id="2880" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1792 %add_ln64_38 = add i9 %zext_ln63_26, i9 173

]]></Node>
<StgValue><ssdm name="add_ln64_38"/></StgValue>
</operation>

<operation id="2881" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1793 %shl_ln64_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_38, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_13"/></StgValue>
</operation>

<operation id="2882" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="11">
<![CDATA[
.split8:1794 %zext_ln64_32 = zext i11 %shl_ln64_13

]]></Node>
<StgValue><ssdm name="zext_ln64_32"/></StgValue>
</operation>

<operation id="2883" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1795 %add_ln64_39 = add i64 %zext_ln64_32, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_39"/></StgValue>
</operation>

<operation id="2884" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1796 %trunc_ln64_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_39, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_13"/></StgValue>
</operation>

<operation id="2885" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="62">
<![CDATA[
.split8:1797 %sext_ln64_14 = sext i62 %trunc_ln64_13

]]></Node>
<StgValue><ssdm name="sext_ln64_14"/></StgValue>
</operation>

<operation id="2886" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1798 %gmem0_addr_85 = getelementptr i32 %gmem0, i64 %sext_ln64_14

]]></Node>
<StgValue><ssdm name="gmem0_addr_85"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2887" st_id="89" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1564 %add2_2 = fadd i32 %add1_2, i32 %mul7_2

]]></Node>
<StgValue><ssdm name="add2_2"/></StgValue>
</operation>

<operation id="2888" st_id="89" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1611 %add9_2_1 = fadd i32 %add8_2_1, i32 %mul5_2_1

]]></Node>
<StgValue><ssdm name="add9_2_1"/></StgValue>
</operation>

<operation id="2889" st_id="89" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1635 %mul7_2_1 = fmul i32 %Layer2_Weights_CPU_load_72, i32 %bitcast_ln68_11

]]></Node>
<StgValue><ssdm name="mul7_2_1"/></StgValue>
</operation>

<operation id="2890" st_id="89" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1659 %add7_2_2 = fadd i32 %mul2_2_2, i32 %mul3_2_2

]]></Node>
<StgValue><ssdm name="add7_2_2"/></StgValue>
</operation>

<operation id="2891" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32">
<![CDATA[
.split8:1693 %bitcast_ln67_12 = bitcast i32 %gmem0_addr_76_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_12"/></StgValue>
</operation>

<operation id="2892" st_id="89" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1694 %mul6_2_2 = fmul i32 %Layer2_Weights_CPU_load_77, i32 %bitcast_ln67_12

]]></Node>
<StgValue><ssdm name="mul6_2_2"/></StgValue>
</operation>

<operation id="2893" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1717 %gmem0_addr_78_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_78

]]></Node>
<StgValue><ssdm name="gmem0_addr_78_read"/></StgValue>
</operation>

<operation id="2894" st_id="89" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1727 %gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_79_req"/></StgValue>
</operation>

<operation id="2895" st_id="89" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1739 %gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_80_req"/></StgValue>
</operation>

<operation id="2896" st_id="89" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1751 %gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_81_req"/></StgValue>
</operation>

<operation id="2897" st_id="89" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1763 %gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_82_req"/></StgValue>
</operation>

<operation id="2898" st_id="89" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1776 %gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_83_req"/></StgValue>
</operation>

<operation id="2899" st_id="89" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1788 %gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_84_req"/></StgValue>
</operation>

<operation id="2900" st_id="89" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1799 %gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_85_req"/></StgValue>
</operation>

<operation id="2901" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1804 %add_ln65_38 = add i9 %zext_ln63_26, i9 342

]]></Node>
<StgValue><ssdm name="add_ln65_38"/></StgValue>
</operation>

<operation id="2902" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1805 %shl_ln65_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_38, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_13"/></StgValue>
</operation>

<operation id="2903" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="64" op_0_bw="11">
<![CDATA[
.split8:1806 %zext_ln65_14 = zext i11 %shl_ln65_13

]]></Node>
<StgValue><ssdm name="zext_ln65_14"/></StgValue>
</operation>

<operation id="2904" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1807 %add_ln65_39 = add i64 %zext_ln65_14, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_39"/></StgValue>
</operation>

<operation id="2905" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1808 %trunc_ln65_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_39, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_13"/></StgValue>
</operation>

<operation id="2906" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="64" op_0_bw="62">
<![CDATA[
.split8:1809 %sext_ln65_14 = sext i62 %trunc_ln65_13

]]></Node>
<StgValue><ssdm name="sext_ln65_14"/></StgValue>
</operation>

<operation id="2907" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1810 %gmem0_addr_86 = getelementptr i32 %gmem0, i64 %sext_ln65_14

]]></Node>
<StgValue><ssdm name="gmem0_addr_86"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2908" st_id="90" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1564 %add2_2 = fadd i32 %add1_2, i32 %mul7_2

]]></Node>
<StgValue><ssdm name="add2_2"/></StgValue>
</operation>

<operation id="2909" st_id="90" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1611 %add9_2_1 = fadd i32 %add8_2_1, i32 %mul5_2_1

]]></Node>
<StgValue><ssdm name="add9_2_1"/></StgValue>
</operation>

<operation id="2910" st_id="90" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1671 %add8_2_2 = fadd i32 %add7_2_2, i32 %mul4_2_2

]]></Node>
<StgValue><ssdm name="add8_2_2"/></StgValue>
</operation>

<operation id="2911" st_id="90" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1694 %mul6_2_2 = fmul i32 %Layer2_Weights_CPU_load_77, i32 %bitcast_ln67_12

]]></Node>
<StgValue><ssdm name="mul6_2_2"/></StgValue>
</operation>

<operation id="2912" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32">
<![CDATA[
.split8:1718 %bitcast_ln63_13 = bitcast i32 %gmem0_addr_78_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_13"/></StgValue>
</operation>

<operation id="2913" st_id="90" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1719 %mul2_2_3 = fmul i32 %Layer2_Weights_CPU_load_79, i32 %bitcast_ln63_13

]]></Node>
<StgValue><ssdm name="mul2_2_3"/></StgValue>
</operation>

<operation id="2914" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1728 %gmem0_addr_79_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_79

]]></Node>
<StgValue><ssdm name="gmem0_addr_79_read"/></StgValue>
</operation>

<operation id="2915" st_id="90" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1739 %gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_80_req"/></StgValue>
</operation>

<operation id="2916" st_id="90" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1751 %gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_81_req"/></StgValue>
</operation>

<operation id="2917" st_id="90" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1763 %gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_82_req"/></StgValue>
</operation>

<operation id="2918" st_id="90" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1776 %gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_83_req"/></StgValue>
</operation>

<operation id="2919" st_id="90" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1788 %gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_84_req"/></StgValue>
</operation>

<operation id="2920" st_id="90" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1799 %gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_85_req"/></StgValue>
</operation>

<operation id="2921" st_id="90" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1811 %gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_86_req"/></StgValue>
</operation>

<operation id="2922" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1816 %add_ln66_38 = add i10 %zext_ln63_25, i10 511

]]></Node>
<StgValue><ssdm name="add_ln66_38"/></StgValue>
</operation>

<operation id="2923" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1817 %shl_ln66_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_38, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_13"/></StgValue>
</operation>

<operation id="2924" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="12">
<![CDATA[
.split8:1818 %zext_ln66_14 = zext i12 %shl_ln66_13

]]></Node>
<StgValue><ssdm name="zext_ln66_14"/></StgValue>
</operation>

<operation id="2925" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1819 %add_ln66_39 = add i64 %zext_ln66_14, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_39"/></StgValue>
</operation>

<operation id="2926" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1820 %trunc_ln66_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_39, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_13"/></StgValue>
</operation>

<operation id="2927" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="62">
<![CDATA[
.split8:1821 %sext_ln66_14 = sext i62 %trunc_ln66_13

]]></Node>
<StgValue><ssdm name="sext_ln66_14"/></StgValue>
</operation>

<operation id="2928" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1822 %gmem0_addr_87 = getelementptr i32 %gmem0, i64 %sext_ln66_14

]]></Node>
<StgValue><ssdm name="gmem0_addr_87"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2929" st_id="91" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1564 %add2_2 = fadd i32 %add1_2, i32 %mul7_2

]]></Node>
<StgValue><ssdm name="add2_2"/></StgValue>
</operation>

<operation id="2930" st_id="91" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1623 %add1_2_1 = fadd i32 %add9_2_1, i32 %mul6_2_1

]]></Node>
<StgValue><ssdm name="add1_2_1"/></StgValue>
</operation>

<operation id="2931" st_id="91" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1671 %add8_2_2 = fadd i32 %add7_2_2, i32 %mul4_2_2

]]></Node>
<StgValue><ssdm name="add8_2_2"/></StgValue>
</operation>

<operation id="2932" st_id="91" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1719 %mul2_2_3 = fmul i32 %Layer2_Weights_CPU_load_79, i32 %bitcast_ln63_13

]]></Node>
<StgValue><ssdm name="mul2_2_3"/></StgValue>
</operation>

<operation id="2933" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32">
<![CDATA[
.split8:1729 %bitcast_ln64_13 = bitcast i32 %gmem0_addr_79_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_13"/></StgValue>
</operation>

<operation id="2934" st_id="91" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1730 %mul3_2_3 = fmul i32 %Layer2_Weights_CPU_load_80, i32 %bitcast_ln64_13

]]></Node>
<StgValue><ssdm name="mul3_2_3"/></StgValue>
</operation>

<operation id="2935" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1740 %gmem0_addr_80_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_80

]]></Node>
<StgValue><ssdm name="gmem0_addr_80_read"/></StgValue>
</operation>

<operation id="2936" st_id="91" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1751 %gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_81_req"/></StgValue>
</operation>

<operation id="2937" st_id="91" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1763 %gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_82_req"/></StgValue>
</operation>

<operation id="2938" st_id="91" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1776 %gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_83_req"/></StgValue>
</operation>

<operation id="2939" st_id="91" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1788 %gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_84_req"/></StgValue>
</operation>

<operation id="2940" st_id="91" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1799 %gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_85_req"/></StgValue>
</operation>

<operation id="2941" st_id="91" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1811 %gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_86_req"/></StgValue>
</operation>

<operation id="2942" st_id="91" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1823 %gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_87_req"/></StgValue>
</operation>

<operation id="2943" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1828 %add_ln67_38 = add i10 %zext_ln63_25, i10 680

]]></Node>
<StgValue><ssdm name="add_ln67_38"/></StgValue>
</operation>

<operation id="2944" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1829 %shl_ln67_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_38, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_13"/></StgValue>
</operation>

<operation id="2945" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="12">
<![CDATA[
.split8:1830 %zext_ln67_14 = zext i12 %shl_ln67_13

]]></Node>
<StgValue><ssdm name="zext_ln67_14"/></StgValue>
</operation>

<operation id="2946" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1831 %add_ln67_39 = add i64 %zext_ln67_14, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_39"/></StgValue>
</operation>

<operation id="2947" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1832 %trunc_ln67_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_39, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_13"/></StgValue>
</operation>

<operation id="2948" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="62">
<![CDATA[
.split8:1833 %sext_ln67_14 = sext i62 %trunc_ln67_13

]]></Node>
<StgValue><ssdm name="sext_ln67_14"/></StgValue>
</operation>

<operation id="2949" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1834 %gmem0_addr_88 = getelementptr i32 %gmem0, i64 %sext_ln67_14

]]></Node>
<StgValue><ssdm name="gmem0_addr_88"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2950" st_id="92" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1623 %add1_2_1 = fadd i32 %add9_2_1, i32 %mul6_2_1

]]></Node>
<StgValue><ssdm name="add1_2_1"/></StgValue>
</operation>

<operation id="2951" st_id="92" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1671 %add8_2_2 = fadd i32 %add7_2_2, i32 %mul4_2_2

]]></Node>
<StgValue><ssdm name="add8_2_2"/></StgValue>
</operation>

<operation id="2952" st_id="92" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1730 %mul3_2_3 = fmul i32 %Layer2_Weights_CPU_load_80, i32 %bitcast_ln64_13

]]></Node>
<StgValue><ssdm name="mul3_2_3"/></StgValue>
</operation>

<operation id="2953" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32">
<![CDATA[
.split8:1741 %bitcast_ln65_13 = bitcast i32 %gmem0_addr_80_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_13"/></StgValue>
</operation>

<operation id="2954" st_id="92" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1742 %mul4_2_3 = fmul i32 %Layer2_Weights_CPU_load_81, i32 %bitcast_ln65_13

]]></Node>
<StgValue><ssdm name="mul4_2_3"/></StgValue>
</operation>

<operation id="2955" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1752 %gmem0_addr_81_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_81

]]></Node>
<StgValue><ssdm name="gmem0_addr_81_read"/></StgValue>
</operation>

<operation id="2956" st_id="92" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1763 %gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_82_req"/></StgValue>
</operation>

<operation id="2957" st_id="92" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1776 %gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_83_req"/></StgValue>
</operation>

<operation id="2958" st_id="92" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1788 %gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_84_req"/></StgValue>
</operation>

<operation id="2959" st_id="92" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1799 %gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_85_req"/></StgValue>
</operation>

<operation id="2960" st_id="92" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1811 %gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_86_req"/></StgValue>
</operation>

<operation id="2961" st_id="92" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1823 %gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_87_req"/></StgValue>
</operation>

<operation id="2962" st_id="92" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1835 %gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_88_req"/></StgValue>
</operation>

<operation id="2963" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1840 %add_ln68_36 = add i9 %zext_ln63_26, i9 337

]]></Node>
<StgValue><ssdm name="add_ln68_36"/></StgValue>
</operation>

<operation id="2964" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1841 %tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_36, i2 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2965" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="12" op_0_bw="11">
<![CDATA[
.split8:1842 %sext_ln68_34 = sext i11 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln68_34"/></StgValue>
</operation>

<operation id="2966" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="12">
<![CDATA[
.split8:1843 %zext_ln68_14 = zext i12 %sext_ln68_34

]]></Node>
<StgValue><ssdm name="zext_ln68_14"/></StgValue>
</operation>

<operation id="2967" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1844 %add_ln68_37 = add i64 %zext_ln68_14, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_37"/></StgValue>
</operation>

<operation id="2968" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1845 %trunc_ln68_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_37, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_13"/></StgValue>
</operation>

<operation id="2969" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="62">
<![CDATA[
.split8:1846 %sext_ln68_14 = sext i62 %trunc_ln68_13

]]></Node>
<StgValue><ssdm name="sext_ln68_14"/></StgValue>
</operation>

<operation id="2970" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1847 %gmem0_addr_89 = getelementptr i32 %gmem0, i64 %sext_ln68_14

]]></Node>
<StgValue><ssdm name="gmem0_addr_89"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2971" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39 %add_ln63_5 = add i8 %zext_ln64, i8 39

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="2972" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45 %add_ln63_9 = add i8 %zext_ln64, i8 52

]]></Node>
<StgValue><ssdm name="add_ln63_9"/></StgValue>
</operation>

<operation id="2973" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:47 %add_ln65_12 = add i8 %zext_ln64, i8 134

]]></Node>
<StgValue><ssdm name="add_ln65_12"/></StgValue>
</operation>

<operation id="2974" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:632 %select_ln54_23 = select i1 %icmp_ln55, i8 39, i8 %add_ln63_5

]]></Node>
<StgValue><ssdm name="select_ln54_23"/></StgValue>
</operation>

<operation id="2975" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:638 %select_ln54_29 = select i1 %icmp_ln55, i8 52, i8 %add_ln63_9

]]></Node>
<StgValue><ssdm name="select_ln54_29"/></StgValue>
</operation>

<operation id="2976" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:640 %select_ln54_31 = select i1 %icmp_ln55, i8 134, i8 %add_ln65_12

]]></Node>
<StgValue><ssdm name="select_ln54_31"/></StgValue>
</operation>

<operation id="2977" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:703 %add_ln63_17 = add i8 %zext_ln64_6, i8 39

]]></Node>
<StgValue><ssdm name="add_ln63_17"/></StgValue>
</operation>

<operation id="2978" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:704 %select_ln55_19 = select i1 %and_ln54, i8 %add_ln63_17, i8 %select_ln54_23

]]></Node>
<StgValue><ssdm name="select_ln55_19"/></StgValue>
</operation>

<operation id="2979" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:715 %add_ln63_20 = add i8 %zext_ln64_6, i8 52

]]></Node>
<StgValue><ssdm name="add_ln63_20"/></StgValue>
</operation>

<operation id="2980" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:716 %select_ln55_25 = select i1 %and_ln54, i8 %add_ln63_20, i8 %select_ln54_29

]]></Node>
<StgValue><ssdm name="select_ln55_25"/></StgValue>
</operation>

<operation id="2981" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:719 %add_ln65_25 = add i8 %zext_ln64_6, i8 134

]]></Node>
<StgValue><ssdm name="add_ln65_25"/></StgValue>
</operation>

<operation id="2982" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8:720 %select_ln55_27 = select i1 %and_ln54, i8 %add_ln65_25, i8 %select_ln54_31

]]></Node>
<StgValue><ssdm name="select_ln55_27"/></StgValue>
</operation>

<operation id="2983" st_id="93" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1623 %add1_2_1 = fadd i32 %add9_2_1, i32 %mul6_2_1

]]></Node>
<StgValue><ssdm name="add1_2_1"/></StgValue>
</operation>

<operation id="2984" st_id="93" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1731 %add7_2_3 = fadd i32 %mul2_2_3, i32 %mul3_2_3

]]></Node>
<StgValue><ssdm name="add7_2_3"/></StgValue>
</operation>

<operation id="2985" st_id="93" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1742 %mul4_2_3 = fmul i32 %Layer2_Weights_CPU_load_81, i32 %bitcast_ln65_13

]]></Node>
<StgValue><ssdm name="mul4_2_3"/></StgValue>
</operation>

<operation id="2986" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32">
<![CDATA[
.split8:1753 %bitcast_ln66_13 = bitcast i32 %gmem0_addr_81_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_13"/></StgValue>
</operation>

<operation id="2987" st_id="93" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1754 %mul5_2_3 = fmul i32 %Layer2_Weights_CPU_load_82, i32 %bitcast_ln66_13

]]></Node>
<StgValue><ssdm name="mul5_2_3"/></StgValue>
</operation>

<operation id="2988" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1764 %gmem0_addr_82_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_82

]]></Node>
<StgValue><ssdm name="gmem0_addr_82_read"/></StgValue>
</operation>

<operation id="2989" st_id="93" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1776 %gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_83_req"/></StgValue>
</operation>

<operation id="2990" st_id="93" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1788 %gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_84_req"/></StgValue>
</operation>

<operation id="2991" st_id="93" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1799 %gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_85_req"/></StgValue>
</operation>

<operation id="2992" st_id="93" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1811 %gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_86_req"/></StgValue>
</operation>

<operation id="2993" st_id="93" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1823 %gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_87_req"/></StgValue>
</operation>

<operation id="2994" st_id="93" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1835 %gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_88_req"/></StgValue>
</operation>

<operation id="2995" st_id="93" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1848 %gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_89_req"/></StgValue>
</operation>

<operation id="2996" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1858 %add_ln63_39 = add i8 %zext_ln63, i8 %select_ln55_19

]]></Node>
<StgValue><ssdm name="add_ln63_39"/></StgValue>
</operation>

<operation id="2997" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1861 %shl_ln63_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_39, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_15"/></StgValue>
</operation>

<operation id="2998" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="10">
<![CDATA[
.split8:1862 %zext_ln63_34 = zext i10 %shl_ln63_15

]]></Node>
<StgValue><ssdm name="zext_ln63_34"/></StgValue>
</operation>

<operation id="2999" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1863 %add_ln63_40 = add i64 %zext_ln63_34, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_40"/></StgValue>
</operation>

<operation id="3000" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1864 %trunc_ln63_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_40, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_14"/></StgValue>
</operation>

<operation id="3001" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="64" op_0_bw="62">
<![CDATA[
.split8:1865 %sext_ln63_15 = sext i62 %trunc_ln63_14

]]></Node>
<StgValue><ssdm name="sext_ln63_15"/></StgValue>
</operation>

<operation id="3002" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1866 %gmem0_addr_90 = getelementptr i32 %gmem0, i64 %sext_ln63_15

]]></Node>
<StgValue><ssdm name="gmem0_addr_90"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="3003" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:40 %add_ln64_7 = add i9 %zext_ln64_2, i9 208

]]></Node>
<StgValue><ssdm name="add_ln64_7"/></StgValue>
</operation>

<operation id="3004" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:633 %select_ln54_24 = select i1 %icmp_ln55, i9 208, i9 %add_ln64_7

]]></Node>
<StgValue><ssdm name="select_ln54_24"/></StgValue>
</operation>

<operation id="3005" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:705 %add_ln64_18 = add i9 %zext_ln64_8, i9 208

]]></Node>
<StgValue><ssdm name="add_ln64_18"/></StgValue>
</operation>

<operation id="3006" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:706 %select_ln55_20 = select i1 %and_ln54, i9 %add_ln64_18, i9 %select_ln54_24

]]></Node>
<StgValue><ssdm name="select_ln55_20"/></StgValue>
</operation>

<operation id="3007" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32">
<![CDATA[
.split8:1120 %bitcast_ln68_4 = bitcast i32 %gmem0_addr_29_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_4"/></StgValue>
</operation>

<operation id="3008" st_id="94" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1121 %mul7_0_4 = fmul i32 %Layer2_Weights_CPU_load_30, i32 %bitcast_ln68_4

]]></Node>
<StgValue><ssdm name="mul7_0_4"/></StgValue>
</operation>

<operation id="3009" st_id="94" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1683 %add9_2_2 = fadd i32 %add8_2_2, i32 %mul5_2_2

]]></Node>
<StgValue><ssdm name="add9_2_2"/></StgValue>
</operation>

<operation id="3010" st_id="94" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1731 %add7_2_3 = fadd i32 %mul2_2_3, i32 %mul3_2_3

]]></Node>
<StgValue><ssdm name="add7_2_3"/></StgValue>
</operation>

<operation id="3011" st_id="94" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1754 %mul5_2_3 = fmul i32 %Layer2_Weights_CPU_load_82, i32 %bitcast_ln66_13

]]></Node>
<StgValue><ssdm name="mul5_2_3"/></StgValue>
</operation>

<operation id="3012" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1777 %gmem0_addr_83_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_83

]]></Node>
<StgValue><ssdm name="gmem0_addr_83_read"/></StgValue>
</operation>

<operation id="3013" st_id="94" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1788 %gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_84_req"/></StgValue>
</operation>

<operation id="3014" st_id="94" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1799 %gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_85_req"/></StgValue>
</operation>

<operation id="3015" st_id="94" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1811 %gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_86_req"/></StgValue>
</operation>

<operation id="3016" st_id="94" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1823 %gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_87_req"/></StgValue>
</operation>

<operation id="3017" st_id="94" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1835 %gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_88_req"/></StgValue>
</operation>

<operation id="3018" st_id="94" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1848 %gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_89_req"/></StgValue>
</operation>

<operation id="3019" st_id="94" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1867 %gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_90_req"/></StgValue>
</operation>

<operation id="3020" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1871 %add_ln64_40 = add i9 %select_ln55_20, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln64_40"/></StgValue>
</operation>

<operation id="3021" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1872 %shl_ln64_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_40, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_14"/></StgValue>
</operation>

<operation id="3022" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="11">
<![CDATA[
.split8:1873 %zext_ln64_33 = zext i11 %shl_ln64_14

]]></Node>
<StgValue><ssdm name="zext_ln64_33"/></StgValue>
</operation>

<operation id="3023" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1874 %add_ln64_41 = add i64 %zext_ln64_33, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_41"/></StgValue>
</operation>

<operation id="3024" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1875 %trunc_ln64_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_41, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_14"/></StgValue>
</operation>

<operation id="3025" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="62">
<![CDATA[
.split8:1876 %sext_ln64_15 = sext i62 %trunc_ln64_14

]]></Node>
<StgValue><ssdm name="sext_ln64_15"/></StgValue>
</operation>

<operation id="3026" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1877 %gmem0_addr_91 = getelementptr i32 %gmem0, i64 %sext_ln64_15

]]></Node>
<StgValue><ssdm name="gmem0_addr_91"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="3027" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:41 %add_ln65_9 = add i9 %zext_ln64_2, i9 377

]]></Node>
<StgValue><ssdm name="add_ln65_9"/></StgValue>
</operation>

<operation id="3028" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:634 %select_ln54_25 = select i1 %icmp_ln55, i9 377, i9 %add_ln65_9

]]></Node>
<StgValue><ssdm name="select_ln54_25"/></StgValue>
</operation>

<operation id="3029" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:707 %add_ln65_22 = add i9 %zext_ln64_8, i9 377

]]></Node>
<StgValue><ssdm name="add_ln65_22"/></StgValue>
</operation>

<operation id="3030" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:708 %select_ln55_21 = select i1 %and_ln54, i9 %add_ln65_22, i9 %select_ln54_25

]]></Node>
<StgValue><ssdm name="select_ln55_21"/></StgValue>
</operation>

<operation id="3031" st_id="95" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1121 %mul7_0_4 = fmul i32 %Layer2_Weights_CPU_load_30, i32 %bitcast_ln68_4

]]></Node>
<StgValue><ssdm name="mul7_0_4"/></StgValue>
</operation>

<operation id="3032" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32">
<![CDATA[
.split8:1412 %bitcast_ln68_8 = bitcast i32 %gmem0_addr_53_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_8"/></StgValue>
</operation>

<operation id="3033" st_id="95" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1413 %mul7_1_3 = fmul i32 %Layer2_Weights_CPU_load_54, i32 %bitcast_ln68_8

]]></Node>
<StgValue><ssdm name="mul7_1_3"/></StgValue>
</operation>

<operation id="3034" st_id="95" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1636 %add2_2_1 = fadd i32 %add1_2_1, i32 %mul7_2_1

]]></Node>
<StgValue><ssdm name="add2_2_1"/></StgValue>
</operation>

<operation id="3035" st_id="95" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1683 %add9_2_2 = fadd i32 %add8_2_2, i32 %mul5_2_2

]]></Node>
<StgValue><ssdm name="add9_2_2"/></StgValue>
</operation>

<operation id="3036" st_id="95" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1731 %add7_2_3 = fadd i32 %mul2_2_3, i32 %mul3_2_3

]]></Node>
<StgValue><ssdm name="add7_2_3"/></StgValue>
</operation>

<operation id="3037" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1789 %gmem0_addr_84_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_84

]]></Node>
<StgValue><ssdm name="gmem0_addr_84_read"/></StgValue>
</operation>

<operation id="3038" st_id="95" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1799 %gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_85_req"/></StgValue>
</operation>

<operation id="3039" st_id="95" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1811 %gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_86_req"/></StgValue>
</operation>

<operation id="3040" st_id="95" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1823 %gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_87_req"/></StgValue>
</operation>

<operation id="3041" st_id="95" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1835 %gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_88_req"/></StgValue>
</operation>

<operation id="3042" st_id="95" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1848 %gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_89_req"/></StgValue>
</operation>

<operation id="3043" st_id="95" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1867 %gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_90_req"/></StgValue>
</operation>

<operation id="3044" st_id="95" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1878 %gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_91_req"/></StgValue>
</operation>

<operation id="3045" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1883 %add_ln65_40 = add i9 %select_ln55_21, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln65_40"/></StgValue>
</operation>

<operation id="3046" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1884 %shl_ln65_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_40, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_14"/></StgValue>
</operation>

<operation id="3047" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="11">
<![CDATA[
.split8:1885 %zext_ln65_15 = zext i11 %shl_ln65_14

]]></Node>
<StgValue><ssdm name="zext_ln65_15"/></StgValue>
</operation>

<operation id="3048" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1886 %add_ln65_41 = add i64 %zext_ln65_15, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_41"/></StgValue>
</operation>

<operation id="3049" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1887 %trunc_ln65_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_41, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_14"/></StgValue>
</operation>

<operation id="3050" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="64" op_0_bw="62">
<![CDATA[
.split8:1888 %sext_ln65_15 = sext i62 %trunc_ln65_14

]]></Node>
<StgValue><ssdm name="sext_ln65_15"/></StgValue>
</operation>

<operation id="3051" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1889 %gmem0_addr_92 = getelementptr i32 %gmem0, i64 %sext_ln65_15

]]></Node>
<StgValue><ssdm name="gmem0_addr_92"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="3052" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:42 %add_ln66_7 = add i10 %zext_ln64_1, i10 546

]]></Node>
<StgValue><ssdm name="add_ln66_7"/></StgValue>
</operation>

<operation id="3053" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:635 %select_ln54_26 = select i1 %icmp_ln55, i10 546, i10 %add_ln66_7

]]></Node>
<StgValue><ssdm name="select_ln54_26"/></StgValue>
</operation>

<operation id="3054" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:709 %add_ln66_20 = add i10 %zext_ln64_7, i10 546

]]></Node>
<StgValue><ssdm name="add_ln66_20"/></StgValue>
</operation>

<operation id="3055" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:710 %select_ln55_22 = select i1 %and_ln54, i10 %add_ln66_20, i10 %select_ln54_26

]]></Node>
<StgValue><ssdm name="select_ln55_22"/></StgValue>
</operation>

<operation id="3056" st_id="96" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1413 %mul7_1_3 = fmul i32 %Layer2_Weights_CPU_load_54, i32 %bitcast_ln68_8

]]></Node>
<StgValue><ssdm name="mul7_1_3"/></StgValue>
</operation>

<operation id="3057" st_id="96" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1636 %add2_2_1 = fadd i32 %add1_2_1, i32 %mul7_2_1

]]></Node>
<StgValue><ssdm name="add2_2_1"/></StgValue>
</operation>

<operation id="3058" st_id="96" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1683 %add9_2_2 = fadd i32 %add8_2_2, i32 %mul5_2_2

]]></Node>
<StgValue><ssdm name="add9_2_2"/></StgValue>
</operation>

<operation id="3059" st_id="96" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1743 %add8_2_3 = fadd i32 %add7_2_3, i32 %mul4_2_3

]]></Node>
<StgValue><ssdm name="add8_2_3"/></StgValue>
</operation>

<operation id="3060" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32">
<![CDATA[
.split8:1790 %bitcast_ln63_14 = bitcast i32 %gmem0_addr_84_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_14"/></StgValue>
</operation>

<operation id="3061" st_id="96" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1791 %mul2_2_4 = fmul i32 %Layer2_Weights_CPU_load_85, i32 %bitcast_ln63_14

]]></Node>
<StgValue><ssdm name="mul2_2_4"/></StgValue>
</operation>

<operation id="3062" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1800 %gmem0_addr_85_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_85

]]></Node>
<StgValue><ssdm name="gmem0_addr_85_read"/></StgValue>
</operation>

<operation id="3063" st_id="96" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1811 %gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_86_req"/></StgValue>
</operation>

<operation id="3064" st_id="96" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1823 %gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_87_req"/></StgValue>
</operation>

<operation id="3065" st_id="96" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1835 %gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_88_req"/></StgValue>
</operation>

<operation id="3066" st_id="96" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1848 %gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_89_req"/></StgValue>
</operation>

<operation id="3067" st_id="96" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1867 %gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_90_req"/></StgValue>
</operation>

<operation id="3068" st_id="96" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1878 %gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_91_req"/></StgValue>
</operation>

<operation id="3069" st_id="96" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1890 %gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_92_req"/></StgValue>
</operation>

<operation id="3070" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1895 %add_ln66_40 = add i10 %select_ln55_22, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln66_40"/></StgValue>
</operation>

<operation id="3071" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1896 %shl_ln66_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_40, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_14"/></StgValue>
</operation>

<operation id="3072" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="12">
<![CDATA[
.split8:1897 %zext_ln66_15 = zext i12 %shl_ln66_14

]]></Node>
<StgValue><ssdm name="zext_ln66_15"/></StgValue>
</operation>

<operation id="3073" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1898 %add_ln66_41 = add i64 %zext_ln66_15, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_41"/></StgValue>
</operation>

<operation id="3074" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1899 %trunc_ln66_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_41, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_14"/></StgValue>
</operation>

<operation id="3075" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="64" op_0_bw="62">
<![CDATA[
.split8:1900 %sext_ln66_15 = sext i62 %trunc_ln66_14

]]></Node>
<StgValue><ssdm name="sext_ln66_15"/></StgValue>
</operation>

<operation id="3076" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1901 %gmem0_addr_93 = getelementptr i32 %gmem0, i64 %sext_ln66_15

]]></Node>
<StgValue><ssdm name="gmem0_addr_93"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="3077" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5 %add_ln54 = add i11 %indvar_flatten325, i11 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="3078" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:43 %add_ln67_7 = add i10 %zext_ln64_1, i10 715

]]></Node>
<StgValue><ssdm name="add_ln67_7"/></StgValue>
</operation>

<operation id="3079" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:44 %add_ln68_7 = add i9 %zext_ln64_2, i9 372

]]></Node>
<StgValue><ssdm name="add_ln68_7"/></StgValue>
</operation>

<operation id="3080" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:46 %add_ln64_8 = add i9 %zext_ln64_2, i9 221

]]></Node>
<StgValue><ssdm name="add_ln64_8"/></StgValue>
</operation>

<operation id="3081" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:48 %add_ln66_10 = add i10 %zext_ln64_1, i10 559

]]></Node>
<StgValue><ssdm name="add_ln66_10"/></StgValue>
</operation>

<operation id="3082" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:49 %add_ln67_10 = add i10 %zext_ln64_1, i10 728

]]></Node>
<StgValue><ssdm name="add_ln67_10"/></StgValue>
</operation>

<operation id="3083" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:54 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3084" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:636 %select_ln54_27 = select i1 %icmp_ln55, i10 715, i10 %add_ln67_7

]]></Node>
<StgValue><ssdm name="select_ln54_27"/></StgValue>
</operation>

<operation id="3085" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:637 %select_ln54_28 = select i1 %icmp_ln55, i9 372, i9 %add_ln68_7

]]></Node>
<StgValue><ssdm name="select_ln54_28"/></StgValue>
</operation>

<operation id="3086" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:639 %select_ln54_30 = select i1 %icmp_ln55, i9 221, i9 %add_ln64_8

]]></Node>
<StgValue><ssdm name="select_ln54_30"/></StgValue>
</operation>

<operation id="3087" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:641 %select_ln54_32 = select i1 %icmp_ln55, i10 559, i10 %add_ln66_10

]]></Node>
<StgValue><ssdm name="select_ln54_32"/></StgValue>
</operation>

<operation id="3088" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:642 %select_ln54_33 = select i1 %icmp_ln55, i10 728, i10 %add_ln67_10

]]></Node>
<StgValue><ssdm name="select_ln54_33"/></StgValue>
</operation>

<operation id="3089" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:711 %add_ln67_20 = add i10 %zext_ln64_7, i10 715

]]></Node>
<StgValue><ssdm name="add_ln67_20"/></StgValue>
</operation>

<operation id="3090" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:712 %select_ln55_23 = select i1 %and_ln54, i10 %add_ln67_20, i10 %select_ln54_27

]]></Node>
<StgValue><ssdm name="select_ln55_23"/></StgValue>
</operation>

<operation id="3091" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:713 %add_ln68_17 = add i9 %zext_ln64_8, i9 372

]]></Node>
<StgValue><ssdm name="add_ln68_17"/></StgValue>
</operation>

<operation id="3092" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:714 %select_ln55_24 = select i1 %and_ln54, i9 %add_ln68_17, i9 %select_ln54_28

]]></Node>
<StgValue><ssdm name="select_ln55_24"/></StgValue>
</operation>

<operation id="3093" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:717 %add_ln64_21 = add i9 %zext_ln64_8, i9 221

]]></Node>
<StgValue><ssdm name="add_ln64_21"/></StgValue>
</operation>

<operation id="3094" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split8:718 %select_ln55_26 = select i1 %and_ln54, i9 %add_ln64_21, i9 %select_ln54_30

]]></Node>
<StgValue><ssdm name="select_ln55_26"/></StgValue>
</operation>

<operation id="3095" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:721 %add_ln66_23 = add i10 %zext_ln64_7, i10 559

]]></Node>
<StgValue><ssdm name="add_ln66_23"/></StgValue>
</operation>

<operation id="3096" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:722 %select_ln55_28 = select i1 %and_ln54, i10 %add_ln66_23, i10 %select_ln54_32

]]></Node>
<StgValue><ssdm name="select_ln55_28"/></StgValue>
</operation>

<operation id="3097" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:723 %add_ln67_23 = add i10 %zext_ln64_7, i10 728

]]></Node>
<StgValue><ssdm name="add_ln67_23"/></StgValue>
</operation>

<operation id="3098" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split8:724 %select_ln55_29 = select i1 %and_ln54, i10 %add_ln67_23, i10 %select_ln54_33

]]></Node>
<StgValue><ssdm name="select_ln55_29"/></StgValue>
</operation>

<operation id="3099" st_id="97" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1636 %add2_2_1 = fadd i32 %add1_2_1, i32 %mul7_2_1

]]></Node>
<StgValue><ssdm name="add2_2_1"/></StgValue>
</operation>

<operation id="3100" st_id="97" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1695 %add1_2_2 = fadd i32 %add9_2_2, i32 %mul6_2_2

]]></Node>
<StgValue><ssdm name="add1_2_2"/></StgValue>
</operation>

<operation id="3101" st_id="97" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1743 %add8_2_3 = fadd i32 %add7_2_3, i32 %mul4_2_3

]]></Node>
<StgValue><ssdm name="add8_2_3"/></StgValue>
</operation>

<operation id="3102" st_id="97" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1791 %mul2_2_4 = fmul i32 %Layer2_Weights_CPU_load_85, i32 %bitcast_ln63_14

]]></Node>
<StgValue><ssdm name="mul2_2_4"/></StgValue>
</operation>

<operation id="3103" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32">
<![CDATA[
.split8:1801 %bitcast_ln64_14 = bitcast i32 %gmem0_addr_85_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_14"/></StgValue>
</operation>

<operation id="3104" st_id="97" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1802 %mul3_2_4 = fmul i32 %Layer2_Weights_CPU_load_86, i32 %bitcast_ln64_14

]]></Node>
<StgValue><ssdm name="mul3_2_4"/></StgValue>
</operation>

<operation id="3105" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1812 %gmem0_addr_86_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_86

]]></Node>
<StgValue><ssdm name="gmem0_addr_86_read"/></StgValue>
</operation>

<operation id="3106" st_id="97" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1823 %gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_87_req"/></StgValue>
</operation>

<operation id="3107" st_id="97" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1835 %gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_88_req"/></StgValue>
</operation>

<operation id="3108" st_id="97" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1848 %gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_89_req"/></StgValue>
</operation>

<operation id="3109" st_id="97" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1867 %gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_90_req"/></StgValue>
</operation>

<operation id="3110" st_id="97" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1878 %gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_91_req"/></StgValue>
</operation>

<operation id="3111" st_id="97" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1890 %gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_92_req"/></StgValue>
</operation>

<operation id="3112" st_id="97" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1902 %gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_93_req"/></StgValue>
</operation>

<operation id="3113" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1907 %add_ln67_40 = add i10 %select_ln55_23, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln67_40"/></StgValue>
</operation>

<operation id="3114" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1908 %shl_ln67_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_40, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_14"/></StgValue>
</operation>

<operation id="3115" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="12">
<![CDATA[
.split8:1909 %zext_ln67_15 = zext i12 %shl_ln67_14

]]></Node>
<StgValue><ssdm name="zext_ln67_15"/></StgValue>
</operation>

<operation id="3116" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1910 %add_ln67_41 = add i64 %zext_ln67_15, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_41"/></StgValue>
</operation>

<operation id="3117" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1911 %trunc_ln67_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_41, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_14"/></StgValue>
</operation>

<operation id="3118" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="64" op_0_bw="62">
<![CDATA[
.split8:1912 %sext_ln67_15 = sext i62 %trunc_ln67_14

]]></Node>
<StgValue><ssdm name="sext_ln67_15"/></StgValue>
</operation>

<operation id="3119" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1913 %gmem0_addr_94 = getelementptr i32 %gmem0, i64 %sext_ln67_15

]]></Node>
<StgValue><ssdm name="gmem0_addr_94"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="3120" st_id="98" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1122 %add2_0_4 = fadd i32 %add1_0_4, i32 %mul7_0_4

]]></Node>
<StgValue><ssdm name="add2_0_4"/></StgValue>
</operation>

<operation id="3121" st_id="98" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1695 %add1_2_2 = fadd i32 %add9_2_2, i32 %mul6_2_2

]]></Node>
<StgValue><ssdm name="add1_2_2"/></StgValue>
</operation>

<operation id="3122" st_id="98" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1743 %add8_2_3 = fadd i32 %add7_2_3, i32 %mul4_2_3

]]></Node>
<StgValue><ssdm name="add8_2_3"/></StgValue>
</operation>

<operation id="3123" st_id="98" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1802 %mul3_2_4 = fmul i32 %Layer2_Weights_CPU_load_86, i32 %bitcast_ln64_14

]]></Node>
<StgValue><ssdm name="mul3_2_4"/></StgValue>
</operation>

<operation id="3124" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32">
<![CDATA[
.split8:1813 %bitcast_ln65_14 = bitcast i32 %gmem0_addr_86_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_14"/></StgValue>
</operation>

<operation id="3125" st_id="98" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1814 %mul4_2_4 = fmul i32 %Layer2_Weights_CPU_load_87, i32 %bitcast_ln65_14

]]></Node>
<StgValue><ssdm name="mul4_2_4"/></StgValue>
</operation>

<operation id="3126" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1824 %gmem0_addr_87_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_87

]]></Node>
<StgValue><ssdm name="gmem0_addr_87_read"/></StgValue>
</operation>

<operation id="3127" st_id="98" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1835 %gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_88_req"/></StgValue>
</operation>

<operation id="3128" st_id="98" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1848 %gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_89_req"/></StgValue>
</operation>

<operation id="3129" st_id="98" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1867 %gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_90_req"/></StgValue>
</operation>

<operation id="3130" st_id="98" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1878 %gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_91_req"/></StgValue>
</operation>

<operation id="3131" st_id="98" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1890 %gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_92_req"/></StgValue>
</operation>

<operation id="3132" st_id="98" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1902 %gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_93_req"/></StgValue>
</operation>

<operation id="3133" st_id="98" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1914 %gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_94_req"/></StgValue>
</operation>

<operation id="3134" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1919 %add_ln68_38 = add i9 %select_ln55_24, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln68_38"/></StgValue>
</operation>

<operation id="3135" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1920 %tmp_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_38, i2 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3136" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="12" op_0_bw="11">
<![CDATA[
.split8:1921 %sext_ln68_35 = sext i11 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln68_35"/></StgValue>
</operation>

<operation id="3137" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="64" op_0_bw="12">
<![CDATA[
.split8:1922 %zext_ln68_15 = zext i12 %sext_ln68_35

]]></Node>
<StgValue><ssdm name="zext_ln68_15"/></StgValue>
</operation>

<operation id="3138" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1923 %add_ln68_39 = add i64 %zext_ln68_15, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_39"/></StgValue>
</operation>

<operation id="3139" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1924 %trunc_ln68_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_39, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_14"/></StgValue>
</operation>

<operation id="3140" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="64" op_0_bw="62">
<![CDATA[
.split8:1925 %sext_ln68_15 = sext i62 %trunc_ln68_14

]]></Node>
<StgValue><ssdm name="sext_ln68_15"/></StgValue>
</operation>

<operation id="3141" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1926 %gmem0_addr_95 = getelementptr i32 %gmem0, i64 %sext_ln68_15

]]></Node>
<StgValue><ssdm name="gmem0_addr_95"/></StgValue>
</operation>

<operation id="3142" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1943 %add_ln64_42 = add i9 %select_ln55_20, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln64_42"/></StgValue>
</operation>

<operation id="3143" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1955 %add_ln65_42 = add i9 %select_ln55_21, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln65_42"/></StgValue>
</operation>

<operation id="3144" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:1991 %add_ln68_40 = add i9 %select_ln55_24, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln68_40"/></StgValue>
</operation>

<operation id="3145" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2238 %add_ln64_50 = add i9 %select_ln55_26, i9 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln64_50"/></StgValue>
</operation>

<operation id="3146" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2311 %add_ln64_52 = add i9 %select_ln55_26, i9 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln64_52"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="3147" st_id="99" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1122 %add2_0_4 = fadd i32 %add1_0_4, i32 %mul7_0_4

]]></Node>
<StgValue><ssdm name="add2_0_4"/></StgValue>
</operation>

<operation id="3148" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32">
<![CDATA[
.split8:1471 %bitcast_ln67_9 = bitcast i32 %gmem0_addr_58_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_9"/></StgValue>
</operation>

<operation id="3149" st_id="99" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1472 %mul6_1_4 = fmul i32 %Layer2_Weights_CPU_load_59, i32 %bitcast_ln67_9

]]></Node>
<StgValue><ssdm name="mul6_1_4"/></StgValue>
</operation>

<operation id="3150" st_id="99" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1695 %add1_2_2 = fadd i32 %add9_2_2, i32 %mul6_2_2

]]></Node>
<StgValue><ssdm name="add1_2_2"/></StgValue>
</operation>

<operation id="3151" st_id="99" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1803 %add7_2_4 = fadd i32 %mul2_2_4, i32 %mul3_2_4

]]></Node>
<StgValue><ssdm name="add7_2_4"/></StgValue>
</operation>

<operation id="3152" st_id="99" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1814 %mul4_2_4 = fmul i32 %Layer2_Weights_CPU_load_87, i32 %bitcast_ln65_14

]]></Node>
<StgValue><ssdm name="mul4_2_4"/></StgValue>
</operation>

<operation id="3153" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1836 %gmem0_addr_88_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_88

]]></Node>
<StgValue><ssdm name="gmem0_addr_88_read"/></StgValue>
</operation>

<operation id="3154" st_id="99" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1848 %gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_89_req"/></StgValue>
</operation>

<operation id="3155" st_id="99" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1867 %gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_90_req"/></StgValue>
</operation>

<operation id="3156" st_id="99" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1878 %gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_91_req"/></StgValue>
</operation>

<operation id="3157" st_id="99" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1890 %gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_92_req"/></StgValue>
</operation>

<operation id="3158" st_id="99" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1902 %gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_93_req"/></StgValue>
</operation>

<operation id="3159" st_id="99" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1914 %gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_94_req"/></StgValue>
</operation>

<operation id="3160" st_id="99" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1927 %gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_95_req"/></StgValue>
</operation>

<operation id="3161" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1932 %add_ln63_41 = add i8 %zext_ln63_7, i8 %select_ln55_19

]]></Node>
<StgValue><ssdm name="add_ln63_41"/></StgValue>
</operation>

<operation id="3162" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:1933 %shl_ln63_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_41, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_16"/></StgValue>
</operation>

<operation id="3163" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="10">
<![CDATA[
.split8:1934 %zext_ln63_35 = zext i10 %shl_ln63_16

]]></Node>
<StgValue><ssdm name="zext_ln63_35"/></StgValue>
</operation>

<operation id="3164" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1935 %add_ln63_42 = add i64 %zext_ln63_35, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_42"/></StgValue>
</operation>

<operation id="3165" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1936 %trunc_ln63_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_42, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_15"/></StgValue>
</operation>

<operation id="3166" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="64" op_0_bw="62">
<![CDATA[
.split8:1937 %sext_ln63_16 = sext i62 %trunc_ln63_15

]]></Node>
<StgValue><ssdm name="sext_ln63_16"/></StgValue>
</operation>

<operation id="3167" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1938 %gmem0_addr_96 = getelementptr i32 %gmem0, i64 %sext_ln63_16

]]></Node>
<StgValue><ssdm name="gmem0_addr_96"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="3168" st_id="100" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1122 %add2_0_4 = fadd i32 %add1_0_4, i32 %mul7_0_4

]]></Node>
<StgValue><ssdm name="add2_0_4"/></StgValue>
</operation>

<operation id="3169" st_id="100" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1472 %mul6_1_4 = fmul i32 %Layer2_Weights_CPU_load_59, i32 %bitcast_ln67_9

]]></Node>
<StgValue><ssdm name="mul6_1_4"/></StgValue>
</operation>

<operation id="3170" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32">
<![CDATA[
.split8:1706 %bitcast_ln68_12 = bitcast i32 %gmem0_addr_77_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_12"/></StgValue>
</operation>

<operation id="3171" st_id="100" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1707 %mul7_2_2 = fmul i32 %Layer2_Weights_CPU_load_78, i32 %bitcast_ln68_12

]]></Node>
<StgValue><ssdm name="mul7_2_2"/></StgValue>
</operation>

<operation id="3172" st_id="100" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1755 %add9_2_3 = fadd i32 %add8_2_3, i32 %mul5_2_3

]]></Node>
<StgValue><ssdm name="add9_2_3"/></StgValue>
</operation>

<operation id="3173" st_id="100" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1803 %add7_2_4 = fadd i32 %mul2_2_4, i32 %mul3_2_4

]]></Node>
<StgValue><ssdm name="add7_2_4"/></StgValue>
</operation>

<operation id="3174" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1849 %gmem0_addr_89_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_89

]]></Node>
<StgValue><ssdm name="gmem0_addr_89_read"/></StgValue>
</operation>

<operation id="3175" st_id="100" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1867 %gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_90_req"/></StgValue>
</operation>

<operation id="3176" st_id="100" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1878 %gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_91_req"/></StgValue>
</operation>

<operation id="3177" st_id="100" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1890 %gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_92_req"/></StgValue>
</operation>

<operation id="3178" st_id="100" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1902 %gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_93_req"/></StgValue>
</operation>

<operation id="3179" st_id="100" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1914 %gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_94_req"/></StgValue>
</operation>

<operation id="3180" st_id="100" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1927 %gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_95_req"/></StgValue>
</operation>

<operation id="3181" st_id="100" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1939 %gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_96_req"/></StgValue>
</operation>

<operation id="3182" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1944 %shl_ln64_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_42, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_15"/></StgValue>
</operation>

<operation id="3183" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="11">
<![CDATA[
.split8:1945 %zext_ln64_34 = zext i11 %shl_ln64_15

]]></Node>
<StgValue><ssdm name="zext_ln64_34"/></StgValue>
</operation>

<operation id="3184" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1946 %add_ln64_43 = add i64 %zext_ln64_34, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_43"/></StgValue>
</operation>

<operation id="3185" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1947 %trunc_ln64_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_43, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_15"/></StgValue>
</operation>

<operation id="3186" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="62">
<![CDATA[
.split8:1948 %sext_ln64_16 = sext i62 %trunc_ln64_15

]]></Node>
<StgValue><ssdm name="sext_ln64_16"/></StgValue>
</operation>

<operation id="3187" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1949 %gmem0_addr_97 = getelementptr i32 %gmem0, i64 %sext_ln64_16

]]></Node>
<StgValue><ssdm name="gmem0_addr_97"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="3188" st_id="101" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1414 %add2_1_3 = fadd i32 %add1_1_3, i32 %mul7_1_3

]]></Node>
<StgValue><ssdm name="add2_1_3"/></StgValue>
</operation>

<operation id="3189" st_id="101" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1707 %mul7_2_2 = fmul i32 %Layer2_Weights_CPU_load_78, i32 %bitcast_ln68_12

]]></Node>
<StgValue><ssdm name="mul7_2_2"/></StgValue>
</operation>

<operation id="3190" st_id="101" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1755 %add9_2_3 = fadd i32 %add8_2_3, i32 %mul5_2_3

]]></Node>
<StgValue><ssdm name="add9_2_3"/></StgValue>
</operation>

<operation id="3191" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32">
<![CDATA[
.split8:1765 %bitcast_ln67_13 = bitcast i32 %gmem0_addr_82_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_13"/></StgValue>
</operation>

<operation id="3192" st_id="101" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1766 %mul6_2_3 = fmul i32 %Layer2_Weights_CPU_load_83, i32 %bitcast_ln67_13

]]></Node>
<StgValue><ssdm name="mul6_2_3"/></StgValue>
</operation>

<operation id="3193" st_id="101" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1803 %add7_2_4 = fadd i32 %mul2_2_4, i32 %mul3_2_4

]]></Node>
<StgValue><ssdm name="add7_2_4"/></StgValue>
</operation>

<operation id="3194" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1868 %gmem0_addr_90_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_90

]]></Node>
<StgValue><ssdm name="gmem0_addr_90_read"/></StgValue>
</operation>

<operation id="3195" st_id="101" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1878 %gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_91_req"/></StgValue>
</operation>

<operation id="3196" st_id="101" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1890 %gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_92_req"/></StgValue>
</operation>

<operation id="3197" st_id="101" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1902 %gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_93_req"/></StgValue>
</operation>

<operation id="3198" st_id="101" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1914 %gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_94_req"/></StgValue>
</operation>

<operation id="3199" st_id="101" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1927 %gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_95_req"/></StgValue>
</operation>

<operation id="3200" st_id="101" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1939 %gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_96_req"/></StgValue>
</operation>

<operation id="3201" st_id="101" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1950 %gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_97_req"/></StgValue>
</operation>

<operation id="3202" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1956 %shl_ln65_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_42, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_15"/></StgValue>
</operation>

<operation id="3203" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="64" op_0_bw="11">
<![CDATA[
.split8:1957 %zext_ln65_16 = zext i11 %shl_ln65_15

]]></Node>
<StgValue><ssdm name="zext_ln65_16"/></StgValue>
</operation>

<operation id="3204" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1958 %add_ln65_43 = add i64 %zext_ln65_16, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_43"/></StgValue>
</operation>

<operation id="3205" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1959 %trunc_ln65_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_43, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_15"/></StgValue>
</operation>

<operation id="3206" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="64" op_0_bw="62">
<![CDATA[
.split8:1960 %sext_ln65_16 = sext i62 %trunc_ln65_15

]]></Node>
<StgValue><ssdm name="sext_ln65_16"/></StgValue>
</operation>

<operation id="3207" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1961 %gmem0_addr_98 = getelementptr i32 %gmem0, i64 %sext_ln65_16

]]></Node>
<StgValue><ssdm name="gmem0_addr_98"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="3208" st_id="102" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1414 %add2_1_3 = fadd i32 %add1_1_3, i32 %mul7_1_3

]]></Node>
<StgValue><ssdm name="add2_1_3"/></StgValue>
</operation>

<operation id="3209" st_id="102" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1755 %add9_2_3 = fadd i32 %add8_2_3, i32 %mul5_2_3

]]></Node>
<StgValue><ssdm name="add9_2_3"/></StgValue>
</operation>

<operation id="3210" st_id="102" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1766 %mul6_2_3 = fmul i32 %Layer2_Weights_CPU_load_83, i32 %bitcast_ln67_13

]]></Node>
<StgValue><ssdm name="mul6_2_3"/></StgValue>
</operation>

<operation id="3211" st_id="102" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1815 %add8_2_4 = fadd i32 %add7_2_4, i32 %mul4_2_4

]]></Node>
<StgValue><ssdm name="add8_2_4"/></StgValue>
</operation>

<operation id="3212" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32">
<![CDATA[
.split8:1869 %bitcast_ln63_15 = bitcast i32 %gmem0_addr_90_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_15"/></StgValue>
</operation>

<operation id="3213" st_id="102" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1870 %mul2_3 = fmul i32 %Layer2_Weights_CPU_load_91, i32 %bitcast_ln63_15

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="3214" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1879 %gmem0_addr_91_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_91

]]></Node>
<StgValue><ssdm name="gmem0_addr_91_read"/></StgValue>
</operation>

<operation id="3215" st_id="102" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1890 %gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_92_req"/></StgValue>
</operation>

<operation id="3216" st_id="102" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1902 %gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_93_req"/></StgValue>
</operation>

<operation id="3217" st_id="102" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1914 %gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_94_req"/></StgValue>
</operation>

<operation id="3218" st_id="102" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1927 %gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_95_req"/></StgValue>
</operation>

<operation id="3219" st_id="102" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1939 %gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_96_req"/></StgValue>
</operation>

<operation id="3220" st_id="102" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1950 %gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_97_req"/></StgValue>
</operation>

<operation id="3221" st_id="102" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1962 %gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_98_req"/></StgValue>
</operation>

<operation id="3222" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1967 %add_ln66_42 = add i10 %select_ln55_22, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln66_42"/></StgValue>
</operation>

<operation id="3223" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1968 %shl_ln66_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_42, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_15"/></StgValue>
</operation>

<operation id="3224" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="64" op_0_bw="12">
<![CDATA[
.split8:1969 %zext_ln66_16 = zext i12 %shl_ln66_15

]]></Node>
<StgValue><ssdm name="zext_ln66_16"/></StgValue>
</operation>

<operation id="3225" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1970 %add_ln66_43 = add i64 %zext_ln66_16, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_43"/></StgValue>
</operation>

<operation id="3226" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1971 %trunc_ln66_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_43, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_15"/></StgValue>
</operation>

<operation id="3227" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="62">
<![CDATA[
.split8:1972 %sext_ln66_16 = sext i62 %trunc_ln66_15

]]></Node>
<StgValue><ssdm name="sext_ln66_16"/></StgValue>
</operation>

<operation id="3228" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1973 %gmem0_addr_99 = getelementptr i32 %gmem0, i64 %sext_ln66_16

]]></Node>
<StgValue><ssdm name="gmem0_addr_99"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="3229" st_id="103" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1414 %add2_1_3 = fadd i32 %add1_1_3, i32 %mul7_1_3

]]></Node>
<StgValue><ssdm name="add2_1_3"/></StgValue>
</operation>

<operation id="3230" st_id="103" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1473 %add1_1_4 = fadd i32 %add9_1_4, i32 %mul6_1_4

]]></Node>
<StgValue><ssdm name="add1_1_4"/></StgValue>
</operation>

<operation id="3231" st_id="103" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1815 %add8_2_4 = fadd i32 %add7_2_4, i32 %mul4_2_4

]]></Node>
<StgValue><ssdm name="add8_2_4"/></StgValue>
</operation>

<operation id="3232" st_id="103" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1870 %mul2_3 = fmul i32 %Layer2_Weights_CPU_load_91, i32 %bitcast_ln63_15

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="3233" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32">
<![CDATA[
.split8:1880 %bitcast_ln64_15 = bitcast i32 %gmem0_addr_91_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_15"/></StgValue>
</operation>

<operation id="3234" st_id="103" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1881 %mul3_3 = fmul i32 %Layer2_Weights_CPU_load_92, i32 %bitcast_ln64_15

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="3235" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1891 %gmem0_addr_92_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_92

]]></Node>
<StgValue><ssdm name="gmem0_addr_92_read"/></StgValue>
</operation>

<operation id="3236" st_id="103" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1902 %gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_93_req"/></StgValue>
</operation>

<operation id="3237" st_id="103" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1914 %gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_94_req"/></StgValue>
</operation>

<operation id="3238" st_id="103" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1927 %gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_95_req"/></StgValue>
</operation>

<operation id="3239" st_id="103" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1939 %gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_96_req"/></StgValue>
</operation>

<operation id="3240" st_id="103" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1950 %gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_97_req"/></StgValue>
</operation>

<operation id="3241" st_id="103" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1962 %gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_98_req"/></StgValue>
</operation>

<operation id="3242" st_id="103" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1974 %gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_99_req"/></StgValue>
</operation>

<operation id="3243" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:1979 %add_ln67_42 = add i10 %select_ln55_23, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln67_42"/></StgValue>
</operation>

<operation id="3244" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:1980 %shl_ln67_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_42, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_15"/></StgValue>
</operation>

<operation id="3245" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="12">
<![CDATA[
.split8:1981 %zext_ln67_16 = zext i12 %shl_ln67_15

]]></Node>
<StgValue><ssdm name="zext_ln67_16"/></StgValue>
</operation>

<operation id="3246" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1982 %add_ln67_43 = add i64 %zext_ln67_16, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_43"/></StgValue>
</operation>

<operation id="3247" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1983 %trunc_ln67_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_43, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_15"/></StgValue>
</operation>

<operation id="3248" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="62">
<![CDATA[
.split8:1984 %sext_ln67_16 = sext i62 %trunc_ln67_15

]]></Node>
<StgValue><ssdm name="sext_ln67_16"/></StgValue>
</operation>

<operation id="3249" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1985 %gmem0_addr_100 = getelementptr i32 %gmem0, i64 %sext_ln67_16

]]></Node>
<StgValue><ssdm name="gmem0_addr_100"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="3250" st_id="104" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1473 %add1_1_4 = fadd i32 %add9_1_4, i32 %mul6_1_4

]]></Node>
<StgValue><ssdm name="add1_1_4"/></StgValue>
</operation>

<operation id="3251" st_id="104" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1815 %add8_2_4 = fadd i32 %add7_2_4, i32 %mul4_2_4

]]></Node>
<StgValue><ssdm name="add8_2_4"/></StgValue>
</operation>

<operation id="3252" st_id="104" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1853 %add_2 = fadd i32 %add2_2, i32 %add2_2_1

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="3253" st_id="104" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1881 %mul3_3 = fmul i32 %Layer2_Weights_CPU_load_92, i32 %bitcast_ln64_15

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="3254" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32">
<![CDATA[
.split8:1892 %bitcast_ln65_15 = bitcast i32 %gmem0_addr_92_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_15"/></StgValue>
</operation>

<operation id="3255" st_id="104" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1893 %mul4_3 = fmul i32 %Layer2_Weights_CPU_load_93, i32 %bitcast_ln65_15

]]></Node>
<StgValue><ssdm name="mul4_3"/></StgValue>
</operation>

<operation id="3256" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1903 %gmem0_addr_93_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_93

]]></Node>
<StgValue><ssdm name="gmem0_addr_93_read"/></StgValue>
</operation>

<operation id="3257" st_id="104" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1914 %gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_94_req"/></StgValue>
</operation>

<operation id="3258" st_id="104" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1927 %gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_95_req"/></StgValue>
</operation>

<operation id="3259" st_id="104" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1939 %gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_96_req"/></StgValue>
</operation>

<operation id="3260" st_id="104" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1950 %gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_97_req"/></StgValue>
</operation>

<operation id="3261" st_id="104" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1962 %gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_98_req"/></StgValue>
</operation>

<operation id="3262" st_id="104" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1974 %gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_99_req"/></StgValue>
</operation>

<operation id="3263" st_id="104" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1986 %gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_100_req"/></StgValue>
</operation>

<operation id="3264" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:1992 %tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_40, i2 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3265" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="12" op_0_bw="11">
<![CDATA[
.split8:1993 %sext_ln68_36 = sext i11 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln68_36"/></StgValue>
</operation>

<operation id="3266" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="12">
<![CDATA[
.split8:1994 %zext_ln68_16 = zext i12 %sext_ln68_36

]]></Node>
<StgValue><ssdm name="zext_ln68_16"/></StgValue>
</operation>

<operation id="3267" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:1995 %add_ln68_41 = add i64 %zext_ln68_16, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_41"/></StgValue>
</operation>

<operation id="3268" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:1996 %trunc_ln68_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_41, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_15"/></StgValue>
</operation>

<operation id="3269" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="62">
<![CDATA[
.split8:1997 %sext_ln68_16 = sext i62 %trunc_ln68_15

]]></Node>
<StgValue><ssdm name="sext_ln68_16"/></StgValue>
</operation>

<operation id="3270" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:1998 %gmem0_addr_101 = getelementptr i32 %gmem0, i64 %sext_ln68_16

]]></Node>
<StgValue><ssdm name="gmem0_addr_101"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="3271" st_id="105" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1473 %add1_1_4 = fadd i32 %add9_1_4, i32 %mul6_1_4

]]></Node>
<StgValue><ssdm name="add1_1_4"/></StgValue>
</operation>

<operation id="3272" st_id="105" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1853 %add_2 = fadd i32 %add2_2, i32 %add2_2_1

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="3273" st_id="105" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1882 %add7_3 = fadd i32 %mul2_3, i32 %mul3_3

]]></Node>
<StgValue><ssdm name="add7_3"/></StgValue>
</operation>

<operation id="3274" st_id="105" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1893 %mul4_3 = fmul i32 %Layer2_Weights_CPU_load_93, i32 %bitcast_ln65_15

]]></Node>
<StgValue><ssdm name="mul4_3"/></StgValue>
</operation>

<operation id="3275" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32">
<![CDATA[
.split8:1904 %bitcast_ln66_15 = bitcast i32 %gmem0_addr_93_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_15"/></StgValue>
</operation>

<operation id="3276" st_id="105" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1905 %mul5_3 = fmul i32 %Layer2_Weights_CPU_load_94, i32 %bitcast_ln66_15

]]></Node>
<StgValue><ssdm name="mul5_3"/></StgValue>
</operation>

<operation id="3277" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1915 %gmem0_addr_94_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_94

]]></Node>
<StgValue><ssdm name="gmem0_addr_94_read"/></StgValue>
</operation>

<operation id="3278" st_id="105" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1927 %gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_95_req"/></StgValue>
</operation>

<operation id="3279" st_id="105" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1939 %gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_96_req"/></StgValue>
</operation>

<operation id="3280" st_id="105" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1950 %gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_97_req"/></StgValue>
</operation>

<operation id="3281" st_id="105" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1962 %gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_98_req"/></StgValue>
</operation>

<operation id="3282" st_id="105" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1974 %gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_99_req"/></StgValue>
</operation>

<operation id="3283" st_id="105" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1986 %gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_100_req"/></StgValue>
</operation>

<operation id="3284" st_id="105" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1999 %gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_101_req"/></StgValue>
</operation>

<operation id="3285" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2004 %add_ln63_43 = add i8 %zext_ln63_10, i8 %select_ln55_19

]]></Node>
<StgValue><ssdm name="add_ln63_43"/></StgValue>
</operation>

<operation id="3286" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2005 %shl_ln63_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_43, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_17"/></StgValue>
</operation>

<operation id="3287" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="10">
<![CDATA[
.split8:2006 %zext_ln63_36 = zext i10 %shl_ln63_17

]]></Node>
<StgValue><ssdm name="zext_ln63_36"/></StgValue>
</operation>

<operation id="3288" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2007 %add_ln63_44 = add i64 %zext_ln63_36, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_44"/></StgValue>
</operation>

<operation id="3289" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2008 %trunc_ln63_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_44, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_16"/></StgValue>
</operation>

<operation id="3290" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="64" op_0_bw="62">
<![CDATA[
.split8:2009 %sext_ln63_17 = sext i62 %trunc_ln63_16

]]></Node>
<StgValue><ssdm name="sext_ln63_17"/></StgValue>
</operation>

<operation id="3291" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2010 %gmem0_addr_102 = getelementptr i32 %gmem0, i64 %sext_ln63_17

]]></Node>
<StgValue><ssdm name="gmem0_addr_102"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="3292" st_id="106" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1708 %add2_2_2 = fadd i32 %add1_2_2, i32 %mul7_2_2

]]></Node>
<StgValue><ssdm name="add2_2_2"/></StgValue>
</operation>

<operation id="3293" st_id="106" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1853 %add_2 = fadd i32 %add2_2, i32 %add2_2_1

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="3294" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="9" op_0_bw="8">
<![CDATA[
.split8:1860 %zext_ln63_33 = zext i8 %add_ln63_39

]]></Node>
<StgValue><ssdm name="zext_ln63_33"/></StgValue>
</operation>

<operation id="3295" st_id="106" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1882 %add7_3 = fadd i32 %mul2_3, i32 %mul3_3

]]></Node>
<StgValue><ssdm name="add7_3"/></StgValue>
</operation>

<operation id="3296" st_id="106" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1905 %mul5_3 = fmul i32 %Layer2_Weights_CPU_load_94, i32 %bitcast_ln66_15

]]></Node>
<StgValue><ssdm name="mul5_3"/></StgValue>
</operation>

<operation id="3297" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32">
<![CDATA[
.split8:1916 %bitcast_ln67_15 = bitcast i32 %gmem0_addr_94_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_15"/></StgValue>
</operation>

<operation id="3298" st_id="106" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1917 %mul6_3 = fmul i32 %Layer2_Weights_CPU_load_95, i32 %bitcast_ln67_15

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>

<operation id="3299" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1928 %gmem0_addr_95_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_95

]]></Node>
<StgValue><ssdm name="gmem0_addr_95_read"/></StgValue>
</operation>

<operation id="3300" st_id="106" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1939 %gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_96_req"/></StgValue>
</operation>

<operation id="3301" st_id="106" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1950 %gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_97_req"/></StgValue>
</operation>

<operation id="3302" st_id="106" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1962 %gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_98_req"/></StgValue>
</operation>

<operation id="3303" st_id="106" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1974 %gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_99_req"/></StgValue>
</operation>

<operation id="3304" st_id="106" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1986 %gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_100_req"/></StgValue>
</operation>

<operation id="3305" st_id="106" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1999 %gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_101_req"/></StgValue>
</operation>

<operation id="3306" st_id="106" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2011 %gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_102_req"/></StgValue>
</operation>

<operation id="3307" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2015 %add_ln64_44 = add i9 %zext_ln63_33, i9 171

]]></Node>
<StgValue><ssdm name="add_ln64_44"/></StgValue>
</operation>

<operation id="3308" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2016 %shl_ln64_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_44, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_16"/></StgValue>
</operation>

<operation id="3309" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="64" op_0_bw="11">
<![CDATA[
.split8:2017 %zext_ln64_35 = zext i11 %shl_ln64_16

]]></Node>
<StgValue><ssdm name="zext_ln64_35"/></StgValue>
</operation>

<operation id="3310" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2018 %add_ln64_45 = add i64 %zext_ln64_35, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_45"/></StgValue>
</operation>

<operation id="3311" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2019 %trunc_ln64_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_45, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_16"/></StgValue>
</operation>

<operation id="3312" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="64" op_0_bw="62">
<![CDATA[
.split8:2020 %sext_ln64_17 = sext i62 %trunc_ln64_16

]]></Node>
<StgValue><ssdm name="sext_ln64_17"/></StgValue>
</operation>

<operation id="3313" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2021 %gmem0_addr_103 = getelementptr i32 %gmem0, i64 %sext_ln64_17

]]></Node>
<StgValue><ssdm name="gmem0_addr_103"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="3314" st_id="107" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1708 %add2_2_2 = fadd i32 %add1_2_2, i32 %mul7_2_2

]]></Node>
<StgValue><ssdm name="add2_2_2"/></StgValue>
</operation>

<operation id="3315" st_id="107" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1767 %add1_2_3 = fadd i32 %add9_2_3, i32 %mul6_2_3

]]></Node>
<StgValue><ssdm name="add1_2_3"/></StgValue>
</operation>

<operation id="3316" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32">
<![CDATA[
.split8:1825 %bitcast_ln66_14 = bitcast i32 %gmem0_addr_87_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_14"/></StgValue>
</operation>

<operation id="3317" st_id="107" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1826 %mul5_2_4 = fmul i32 %Layer2_Weights_CPU_load_88, i32 %bitcast_ln66_14

]]></Node>
<StgValue><ssdm name="mul5_2_4"/></StgValue>
</operation>

<operation id="3318" st_id="107" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1882 %add7_3 = fadd i32 %mul2_3, i32 %mul3_3

]]></Node>
<StgValue><ssdm name="add7_3"/></StgValue>
</operation>

<operation id="3319" st_id="107" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1917 %mul6_3 = fmul i32 %Layer2_Weights_CPU_load_95, i32 %bitcast_ln67_15

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>

<operation id="3320" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1940 %gmem0_addr_96_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_96

]]></Node>
<StgValue><ssdm name="gmem0_addr_96_read"/></StgValue>
</operation>

<operation id="3321" st_id="107" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1950 %gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_97_req"/></StgValue>
</operation>

<operation id="3322" st_id="107" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1962 %gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_98_req"/></StgValue>
</operation>

<operation id="3323" st_id="107" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1974 %gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_99_req"/></StgValue>
</operation>

<operation id="3324" st_id="107" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1986 %gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_100_req"/></StgValue>
</operation>

<operation id="3325" st_id="107" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1999 %gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_101_req"/></StgValue>
</operation>

<operation id="3326" st_id="107" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2011 %gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_102_req"/></StgValue>
</operation>

<operation id="3327" st_id="107" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2022 %gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_103_req"/></StgValue>
</operation>

<operation id="3328" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2027 %add_ln65_44 = add i9 %zext_ln63_33, i9 340

]]></Node>
<StgValue><ssdm name="add_ln65_44"/></StgValue>
</operation>

<operation id="3329" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2028 %shl_ln65_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_44, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_16"/></StgValue>
</operation>

<operation id="3330" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="64" op_0_bw="11">
<![CDATA[
.split8:2029 %zext_ln65_17 = zext i11 %shl_ln65_16

]]></Node>
<StgValue><ssdm name="zext_ln65_17"/></StgValue>
</operation>

<operation id="3331" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2030 %add_ln65_45 = add i64 %zext_ln65_17, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_45"/></StgValue>
</operation>

<operation id="3332" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2031 %trunc_ln65_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_45, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_16"/></StgValue>
</operation>

<operation id="3333" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="64" op_0_bw="62">
<![CDATA[
.split8:2032 %sext_ln65_17 = sext i62 %trunc_ln65_16

]]></Node>
<StgValue><ssdm name="sext_ln65_17"/></StgValue>
</operation>

<operation id="3334" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2033 %gmem0_addr_104 = getelementptr i32 %gmem0, i64 %sext_ln65_17

]]></Node>
<StgValue><ssdm name="gmem0_addr_104"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="3335" st_id="108" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1708 %add2_2_2 = fadd i32 %add1_2_2, i32 %mul7_2_2

]]></Node>
<StgValue><ssdm name="add2_2_2"/></StgValue>
</operation>

<operation id="3336" st_id="108" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1767 %add1_2_3 = fadd i32 %add9_2_3, i32 %mul6_2_3

]]></Node>
<StgValue><ssdm name="add1_2_3"/></StgValue>
</operation>

<operation id="3337" st_id="108" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1826 %mul5_2_4 = fmul i32 %Layer2_Weights_CPU_load_88, i32 %bitcast_ln66_14

]]></Node>
<StgValue><ssdm name="mul5_2_4"/></StgValue>
</operation>

<operation id="3338" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="10" op_0_bw="8">
<![CDATA[
.split8:1859 %zext_ln63_32 = zext i8 %add_ln63_39

]]></Node>
<StgValue><ssdm name="zext_ln63_32"/></StgValue>
</operation>

<operation id="3339" st_id="108" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1894 %add8_3 = fadd i32 %add7_3, i32 %mul4_3

]]></Node>
<StgValue><ssdm name="add8_3"/></StgValue>
</operation>

<operation id="3340" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32">
<![CDATA[
.split8:1941 %bitcast_ln63_16 = bitcast i32 %gmem0_addr_96_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_16"/></StgValue>
</operation>

<operation id="3341" st_id="108" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1942 %mul2_3_1 = fmul i32 %Layer2_Weights_CPU_load_97, i32 %bitcast_ln63_16

]]></Node>
<StgValue><ssdm name="mul2_3_1"/></StgValue>
</operation>

<operation id="3342" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1951 %gmem0_addr_97_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_97

]]></Node>
<StgValue><ssdm name="gmem0_addr_97_read"/></StgValue>
</operation>

<operation id="3343" st_id="108" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1962 %gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_98_req"/></StgValue>
</operation>

<operation id="3344" st_id="108" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1974 %gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_99_req"/></StgValue>
</operation>

<operation id="3345" st_id="108" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1986 %gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_100_req"/></StgValue>
</operation>

<operation id="3346" st_id="108" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1999 %gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_101_req"/></StgValue>
</operation>

<operation id="3347" st_id="108" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2011 %gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_102_req"/></StgValue>
</operation>

<operation id="3348" st_id="108" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2022 %gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_103_req"/></StgValue>
</operation>

<operation id="3349" st_id="108" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2034 %gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_104_req"/></StgValue>
</operation>

<operation id="3350" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2039 %add_ln66_44 = add i10 %zext_ln63_32, i10 509

]]></Node>
<StgValue><ssdm name="add_ln66_44"/></StgValue>
</operation>

<operation id="3351" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2040 %shl_ln66_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_44, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_16"/></StgValue>
</operation>

<operation id="3352" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="12">
<![CDATA[
.split8:2041 %zext_ln66_17 = zext i12 %shl_ln66_16

]]></Node>
<StgValue><ssdm name="zext_ln66_17"/></StgValue>
</operation>

<operation id="3353" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2042 %add_ln66_45 = add i64 %zext_ln66_17, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_45"/></StgValue>
</operation>

<operation id="3354" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2043 %trunc_ln66_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_45, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_16"/></StgValue>
</operation>

<operation id="3355" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="62">
<![CDATA[
.split8:2044 %sext_ln66_17 = sext i62 %trunc_ln66_16

]]></Node>
<StgValue><ssdm name="sext_ln66_17"/></StgValue>
</operation>

<operation id="3356" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2045 %gmem0_addr_105 = getelementptr i32 %gmem0, i64 %sext_ln66_17

]]></Node>
<StgValue><ssdm name="gmem0_addr_105"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="3357" st_id="109" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1767 %add1_2_3 = fadd i32 %add9_2_3, i32 %mul6_2_3

]]></Node>
<StgValue><ssdm name="add1_2_3"/></StgValue>
</operation>

<operation id="3358" st_id="109" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1827 %add9_2_4 = fadd i32 %add8_2_4, i32 %mul5_2_4

]]></Node>
<StgValue><ssdm name="add9_2_4"/></StgValue>
</operation>

<operation id="3359" st_id="109" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1894 %add8_3 = fadd i32 %add7_3, i32 %mul4_3

]]></Node>
<StgValue><ssdm name="add8_3"/></StgValue>
</operation>

<operation id="3360" st_id="109" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1942 %mul2_3_1 = fmul i32 %Layer2_Weights_CPU_load_97, i32 %bitcast_ln63_16

]]></Node>
<StgValue><ssdm name="mul2_3_1"/></StgValue>
</operation>

<operation id="3361" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="32">
<![CDATA[
.split8:1952 %bitcast_ln64_16 = bitcast i32 %gmem0_addr_97_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_16"/></StgValue>
</operation>

<operation id="3362" st_id="109" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1953 %mul3_3_1 = fmul i32 %Layer2_Weights_CPU_load_98, i32 %bitcast_ln64_16

]]></Node>
<StgValue><ssdm name="mul3_3_1"/></StgValue>
</operation>

<operation id="3363" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1963 %gmem0_addr_98_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_98

]]></Node>
<StgValue><ssdm name="gmem0_addr_98_read"/></StgValue>
</operation>

<operation id="3364" st_id="109" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1974 %gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_99_req"/></StgValue>
</operation>

<operation id="3365" st_id="109" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1986 %gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_100_req"/></StgValue>
</operation>

<operation id="3366" st_id="109" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1999 %gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_101_req"/></StgValue>
</operation>

<operation id="3367" st_id="109" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2011 %gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_102_req"/></StgValue>
</operation>

<operation id="3368" st_id="109" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2022 %gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_103_req"/></StgValue>
</operation>

<operation id="3369" st_id="109" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2034 %gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_104_req"/></StgValue>
</operation>

<operation id="3370" st_id="109" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2046 %gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_105_req"/></StgValue>
</operation>

<operation id="3371" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2051 %add_ln67_44 = add i10 %zext_ln63_32, i10 678

]]></Node>
<StgValue><ssdm name="add_ln67_44"/></StgValue>
</operation>

<operation id="3372" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2052 %shl_ln67_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_44, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_16"/></StgValue>
</operation>

<operation id="3373" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="12">
<![CDATA[
.split8:2053 %zext_ln67_17 = zext i12 %shl_ln67_16

]]></Node>
<StgValue><ssdm name="zext_ln67_17"/></StgValue>
</operation>

<operation id="3374" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2054 %add_ln67_45 = add i64 %zext_ln67_17, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_45"/></StgValue>
</operation>

<operation id="3375" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2055 %trunc_ln67_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_45, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_16"/></StgValue>
</operation>

<operation id="3376" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="62">
<![CDATA[
.split8:2056 %sext_ln67_17 = sext i62 %trunc_ln67_16

]]></Node>
<StgValue><ssdm name="sext_ln67_17"/></StgValue>
</operation>

<operation id="3377" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2057 %gmem0_addr_106 = getelementptr i32 %gmem0, i64 %sext_ln67_17

]]></Node>
<StgValue><ssdm name="gmem0_addr_106"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="3378" st_id="110" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1126 %add5 = fadd i32 %add4, i32 %add2_0_4

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="3379" st_id="110" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1827 %add9_2_4 = fadd i32 %add8_2_4, i32 %mul5_2_4

]]></Node>
<StgValue><ssdm name="add9_2_4"/></StgValue>
</operation>

<operation id="3380" st_id="110" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1894 %add8_3 = fadd i32 %add7_3, i32 %mul4_3

]]></Node>
<StgValue><ssdm name="add8_3"/></StgValue>
</operation>

<operation id="3381" st_id="110" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1953 %mul3_3_1 = fmul i32 %Layer2_Weights_CPU_load_98, i32 %bitcast_ln64_16

]]></Node>
<StgValue><ssdm name="mul3_3_1"/></StgValue>
</operation>

<operation id="3382" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32">
<![CDATA[
.split8:1964 %bitcast_ln65_16 = bitcast i32 %gmem0_addr_98_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_16"/></StgValue>
</operation>

<operation id="3383" st_id="110" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1965 %mul4_3_1 = fmul i32 %Layer2_Weights_CPU_load_99, i32 %bitcast_ln65_16

]]></Node>
<StgValue><ssdm name="mul4_3_1"/></StgValue>
</operation>

<operation id="3384" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1975 %gmem0_addr_99_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_99

]]></Node>
<StgValue><ssdm name="gmem0_addr_99_read"/></StgValue>
</operation>

<operation id="3385" st_id="110" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1986 %gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_100_req"/></StgValue>
</operation>

<operation id="3386" st_id="110" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1999 %gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_101_req"/></StgValue>
</operation>

<operation id="3387" st_id="110" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2011 %gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_102_req"/></StgValue>
</operation>

<operation id="3388" st_id="110" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2022 %gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_103_req"/></StgValue>
</operation>

<operation id="3389" st_id="110" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2034 %gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_104_req"/></StgValue>
</operation>

<operation id="3390" st_id="110" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2046 %gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_105_req"/></StgValue>
</operation>

<operation id="3391" st_id="110" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2058 %gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_106_req"/></StgValue>
</operation>

<operation id="3392" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2063 %add_ln68_42 = add i9 %zext_ln63_33, i9 335

]]></Node>
<StgValue><ssdm name="add_ln68_42"/></StgValue>
</operation>

<operation id="3393" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2064 %tmp_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_42, i2 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3394" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="12" op_0_bw="11">
<![CDATA[
.split8:2065 %sext_ln68_37 = sext i11 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln68_37"/></StgValue>
</operation>

<operation id="3395" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="64" op_0_bw="12">
<![CDATA[
.split8:2066 %zext_ln68_17 = zext i12 %sext_ln68_37

]]></Node>
<StgValue><ssdm name="zext_ln68_17"/></StgValue>
</operation>

<operation id="3396" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2067 %add_ln68_43 = add i64 %zext_ln68_17, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_43"/></StgValue>
</operation>

<operation id="3397" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2068 %trunc_ln68_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_43, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_16"/></StgValue>
</operation>

<operation id="3398" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="64" op_0_bw="62">
<![CDATA[
.split8:2069 %sext_ln68_17 = sext i62 %trunc_ln68_16

]]></Node>
<StgValue><ssdm name="sext_ln68_17"/></StgValue>
</operation>

<operation id="3399" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2070 %gmem0_addr_107 = getelementptr i32 %gmem0, i64 %sext_ln68_17

]]></Node>
<StgValue><ssdm name="gmem0_addr_107"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="3400" st_id="111" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1126 %add5 = fadd i32 %add4, i32 %add2_0_4

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="3401" st_id="111" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1827 %add9_2_4 = fadd i32 %add8_2_4, i32 %mul5_2_4

]]></Node>
<StgValue><ssdm name="add9_2_4"/></StgValue>
</operation>

<operation id="3402" st_id="111" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1954 %add7_3_1 = fadd i32 %mul2_3_1, i32 %mul3_3_1

]]></Node>
<StgValue><ssdm name="add7_3_1"/></StgValue>
</operation>

<operation id="3403" st_id="111" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1965 %mul4_3_1 = fmul i32 %Layer2_Weights_CPU_load_99, i32 %bitcast_ln65_16

]]></Node>
<StgValue><ssdm name="mul4_3_1"/></StgValue>
</operation>

<operation id="3404" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="32">
<![CDATA[
.split8:1976 %bitcast_ln66_16 = bitcast i32 %gmem0_addr_99_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_16"/></StgValue>
</operation>

<operation id="3405" st_id="111" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1977 %mul5_3_1 = fmul i32 %Layer2_Weights_CPU_load_100, i32 %bitcast_ln66_16

]]></Node>
<StgValue><ssdm name="mul5_3_1"/></StgValue>
</operation>

<operation id="3406" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:1987 %gmem0_addr_100_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_100

]]></Node>
<StgValue><ssdm name="gmem0_addr_100_read"/></StgValue>
</operation>

<operation id="3407" st_id="111" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:1999 %gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_101_req"/></StgValue>
</operation>

<operation id="3408" st_id="111" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2011 %gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_102_req"/></StgValue>
</operation>

<operation id="3409" st_id="111" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2022 %gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_103_req"/></StgValue>
</operation>

<operation id="3410" st_id="111" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2034 %gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_104_req"/></StgValue>
</operation>

<operation id="3411" st_id="111" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2046 %gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_105_req"/></StgValue>
</operation>

<operation id="3412" st_id="111" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2058 %gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_106_req"/></StgValue>
</operation>

<operation id="3413" st_id="111" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2071 %gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_107_req"/></StgValue>
</operation>

<operation id="3414" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2076 %add_ln63_45 = add i8 %zext_ln63_13, i8 %select_ln55_19

]]></Node>
<StgValue><ssdm name="add_ln63_45"/></StgValue>
</operation>

<operation id="3415" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2077 %shl_ln63_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_45, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_18"/></StgValue>
</operation>

<operation id="3416" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="10">
<![CDATA[
.split8:2078 %zext_ln63_37 = zext i10 %shl_ln63_18

]]></Node>
<StgValue><ssdm name="zext_ln63_37"/></StgValue>
</operation>

<operation id="3417" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2079 %add_ln63_46 = add i64 %zext_ln63_37, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_46"/></StgValue>
</operation>

<operation id="3418" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2080 %trunc_ln63_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_46, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_17"/></StgValue>
</operation>

<operation id="3419" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="62">
<![CDATA[
.split8:2081 %sext_ln63_18 = sext i62 %trunc_ln63_17

]]></Node>
<StgValue><ssdm name="sext_ln63_18"/></StgValue>
</operation>

<operation id="3420" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2082 %gmem0_addr_108 = getelementptr i32 %gmem0, i64 %sext_ln63_18

]]></Node>
<StgValue><ssdm name="gmem0_addr_108"/></StgValue>
</operation>

<operation id="3421" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2445 %add_ln63_55 = add i8 %zext_ln63_13, i8 %select_ln55_25

]]></Node>
<StgValue><ssdm name="add_ln63_55"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="3422" st_id="112" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1126 %add5 = fadd i32 %add4, i32 %add2_0_4

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="3423" st_id="112" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1906 %add9_3 = fadd i32 %add8_3, i32 %mul5_3

]]></Node>
<StgValue><ssdm name="add9_3"/></StgValue>
</operation>

<operation id="3424" st_id="112" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1954 %add7_3_1 = fadd i32 %mul2_3_1, i32 %mul3_3_1

]]></Node>
<StgValue><ssdm name="add7_3_1"/></StgValue>
</operation>

<operation id="3425" st_id="112" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1977 %mul5_3_1 = fmul i32 %Layer2_Weights_CPU_load_100, i32 %bitcast_ln66_16

]]></Node>
<StgValue><ssdm name="mul5_3_1"/></StgValue>
</operation>

<operation id="3426" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32">
<![CDATA[
.split8:1988 %bitcast_ln67_16 = bitcast i32 %gmem0_addr_100_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_16"/></StgValue>
</operation>

<operation id="3427" st_id="112" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1989 %mul6_3_1 = fmul i32 %Layer2_Weights_CPU_load_101, i32 %bitcast_ln67_16

]]></Node>
<StgValue><ssdm name="mul6_3_1"/></StgValue>
</operation>

<operation id="3428" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2000 %gmem0_addr_101_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_101

]]></Node>
<StgValue><ssdm name="gmem0_addr_101_read"/></StgValue>
</operation>

<operation id="3429" st_id="112" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2011 %gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_102_req"/></StgValue>
</operation>

<operation id="3430" st_id="112" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2022 %gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_103_req"/></StgValue>
</operation>

<operation id="3431" st_id="112" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2034 %gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_104_req"/></StgValue>
</operation>

<operation id="3432" st_id="112" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2046 %gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_105_req"/></StgValue>
</operation>

<operation id="3433" st_id="112" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2058 %gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_106_req"/></StgValue>
</operation>

<operation id="3434" st_id="112" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2071 %gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_107_req"/></StgValue>
</operation>

<operation id="3435" st_id="112" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2083 %gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_108_req"/></StgValue>
</operation>

<operation id="3436" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2087 %add_ln64_46 = add i9 %zext_ln63_33, i9 172

]]></Node>
<StgValue><ssdm name="add_ln64_46"/></StgValue>
</operation>

<operation id="3437" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2088 %shl_ln64_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_46, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_17"/></StgValue>
</operation>

<operation id="3438" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="11">
<![CDATA[
.split8:2089 %zext_ln64_36 = zext i11 %shl_ln64_17

]]></Node>
<StgValue><ssdm name="zext_ln64_36"/></StgValue>
</operation>

<operation id="3439" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2090 %add_ln64_47 = add i64 %zext_ln64_36, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_47"/></StgValue>
</operation>

<operation id="3440" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2091 %trunc_ln64_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_47, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_17"/></StgValue>
</operation>

<operation id="3441" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="64" op_0_bw="62">
<![CDATA[
.split8:2092 %sext_ln64_18 = sext i62 %trunc_ln64_17

]]></Node>
<StgValue><ssdm name="sext_ln64_18"/></StgValue>
</operation>

<operation id="3442" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2093 %gmem0_addr_109 = getelementptr i32 %gmem0, i64 %sext_ln64_18

]]></Node>
<StgValue><ssdm name="gmem0_addr_109"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="3443" st_id="113" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1488 %add4_1 = fadd i32 %add3_1, i32 %add2_1_3

]]></Node>
<StgValue><ssdm name="add4_1"/></StgValue>
</operation>

<operation id="3444" st_id="113" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1906 %add9_3 = fadd i32 %add8_3, i32 %mul5_3

]]></Node>
<StgValue><ssdm name="add9_3"/></StgValue>
</operation>

<operation id="3445" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32">
<![CDATA[
.split8:1929 %bitcast_ln68_15 = bitcast i32 %gmem0_addr_95_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_15"/></StgValue>
</operation>

<operation id="3446" st_id="113" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1930 %mul7_3 = fmul i32 %Layer2_Weights_CPU_load_96, i32 %bitcast_ln68_15

]]></Node>
<StgValue><ssdm name="mul7_3"/></StgValue>
</operation>

<operation id="3447" st_id="113" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1954 %add7_3_1 = fadd i32 %mul2_3_1, i32 %mul3_3_1

]]></Node>
<StgValue><ssdm name="add7_3_1"/></StgValue>
</operation>

<operation id="3448" st_id="113" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1989 %mul6_3_1 = fmul i32 %Layer2_Weights_CPU_load_101, i32 %bitcast_ln67_16

]]></Node>
<StgValue><ssdm name="mul6_3_1"/></StgValue>
</operation>

<operation id="3449" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2012 %gmem0_addr_102_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_102

]]></Node>
<StgValue><ssdm name="gmem0_addr_102_read"/></StgValue>
</operation>

<operation id="3450" st_id="113" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2022 %gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_103_req"/></StgValue>
</operation>

<operation id="3451" st_id="113" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2034 %gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_104_req"/></StgValue>
</operation>

<operation id="3452" st_id="113" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2046 %gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_105_req"/></StgValue>
</operation>

<operation id="3453" st_id="113" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2058 %gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_106_req"/></StgValue>
</operation>

<operation id="3454" st_id="113" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2071 %gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_107_req"/></StgValue>
</operation>

<operation id="3455" st_id="113" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2083 %gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_108_req"/></StgValue>
</operation>

<operation id="3456" st_id="113" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2094 %gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_109_req"/></StgValue>
</operation>

<operation id="3457" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2099 %add_ln65_46 = add i9 %zext_ln63_33, i9 341

]]></Node>
<StgValue><ssdm name="add_ln65_46"/></StgValue>
</operation>

<operation id="3458" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2100 %shl_ln65_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_46, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_17"/></StgValue>
</operation>

<operation id="3459" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="64" op_0_bw="11">
<![CDATA[
.split8:2101 %zext_ln65_18 = zext i11 %shl_ln65_17

]]></Node>
<StgValue><ssdm name="zext_ln65_18"/></StgValue>
</operation>

<operation id="3460" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2102 %add_ln65_47 = add i64 %zext_ln65_18, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_47"/></StgValue>
</operation>

<operation id="3461" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2103 %trunc_ln65_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_47, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_17"/></StgValue>
</operation>

<operation id="3462" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="64" op_0_bw="62">
<![CDATA[
.split8:2104 %sext_ln65_18 = sext i62 %trunc_ln65_17

]]></Node>
<StgValue><ssdm name="sext_ln65_18"/></StgValue>
</operation>

<operation id="3463" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2105 %gmem0_addr_110 = getelementptr i32 %gmem0, i64 %sext_ln65_18

]]></Node>
<StgValue><ssdm name="gmem0_addr_110"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="3464" st_id="114" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1488 %add4_1 = fadd i32 %add3_1, i32 %add2_1_3

]]></Node>
<StgValue><ssdm name="add4_1"/></StgValue>
</operation>

<operation id="3465" st_id="114" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1906 %add9_3 = fadd i32 %add8_3, i32 %mul5_3

]]></Node>
<StgValue><ssdm name="add9_3"/></StgValue>
</operation>

<operation id="3466" st_id="114" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1930 %mul7_3 = fmul i32 %Layer2_Weights_CPU_load_96, i32 %bitcast_ln68_15

]]></Node>
<StgValue><ssdm name="mul7_3"/></StgValue>
</operation>

<operation id="3467" st_id="114" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1966 %add8_3_1 = fadd i32 %add7_3_1, i32 %mul4_3_1

]]></Node>
<StgValue><ssdm name="add8_3_1"/></StgValue>
</operation>

<operation id="3468" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32">
<![CDATA[
.split8:2013 %bitcast_ln63_17 = bitcast i32 %gmem0_addr_102_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_17"/></StgValue>
</operation>

<operation id="3469" st_id="114" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2014 %mul2_3_2 = fmul i32 %Layer2_Weights_CPU_load_103, i32 %bitcast_ln63_17

]]></Node>
<StgValue><ssdm name="mul2_3_2"/></StgValue>
</operation>

<operation id="3470" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2023 %gmem0_addr_103_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_103

]]></Node>
<StgValue><ssdm name="gmem0_addr_103_read"/></StgValue>
</operation>

<operation id="3471" st_id="114" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2034 %gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_104_req"/></StgValue>
</operation>

<operation id="3472" st_id="114" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2046 %gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_105_req"/></StgValue>
</operation>

<operation id="3473" st_id="114" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2058 %gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_106_req"/></StgValue>
</operation>

<operation id="3474" st_id="114" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2071 %gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_107_req"/></StgValue>
</operation>

<operation id="3475" st_id="114" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2083 %gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_108_req"/></StgValue>
</operation>

<operation id="3476" st_id="114" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2094 %gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_109_req"/></StgValue>
</operation>

<operation id="3477" st_id="114" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2106 %gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_110_req"/></StgValue>
</operation>

<operation id="3478" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2111 %add_ln66_46 = add i10 %zext_ln63_32, i10 510

]]></Node>
<StgValue><ssdm name="add_ln66_46"/></StgValue>
</operation>

<operation id="3479" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2112 %shl_ln66_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_46, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_17"/></StgValue>
</operation>

<operation id="3480" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="12">
<![CDATA[
.split8:2113 %zext_ln66_18 = zext i12 %shl_ln66_17

]]></Node>
<StgValue><ssdm name="zext_ln66_18"/></StgValue>
</operation>

<operation id="3481" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2114 %add_ln66_47 = add i64 %zext_ln66_18, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_47"/></StgValue>
</operation>

<operation id="3482" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2115 %trunc_ln66_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_47, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_17"/></StgValue>
</operation>

<operation id="3483" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="64" op_0_bw="62">
<![CDATA[
.split8:2116 %sext_ln66_18 = sext i62 %trunc_ln66_17

]]></Node>
<StgValue><ssdm name="sext_ln66_18"/></StgValue>
</operation>

<operation id="3484" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2117 %gmem0_addr_111 = getelementptr i32 %gmem0, i64 %sext_ln66_18

]]></Node>
<StgValue><ssdm name="gmem0_addr_111"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="3485" st_id="115" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1488 %add4_1 = fadd i32 %add3_1, i32 %add2_1_3

]]></Node>
<StgValue><ssdm name="add4_1"/></StgValue>
</operation>

<operation id="3486" st_id="115" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1918 %add1_3 = fadd i32 %add9_3, i32 %mul6_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>

<operation id="3487" st_id="115" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1966 %add8_3_1 = fadd i32 %add7_3_1, i32 %mul4_3_1

]]></Node>
<StgValue><ssdm name="add8_3_1"/></StgValue>
</operation>

<operation id="3488" st_id="115" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2014 %mul2_3_2 = fmul i32 %Layer2_Weights_CPU_load_103, i32 %bitcast_ln63_17

]]></Node>
<StgValue><ssdm name="mul2_3_2"/></StgValue>
</operation>

<operation id="3489" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32">
<![CDATA[
.split8:2024 %bitcast_ln64_17 = bitcast i32 %gmem0_addr_103_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_17"/></StgValue>
</operation>

<operation id="3490" st_id="115" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2025 %mul3_3_2 = fmul i32 %Layer2_Weights_CPU_load_104, i32 %bitcast_ln64_17

]]></Node>
<StgValue><ssdm name="mul3_3_2"/></StgValue>
</operation>

<operation id="3491" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2035 %gmem0_addr_104_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_104

]]></Node>
<StgValue><ssdm name="gmem0_addr_104_read"/></StgValue>
</operation>

<operation id="3492" st_id="115" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2046 %gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_105_req"/></StgValue>
</operation>

<operation id="3493" st_id="115" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2058 %gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_106_req"/></StgValue>
</operation>

<operation id="3494" st_id="115" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2071 %gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_107_req"/></StgValue>
</operation>

<operation id="3495" st_id="115" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2083 %gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_108_req"/></StgValue>
</operation>

<operation id="3496" st_id="115" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2094 %gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_109_req"/></StgValue>
</operation>

<operation id="3497" st_id="115" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2106 %gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_110_req"/></StgValue>
</operation>

<operation id="3498" st_id="115" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2118 %gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_111_req"/></StgValue>
</operation>

<operation id="3499" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2123 %add_ln67_46 = add i10 %zext_ln63_32, i10 679

]]></Node>
<StgValue><ssdm name="add_ln67_46"/></StgValue>
</operation>

<operation id="3500" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2124 %shl_ln67_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_46, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_17"/></StgValue>
</operation>

<operation id="3501" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="64" op_0_bw="12">
<![CDATA[
.split8:2125 %zext_ln67_18 = zext i12 %shl_ln67_17

]]></Node>
<StgValue><ssdm name="zext_ln67_18"/></StgValue>
</operation>

<operation id="3502" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2126 %add_ln67_47 = add i64 %zext_ln67_18, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_47"/></StgValue>
</operation>

<operation id="3503" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2127 %trunc_ln67_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_47, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_17"/></StgValue>
</operation>

<operation id="3504" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="64" op_0_bw="62">
<![CDATA[
.split8:2128 %sext_ln67_18 = sext i62 %trunc_ln67_17

]]></Node>
<StgValue><ssdm name="sext_ln67_18"/></StgValue>
</operation>

<operation id="3505" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2129 %gmem0_addr_112 = getelementptr i32 %gmem0, i64 %sext_ln67_18

]]></Node>
<StgValue><ssdm name="gmem0_addr_112"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="3506" st_id="116" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1854 %add3_2 = fadd i32 %add_2, i32 %add2_2_2

]]></Node>
<StgValue><ssdm name="add3_2"/></StgValue>
</operation>

<operation id="3507" st_id="116" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1918 %add1_3 = fadd i32 %add9_3, i32 %mul6_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>

<operation id="3508" st_id="116" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1966 %add8_3_1 = fadd i32 %add7_3_1, i32 %mul4_3_1

]]></Node>
<StgValue><ssdm name="add8_3_1"/></StgValue>
</operation>

<operation id="3509" st_id="116" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2025 %mul3_3_2 = fmul i32 %Layer2_Weights_CPU_load_104, i32 %bitcast_ln64_17

]]></Node>
<StgValue><ssdm name="mul3_3_2"/></StgValue>
</operation>

<operation id="3510" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32">
<![CDATA[
.split8:2036 %bitcast_ln65_17 = bitcast i32 %gmem0_addr_104_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_17"/></StgValue>
</operation>

<operation id="3511" st_id="116" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2037 %mul4_3_2 = fmul i32 %Layer2_Weights_CPU_load_105, i32 %bitcast_ln65_17

]]></Node>
<StgValue><ssdm name="mul4_3_2"/></StgValue>
</operation>

<operation id="3512" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2047 %gmem0_addr_105_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_105

]]></Node>
<StgValue><ssdm name="gmem0_addr_105_read"/></StgValue>
</operation>

<operation id="3513" st_id="116" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2058 %gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_106_req"/></StgValue>
</operation>

<operation id="3514" st_id="116" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2071 %gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_107_req"/></StgValue>
</operation>

<operation id="3515" st_id="116" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2083 %gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_108_req"/></StgValue>
</operation>

<operation id="3516" st_id="116" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2094 %gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_109_req"/></StgValue>
</operation>

<operation id="3517" st_id="116" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2106 %gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_110_req"/></StgValue>
</operation>

<operation id="3518" st_id="116" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2118 %gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_111_req"/></StgValue>
</operation>

<operation id="3519" st_id="116" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2130 %gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_112_req"/></StgValue>
</operation>

<operation id="3520" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2135 %add_ln68_44 = add i9 %zext_ln63_33, i9 336

]]></Node>
<StgValue><ssdm name="add_ln68_44"/></StgValue>
</operation>

<operation id="3521" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2136 %tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_44, i2 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3522" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="12" op_0_bw="11">
<![CDATA[
.split8:2137 %sext_ln68_38 = sext i11 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln68_38"/></StgValue>
</operation>

<operation id="3523" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="12">
<![CDATA[
.split8:2138 %zext_ln68_18 = zext i12 %sext_ln68_38

]]></Node>
<StgValue><ssdm name="zext_ln68_18"/></StgValue>
</operation>

<operation id="3524" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2139 %add_ln68_45 = add i64 %zext_ln68_18, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_45"/></StgValue>
</operation>

<operation id="3525" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2140 %trunc_ln68_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_45, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_17"/></StgValue>
</operation>

<operation id="3526" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="64" op_0_bw="62">
<![CDATA[
.split8:2141 %sext_ln68_18 = sext i62 %trunc_ln68_17

]]></Node>
<StgValue><ssdm name="sext_ln68_18"/></StgValue>
</operation>

<operation id="3527" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2142 %gmem0_addr_113 = getelementptr i32 %gmem0, i64 %sext_ln68_18

]]></Node>
<StgValue><ssdm name="gmem0_addr_113"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="3528" st_id="117" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1854 %add3_2 = fadd i32 %add_2, i32 %add2_2_2

]]></Node>
<StgValue><ssdm name="add3_2"/></StgValue>
</operation>

<operation id="3529" st_id="117" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1918 %add1_3 = fadd i32 %add9_3, i32 %mul6_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>

<operation id="3530" st_id="117" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2026 %add7_3_2 = fadd i32 %mul2_3_2, i32 %mul3_3_2

]]></Node>
<StgValue><ssdm name="add7_3_2"/></StgValue>
</operation>

<operation id="3531" st_id="117" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2037 %mul4_3_2 = fmul i32 %Layer2_Weights_CPU_load_105, i32 %bitcast_ln65_17

]]></Node>
<StgValue><ssdm name="mul4_3_2"/></StgValue>
</operation>

<operation id="3532" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="32">
<![CDATA[
.split8:2048 %bitcast_ln66_17 = bitcast i32 %gmem0_addr_105_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_17"/></StgValue>
</operation>

<operation id="3533" st_id="117" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2049 %mul5_3_2 = fmul i32 %Layer2_Weights_CPU_load_106, i32 %bitcast_ln66_17

]]></Node>
<StgValue><ssdm name="mul5_3_2"/></StgValue>
</operation>

<operation id="3534" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2059 %gmem0_addr_106_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_106

]]></Node>
<StgValue><ssdm name="gmem0_addr_106_read"/></StgValue>
</operation>

<operation id="3535" st_id="117" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2071 %gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_107_req"/></StgValue>
</operation>

<operation id="3536" st_id="117" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2083 %gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_108_req"/></StgValue>
</operation>

<operation id="3537" st_id="117" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2094 %gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_109_req"/></StgValue>
</operation>

<operation id="3538" st_id="117" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2106 %gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_110_req"/></StgValue>
</operation>

<operation id="3539" st_id="117" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2118 %gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_111_req"/></StgValue>
</operation>

<operation id="3540" st_id="117" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2130 %gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_112_req"/></StgValue>
</operation>

<operation id="3541" st_id="117" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2143 %gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_113_req"/></StgValue>
</operation>

<operation id="3542" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2148 %add_ln63_47 = add i8 %zext_ln63_16, i8 %select_ln55_19

]]></Node>
<StgValue><ssdm name="add_ln63_47"/></StgValue>
</operation>

<operation id="3543" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2149 %shl_ln63_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_47, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_19"/></StgValue>
</operation>

<operation id="3544" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="10">
<![CDATA[
.split8:2150 %zext_ln63_38 = zext i10 %shl_ln63_19

]]></Node>
<StgValue><ssdm name="zext_ln63_38"/></StgValue>
</operation>

<operation id="3545" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2151 %add_ln63_48 = add i64 %zext_ln63_38, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_48"/></StgValue>
</operation>

<operation id="3546" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2152 %trunc_ln63_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_48, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_18"/></StgValue>
</operation>

<operation id="3547" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="62">
<![CDATA[
.split8:2153 %sext_ln63_19 = sext i62 %trunc_ln63_18

]]></Node>
<StgValue><ssdm name="sext_ln63_19"/></StgValue>
</operation>

<operation id="3548" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2154 %gmem0_addr_114 = getelementptr i32 %gmem0, i64 %sext_ln63_19

]]></Node>
<StgValue><ssdm name="gmem0_addr_114"/></StgValue>
</operation>

<operation id="3549" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2517 %add_ln63_57 = add i8 %zext_ln63_16, i8 %select_ln55_25

]]></Node>
<StgValue><ssdm name="add_ln63_57"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="3550" st_id="118" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1854 %add3_2 = fadd i32 %add_2, i32 %add2_2_2

]]></Node>
<StgValue><ssdm name="add3_2"/></StgValue>
</operation>

<operation id="3551" st_id="118" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1978 %add9_3_1 = fadd i32 %add8_3_1, i32 %mul5_3_1

]]></Node>
<StgValue><ssdm name="add9_3_1"/></StgValue>
</operation>

<operation id="3552" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="32">
<![CDATA[
.split8:2001 %bitcast_ln68_16 = bitcast i32 %gmem0_addr_101_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_16"/></StgValue>
</operation>

<operation id="3553" st_id="118" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2002 %mul7_3_1 = fmul i32 %Layer2_Weights_CPU_load_102, i32 %bitcast_ln68_16

]]></Node>
<StgValue><ssdm name="mul7_3_1"/></StgValue>
</operation>

<operation id="3554" st_id="118" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2026 %add7_3_2 = fadd i32 %mul2_3_2, i32 %mul3_3_2

]]></Node>
<StgValue><ssdm name="add7_3_2"/></StgValue>
</operation>

<operation id="3555" st_id="118" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2049 %mul5_3_2 = fmul i32 %Layer2_Weights_CPU_load_106, i32 %bitcast_ln66_17

]]></Node>
<StgValue><ssdm name="mul5_3_2"/></StgValue>
</operation>

<operation id="3556" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2072 %gmem0_addr_107_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_107

]]></Node>
<StgValue><ssdm name="gmem0_addr_107_read"/></StgValue>
</operation>

<operation id="3557" st_id="118" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2083 %gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_108_req"/></StgValue>
</operation>

<operation id="3558" st_id="118" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2094 %gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_109_req"/></StgValue>
</operation>

<operation id="3559" st_id="118" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2106 %gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_110_req"/></StgValue>
</operation>

<operation id="3560" st_id="118" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2118 %gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_111_req"/></StgValue>
</operation>

<operation id="3561" st_id="118" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2130 %gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_112_req"/></StgValue>
</operation>

<operation id="3562" st_id="118" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2143 %gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_113_req"/></StgValue>
</operation>

<operation id="3563" st_id="118" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2155 %gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_114_req"/></StgValue>
</operation>

<operation id="3564" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2159 %add_ln64_48 = add i9 %zext_ln63_33, i9 173

]]></Node>
<StgValue><ssdm name="add_ln64_48"/></StgValue>
</operation>

<operation id="3565" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2160 %shl_ln64_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_48, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_18"/></StgValue>
</operation>

<operation id="3566" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="11">
<![CDATA[
.split8:2161 %zext_ln64_37 = zext i11 %shl_ln64_18

]]></Node>
<StgValue><ssdm name="zext_ln64_37"/></StgValue>
</operation>

<operation id="3567" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2162 %add_ln64_49 = add i64 %zext_ln64_37, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_49"/></StgValue>
</operation>

<operation id="3568" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2163 %trunc_ln64_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_49, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_18"/></StgValue>
</operation>

<operation id="3569" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="64" op_0_bw="62">
<![CDATA[
.split8:2164 %sext_ln64_19 = sext i62 %trunc_ln64_18

]]></Node>
<StgValue><ssdm name="sext_ln64_19"/></StgValue>
</operation>

<operation id="3570" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2165 %gmem0_addr_115 = getelementptr i32 %gmem0, i64 %sext_ln64_19

]]></Node>
<StgValue><ssdm name="gmem0_addr_115"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="3571" st_id="119" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1931 %add2_3 = fadd i32 %add1_3, i32 %mul7_3

]]></Node>
<StgValue><ssdm name="add2_3"/></StgValue>
</operation>

<operation id="3572" st_id="119" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1978 %add9_3_1 = fadd i32 %add8_3_1, i32 %mul5_3_1

]]></Node>
<StgValue><ssdm name="add9_3_1"/></StgValue>
</operation>

<operation id="3573" st_id="119" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2002 %mul7_3_1 = fmul i32 %Layer2_Weights_CPU_load_102, i32 %bitcast_ln68_16

]]></Node>
<StgValue><ssdm name="mul7_3_1"/></StgValue>
</operation>

<operation id="3574" st_id="119" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2026 %add7_3_2 = fadd i32 %mul2_3_2, i32 %mul3_3_2

]]></Node>
<StgValue><ssdm name="add7_3_2"/></StgValue>
</operation>

<operation id="3575" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32">
<![CDATA[
.split8:2060 %bitcast_ln67_17 = bitcast i32 %gmem0_addr_106_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_17"/></StgValue>
</operation>

<operation id="3576" st_id="119" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2061 %mul6_3_2 = fmul i32 %Layer2_Weights_CPU_load_107, i32 %bitcast_ln67_17

]]></Node>
<StgValue><ssdm name="mul6_3_2"/></StgValue>
</operation>

<operation id="3577" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2084 %gmem0_addr_108_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_108

]]></Node>
<StgValue><ssdm name="gmem0_addr_108_read"/></StgValue>
</operation>

<operation id="3578" st_id="119" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2094 %gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_109_req"/></StgValue>
</operation>

<operation id="3579" st_id="119" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2106 %gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_110_req"/></StgValue>
</operation>

<operation id="3580" st_id="119" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2118 %gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_111_req"/></StgValue>
</operation>

<operation id="3581" st_id="119" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2130 %gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_112_req"/></StgValue>
</operation>

<operation id="3582" st_id="119" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2143 %gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_113_req"/></StgValue>
</operation>

<operation id="3583" st_id="119" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2155 %gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_114_req"/></StgValue>
</operation>

<operation id="3584" st_id="119" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2166 %gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_115_req"/></StgValue>
</operation>

<operation id="3585" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2171 %add_ln65_48 = add i9 %zext_ln63_33, i9 342

]]></Node>
<StgValue><ssdm name="add_ln65_48"/></StgValue>
</operation>

<operation id="3586" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2172 %shl_ln65_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_48, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_18"/></StgValue>
</operation>

<operation id="3587" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="64" op_0_bw="11">
<![CDATA[
.split8:2173 %zext_ln65_19 = zext i11 %shl_ln65_18

]]></Node>
<StgValue><ssdm name="zext_ln65_19"/></StgValue>
</operation>

<operation id="3588" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2174 %add_ln65_49 = add i64 %zext_ln65_19, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_49"/></StgValue>
</operation>

<operation id="3589" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2175 %trunc_ln65_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_49, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_18"/></StgValue>
</operation>

<operation id="3590" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="62">
<![CDATA[
.split8:2176 %sext_ln65_19 = sext i62 %trunc_ln65_18

]]></Node>
<StgValue><ssdm name="sext_ln65_19"/></StgValue>
</operation>

<operation id="3591" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2177 %gmem0_addr_116 = getelementptr i32 %gmem0, i64 %sext_ln65_19

]]></Node>
<StgValue><ssdm name="gmem0_addr_116"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="3592" st_id="120" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1931 %add2_3 = fadd i32 %add1_3, i32 %mul7_3

]]></Node>
<StgValue><ssdm name="add2_3"/></StgValue>
</operation>

<operation id="3593" st_id="120" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1978 %add9_3_1 = fadd i32 %add8_3_1, i32 %mul5_3_1

]]></Node>
<StgValue><ssdm name="add9_3_1"/></StgValue>
</operation>

<operation id="3594" st_id="120" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2038 %add8_3_2 = fadd i32 %add7_3_2, i32 %mul4_3_2

]]></Node>
<StgValue><ssdm name="add8_3_2"/></StgValue>
</operation>

<operation id="3595" st_id="120" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2061 %mul6_3_2 = fmul i32 %Layer2_Weights_CPU_load_107, i32 %bitcast_ln67_17

]]></Node>
<StgValue><ssdm name="mul6_3_2"/></StgValue>
</operation>

<operation id="3596" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="32">
<![CDATA[
.split8:2085 %bitcast_ln63_18 = bitcast i32 %gmem0_addr_108_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_18"/></StgValue>
</operation>

<operation id="3597" st_id="120" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2086 %mul2_3_3 = fmul i32 %Layer2_Weights_CPU_load_109, i32 %bitcast_ln63_18

]]></Node>
<StgValue><ssdm name="mul2_3_3"/></StgValue>
</operation>

<operation id="3598" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2095 %gmem0_addr_109_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_109

]]></Node>
<StgValue><ssdm name="gmem0_addr_109_read"/></StgValue>
</operation>

<operation id="3599" st_id="120" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2106 %gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_110_req"/></StgValue>
</operation>

<operation id="3600" st_id="120" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2118 %gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_111_req"/></StgValue>
</operation>

<operation id="3601" st_id="120" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2130 %gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_112_req"/></StgValue>
</operation>

<operation id="3602" st_id="120" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2143 %gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_113_req"/></StgValue>
</operation>

<operation id="3603" st_id="120" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2155 %gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_114_req"/></StgValue>
</operation>

<operation id="3604" st_id="120" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2166 %gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_115_req"/></StgValue>
</operation>

<operation id="3605" st_id="120" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2178 %gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_116_req"/></StgValue>
</operation>

<operation id="3606" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2183 %add_ln66_48 = add i10 %zext_ln63_32, i10 511

]]></Node>
<StgValue><ssdm name="add_ln66_48"/></StgValue>
</operation>

<operation id="3607" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2184 %shl_ln66_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_48, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_18"/></StgValue>
</operation>

<operation id="3608" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="64" op_0_bw="12">
<![CDATA[
.split8:2185 %zext_ln66_19 = zext i12 %shl_ln66_18

]]></Node>
<StgValue><ssdm name="zext_ln66_19"/></StgValue>
</operation>

<operation id="3609" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2186 %add_ln66_49 = add i64 %zext_ln66_19, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_49"/></StgValue>
</operation>

<operation id="3610" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2187 %trunc_ln66_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_49, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_18"/></StgValue>
</operation>

<operation id="3611" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="62">
<![CDATA[
.split8:2188 %sext_ln66_19 = sext i62 %trunc_ln66_18

]]></Node>
<StgValue><ssdm name="sext_ln66_19"/></StgValue>
</operation>

<operation id="3612" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2189 %gmem0_addr_117 = getelementptr i32 %gmem0, i64 %sext_ln66_19

]]></Node>
<StgValue><ssdm name="gmem0_addr_117"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="3613" st_id="121" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1931 %add2_3 = fadd i32 %add1_3, i32 %mul7_3

]]></Node>
<StgValue><ssdm name="add2_3"/></StgValue>
</operation>

<operation id="3614" st_id="121" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1990 %add1_3_1 = fadd i32 %add9_3_1, i32 %mul6_3_1

]]></Node>
<StgValue><ssdm name="add1_3_1"/></StgValue>
</operation>

<operation id="3615" st_id="121" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2038 %add8_3_2 = fadd i32 %add7_3_2, i32 %mul4_3_2

]]></Node>
<StgValue><ssdm name="add8_3_2"/></StgValue>
</operation>

<operation id="3616" st_id="121" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2086 %mul2_3_3 = fmul i32 %Layer2_Weights_CPU_load_109, i32 %bitcast_ln63_18

]]></Node>
<StgValue><ssdm name="mul2_3_3"/></StgValue>
</operation>

<operation id="3617" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32">
<![CDATA[
.split8:2096 %bitcast_ln64_18 = bitcast i32 %gmem0_addr_109_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_18"/></StgValue>
</operation>

<operation id="3618" st_id="121" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2097 %mul3_3_3 = fmul i32 %Layer2_Weights_CPU_load_110, i32 %bitcast_ln64_18

]]></Node>
<StgValue><ssdm name="mul3_3_3"/></StgValue>
</operation>

<operation id="3619" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2107 %gmem0_addr_110_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_110

]]></Node>
<StgValue><ssdm name="gmem0_addr_110_read"/></StgValue>
</operation>

<operation id="3620" st_id="121" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2118 %gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_111_req"/></StgValue>
</operation>

<operation id="3621" st_id="121" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2130 %gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_112_req"/></StgValue>
</operation>

<operation id="3622" st_id="121" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2143 %gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_113_req"/></StgValue>
</operation>

<operation id="3623" st_id="121" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2155 %gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_114_req"/></StgValue>
</operation>

<operation id="3624" st_id="121" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2166 %gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_115_req"/></StgValue>
</operation>

<operation id="3625" st_id="121" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2178 %gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_116_req"/></StgValue>
</operation>

<operation id="3626" st_id="121" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2190 %gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_117_req"/></StgValue>
</operation>

<operation id="3627" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2195 %add_ln67_48 = add i10 %zext_ln63_32, i10 680

]]></Node>
<StgValue><ssdm name="add_ln67_48"/></StgValue>
</operation>

<operation id="3628" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2196 %shl_ln67_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_48, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_18"/></StgValue>
</operation>

<operation id="3629" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="12">
<![CDATA[
.split8:2197 %zext_ln67_19 = zext i12 %shl_ln67_18

]]></Node>
<StgValue><ssdm name="zext_ln67_19"/></StgValue>
</operation>

<operation id="3630" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2198 %add_ln67_49 = add i64 %zext_ln67_19, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_49"/></StgValue>
</operation>

<operation id="3631" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2199 %trunc_ln67_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_49, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_18"/></StgValue>
</operation>

<operation id="3632" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="62">
<![CDATA[
.split8:2200 %sext_ln67_19 = sext i62 %trunc_ln67_18

]]></Node>
<StgValue><ssdm name="sext_ln67_19"/></StgValue>
</operation>

<operation id="3633" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2201 %gmem0_addr_118 = getelementptr i32 %gmem0, i64 %sext_ln67_19

]]></Node>
<StgValue><ssdm name="gmem0_addr_118"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="3634" st_id="122" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1127 %somme_2 = fadd i32 %Layer2_Weights_CPU_load, i32 %add5

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="3635" st_id="122" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1990 %add1_3_1 = fadd i32 %add9_3_1, i32 %mul6_3_1

]]></Node>
<StgValue><ssdm name="add1_3_1"/></StgValue>
</operation>

<operation id="3636" st_id="122" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2038 %add8_3_2 = fadd i32 %add7_3_2, i32 %mul4_3_2

]]></Node>
<StgValue><ssdm name="add8_3_2"/></StgValue>
</operation>

<operation id="3637" st_id="122" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2097 %mul3_3_3 = fmul i32 %Layer2_Weights_CPU_load_110, i32 %bitcast_ln64_18

]]></Node>
<StgValue><ssdm name="mul3_3_3"/></StgValue>
</operation>

<operation id="3638" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32">
<![CDATA[
.split8:2108 %bitcast_ln65_18 = bitcast i32 %gmem0_addr_110_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_18"/></StgValue>
</operation>

<operation id="3639" st_id="122" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2109 %mul4_3_3 = fmul i32 %Layer2_Weights_CPU_load_111, i32 %bitcast_ln65_18

]]></Node>
<StgValue><ssdm name="mul4_3_3"/></StgValue>
</operation>

<operation id="3640" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2119 %gmem0_addr_111_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_111

]]></Node>
<StgValue><ssdm name="gmem0_addr_111_read"/></StgValue>
</operation>

<operation id="3641" st_id="122" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2130 %gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_112_req"/></StgValue>
</operation>

<operation id="3642" st_id="122" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2143 %gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_113_req"/></StgValue>
</operation>

<operation id="3643" st_id="122" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2155 %gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_114_req"/></StgValue>
</operation>

<operation id="3644" st_id="122" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2166 %gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_115_req"/></StgValue>
</operation>

<operation id="3645" st_id="122" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2178 %gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_116_req"/></StgValue>
</operation>

<operation id="3646" st_id="122" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2190 %gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_117_req"/></StgValue>
</operation>

<operation id="3647" st_id="122" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2202 %gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_118_req"/></StgValue>
</operation>

<operation id="3648" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2207 %add_ln68_46 = add i9 %zext_ln63_33, i9 337

]]></Node>
<StgValue><ssdm name="add_ln68_46"/></StgValue>
</operation>

<operation id="3649" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2208 %tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_46, i2 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3650" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="12" op_0_bw="11">
<![CDATA[
.split8:2209 %sext_ln68_39 = sext i11 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln68_39"/></StgValue>
</operation>

<operation id="3651" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="64" op_0_bw="12">
<![CDATA[
.split8:2210 %zext_ln68_19 = zext i12 %sext_ln68_39

]]></Node>
<StgValue><ssdm name="zext_ln68_19"/></StgValue>
</operation>

<operation id="3652" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2211 %add_ln68_47 = add i64 %zext_ln68_19, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_47"/></StgValue>
</operation>

<operation id="3653" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2212 %trunc_ln68_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_47, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_18"/></StgValue>
</operation>

<operation id="3654" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="62">
<![CDATA[
.split8:2213 %sext_ln68_19 = sext i62 %trunc_ln68_18

]]></Node>
<StgValue><ssdm name="sext_ln68_19"/></StgValue>
</operation>

<operation id="3655" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2214 %gmem0_addr_119 = getelementptr i32 %gmem0, i64 %sext_ln68_19

]]></Node>
<StgValue><ssdm name="gmem0_addr_119"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="3656" st_id="123" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1127 %somme_2 = fadd i32 %Layer2_Weights_CPU_load, i32 %add5

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="3657" st_id="123" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1990 %add1_3_1 = fadd i32 %add9_3_1, i32 %mul6_3_1

]]></Node>
<StgValue><ssdm name="add1_3_1"/></StgValue>
</operation>

<operation id="3658" st_id="123" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2098 %add7_3_3 = fadd i32 %mul2_3_3, i32 %mul3_3_3

]]></Node>
<StgValue><ssdm name="add7_3_3"/></StgValue>
</operation>

<operation id="3659" st_id="123" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2109 %mul4_3_3 = fmul i32 %Layer2_Weights_CPU_load_111, i32 %bitcast_ln65_18

]]></Node>
<StgValue><ssdm name="mul4_3_3"/></StgValue>
</operation>

<operation id="3660" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32">
<![CDATA[
.split8:2120 %bitcast_ln66_18 = bitcast i32 %gmem0_addr_111_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_18"/></StgValue>
</operation>

<operation id="3661" st_id="123" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2121 %mul5_3_3 = fmul i32 %Layer2_Weights_CPU_load_112, i32 %bitcast_ln66_18

]]></Node>
<StgValue><ssdm name="mul5_3_3"/></StgValue>
</operation>

<operation id="3662" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2131 %gmem0_addr_112_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_112

]]></Node>
<StgValue><ssdm name="gmem0_addr_112_read"/></StgValue>
</operation>

<operation id="3663" st_id="123" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2143 %gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_113_req"/></StgValue>
</operation>

<operation id="3664" st_id="123" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2155 %gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_114_req"/></StgValue>
</operation>

<operation id="3665" st_id="123" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2166 %gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_115_req"/></StgValue>
</operation>

<operation id="3666" st_id="123" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2178 %gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_116_req"/></StgValue>
</operation>

<operation id="3667" st_id="123" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2190 %gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_117_req"/></StgValue>
</operation>

<operation id="3668" st_id="123" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2202 %gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_118_req"/></StgValue>
</operation>

<operation id="3669" st_id="123" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2215 %gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_119_req"/></StgValue>
</operation>

<operation id="3670" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2225 %add_ln63_49 = add i8 %zext_ln63, i8 %select_ln55_25

]]></Node>
<StgValue><ssdm name="add_ln63_49"/></StgValue>
</operation>

<operation id="3671" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2228 %shl_ln63_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_49, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_20"/></StgValue>
</operation>

<operation id="3672" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="10">
<![CDATA[
.split8:2229 %zext_ln63_41 = zext i10 %shl_ln63_20

]]></Node>
<StgValue><ssdm name="zext_ln63_41"/></StgValue>
</operation>

<operation id="3673" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2230 %add_ln63_50 = add i64 %zext_ln63_41, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_50"/></StgValue>
</operation>

<operation id="3674" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2231 %trunc_ln63_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_50, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_19"/></StgValue>
</operation>

<operation id="3675" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="64" op_0_bw="62">
<![CDATA[
.split8:2232 %sext_ln63_20 = sext i62 %trunc_ln63_19

]]></Node>
<StgValue><ssdm name="sext_ln63_20"/></StgValue>
</operation>

<operation id="3676" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2233 %gmem0_addr_120 = getelementptr i32 %gmem0, i64 %sext_ln63_20

]]></Node>
<StgValue><ssdm name="gmem0_addr_120"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="3677" st_id="124" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1127 %somme_2 = fadd i32 %Layer2_Weights_CPU_load, i32 %add5

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="3678" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32">
<![CDATA[
.split8:1483 %bitcast_ln68_9 = bitcast i32 %gmem0_addr_59_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_9"/></StgValue>
</operation>

<operation id="3679" st_id="124" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1484 %mul7_1_4 = fmul i32 %Layer2_Weights_CPU_load_60, i32 %bitcast_ln68_9

]]></Node>
<StgValue><ssdm name="mul7_1_4"/></StgValue>
</operation>

<operation id="3680" st_id="124" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2050 %add9_3_2 = fadd i32 %add8_3_2, i32 %mul5_3_2

]]></Node>
<StgValue><ssdm name="add9_3_2"/></StgValue>
</operation>

<operation id="3681" st_id="124" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2098 %add7_3_3 = fadd i32 %mul2_3_3, i32 %mul3_3_3

]]></Node>
<StgValue><ssdm name="add7_3_3"/></StgValue>
</operation>

<operation id="3682" st_id="124" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2121 %mul5_3_3 = fmul i32 %Layer2_Weights_CPU_load_112, i32 %bitcast_ln66_18

]]></Node>
<StgValue><ssdm name="mul5_3_3"/></StgValue>
</operation>

<operation id="3683" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2144 %gmem0_addr_113_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_113

]]></Node>
<StgValue><ssdm name="gmem0_addr_113_read"/></StgValue>
</operation>

<operation id="3684" st_id="124" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2155 %gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_114_req"/></StgValue>
</operation>

<operation id="3685" st_id="124" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2166 %gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_115_req"/></StgValue>
</operation>

<operation id="3686" st_id="124" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2178 %gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_116_req"/></StgValue>
</operation>

<operation id="3687" st_id="124" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2190 %gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_117_req"/></StgValue>
</operation>

<operation id="3688" st_id="124" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2202 %gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_118_req"/></StgValue>
</operation>

<operation id="3689" st_id="124" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2215 %gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_119_req"/></StgValue>
</operation>

<operation id="3690" st_id="124" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2234 %gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_120_req"/></StgValue>
</operation>

<operation id="3691" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2239 %shl_ln64_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_50, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_19"/></StgValue>
</operation>

<operation id="3692" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="64" op_0_bw="11">
<![CDATA[
.split8:2240 %zext_ln64_38 = zext i11 %shl_ln64_19

]]></Node>
<StgValue><ssdm name="zext_ln64_38"/></StgValue>
</operation>

<operation id="3693" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2241 %add_ln64_51 = add i64 %zext_ln64_38, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_51"/></StgValue>
</operation>

<operation id="3694" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2242 %trunc_ln64_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_51, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_19"/></StgValue>
</operation>

<operation id="3695" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="64" op_0_bw="62">
<![CDATA[
.split8:2243 %sext_ln64_20 = sext i62 %trunc_ln64_19

]]></Node>
<StgValue><ssdm name="sext_ln64_20"/></StgValue>
</operation>

<operation id="3696" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2244 %gmem0_addr_121 = getelementptr i32 %gmem0, i64 %sext_ln64_20

]]></Node>
<StgValue><ssdm name="gmem0_addr_121"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="3697" st_id="125" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1484 %mul7_1_4 = fmul i32 %Layer2_Weights_CPU_load_60, i32 %bitcast_ln68_9

]]></Node>
<StgValue><ssdm name="mul7_1_4"/></StgValue>
</operation>

<operation id="3698" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32">
<![CDATA[
.split8:1778 %bitcast_ln68_13 = bitcast i32 %gmem0_addr_83_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_13"/></StgValue>
</operation>

<operation id="3699" st_id="125" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1779 %mul7_2_3 = fmul i32 %Layer2_Weights_CPU_load_84, i32 %bitcast_ln68_13

]]></Node>
<StgValue><ssdm name="mul7_2_3"/></StgValue>
</operation>

<operation id="3700" st_id="125" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2003 %add2_3_1 = fadd i32 %add1_3_1, i32 %mul7_3_1

]]></Node>
<StgValue><ssdm name="add2_3_1"/></StgValue>
</operation>

<operation id="3701" st_id="125" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2050 %add9_3_2 = fadd i32 %add8_3_2, i32 %mul5_3_2

]]></Node>
<StgValue><ssdm name="add9_3_2"/></StgValue>
</operation>

<operation id="3702" st_id="125" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2098 %add7_3_3 = fadd i32 %mul2_3_3, i32 %mul3_3_3

]]></Node>
<StgValue><ssdm name="add7_3_3"/></StgValue>
</operation>

<operation id="3703" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2156 %gmem0_addr_114_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_114

]]></Node>
<StgValue><ssdm name="gmem0_addr_114_read"/></StgValue>
</operation>

<operation id="3704" st_id="125" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2166 %gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_115_req"/></StgValue>
</operation>

<operation id="3705" st_id="125" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2178 %gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_116_req"/></StgValue>
</operation>

<operation id="3706" st_id="125" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2190 %gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_117_req"/></StgValue>
</operation>

<operation id="3707" st_id="125" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2202 %gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_118_req"/></StgValue>
</operation>

<operation id="3708" st_id="125" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2215 %gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_119_req"/></StgValue>
</operation>

<operation id="3709" st_id="125" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2234 %gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_120_req"/></StgValue>
</operation>

<operation id="3710" st_id="125" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2245 %gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_121_req"/></StgValue>
</operation>

<operation id="3711" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2250 %add_ln65_50 = add i8 %select_ln55_27, i8 %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln65_50"/></StgValue>
</operation>

<operation id="3712" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2251 %tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln65_50, i2 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3713" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="11" op_0_bw="10">
<![CDATA[
.split8:2252 %sext_ln65_25 = sext i10 %tmp_19

]]></Node>
<StgValue><ssdm name="sext_ln65_25"/></StgValue>
</operation>

<operation id="3714" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="64" op_0_bw="11">
<![CDATA[
.split8:2253 %zext_ln65_20 = zext i11 %sext_ln65_25

]]></Node>
<StgValue><ssdm name="zext_ln65_20"/></StgValue>
</operation>

<operation id="3715" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2254 %add_ln65_51 = add i64 %zext_ln65_20, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_51"/></StgValue>
</operation>

<operation id="3716" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2255 %trunc_ln65_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_51, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_19"/></StgValue>
</operation>

<operation id="3717" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="62">
<![CDATA[
.split8:2256 %sext_ln65_20 = sext i62 %trunc_ln65_19

]]></Node>
<StgValue><ssdm name="sext_ln65_20"/></StgValue>
</operation>

<operation id="3718" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2257 %gmem0_addr_122 = getelementptr i32 %gmem0, i64 %sext_ln65_20

]]></Node>
<StgValue><ssdm name="gmem0_addr_122"/></StgValue>
</operation>

<operation id="3719" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2287 %add_ln68_48 = add i8 %select_ln55_30, i8 %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln68_48"/></StgValue>
</operation>

<operation id="3720" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2300 %add_ln63_51 = add i8 %zext_ln63_7, i8 %select_ln55_25

]]></Node>
<StgValue><ssdm name="add_ln63_51"/></StgValue>
</operation>

<operation id="3721" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2323 %add_ln65_52 = add i8 %select_ln55_27, i8 %zext_ln63_7

]]></Node>
<StgValue><ssdm name="add_ln65_52"/></StgValue>
</operation>

<operation id="3722" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2360 %add_ln68_50 = add i8 %select_ln55_30, i8 %zext_ln63_7

]]></Node>
<StgValue><ssdm name="add_ln68_50"/></StgValue>
</operation>

<operation id="3723" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:2373 %add_ln63_53 = add i8 %zext_ln63_10, i8 %select_ln55_25

]]></Node>
<StgValue><ssdm name="add_ln63_53"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="3724" st_id="126" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1779 %mul7_2_3 = fmul i32 %Layer2_Weights_CPU_load_84, i32 %bitcast_ln68_13

]]></Node>
<StgValue><ssdm name="mul7_2_3"/></StgValue>
</operation>

<operation id="3725" st_id="126" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2003 %add2_3_1 = fadd i32 %add1_3_1, i32 %mul7_3_1

]]></Node>
<StgValue><ssdm name="add2_3_1"/></StgValue>
</operation>

<operation id="3726" st_id="126" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2050 %add9_3_2 = fadd i32 %add8_3_2, i32 %mul5_3_2

]]></Node>
<StgValue><ssdm name="add9_3_2"/></StgValue>
</operation>

<operation id="3727" st_id="126" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2110 %add8_3_3 = fadd i32 %add7_3_3, i32 %mul4_3_3

]]></Node>
<StgValue><ssdm name="add8_3_3"/></StgValue>
</operation>

<operation id="3728" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32">
<![CDATA[
.split8:2157 %bitcast_ln63_19 = bitcast i32 %gmem0_addr_114_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_19"/></StgValue>
</operation>

<operation id="3729" st_id="126" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2158 %mul2_3_4 = fmul i32 %Layer2_Weights_CPU_load_115, i32 %bitcast_ln63_19

]]></Node>
<StgValue><ssdm name="mul2_3_4"/></StgValue>
</operation>

<operation id="3730" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2167 %gmem0_addr_115_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_115

]]></Node>
<StgValue><ssdm name="gmem0_addr_115_read"/></StgValue>
</operation>

<operation id="3731" st_id="126" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2178 %gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_116_req"/></StgValue>
</operation>

<operation id="3732" st_id="126" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2190 %gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_117_req"/></StgValue>
</operation>

<operation id="3733" st_id="126" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2202 %gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_118_req"/></StgValue>
</operation>

<operation id="3734" st_id="126" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2215 %gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_119_req"/></StgValue>
</operation>

<operation id="3735" st_id="126" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2234 %gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_120_req"/></StgValue>
</operation>

<operation id="3736" st_id="126" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2245 %gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_121_req"/></StgValue>
</operation>

<operation id="3737" st_id="126" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2258 %gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_122_req"/></StgValue>
</operation>

<operation id="3738" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2263 %add_ln66_50 = add i10 %select_ln55_28, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln66_50"/></StgValue>
</operation>

<operation id="3739" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2264 %shl_ln66_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_50, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_19"/></StgValue>
</operation>

<operation id="3740" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="64" op_0_bw="12">
<![CDATA[
.split8:2265 %zext_ln66_20 = zext i12 %shl_ln66_19

]]></Node>
<StgValue><ssdm name="zext_ln66_20"/></StgValue>
</operation>

<operation id="3741" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2266 %add_ln66_51 = add i64 %zext_ln66_20, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_51"/></StgValue>
</operation>

<operation id="3742" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2267 %trunc_ln66_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_51, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_19"/></StgValue>
</operation>

<operation id="3743" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="64" op_0_bw="62">
<![CDATA[
.split8:2268 %sext_ln66_20 = sext i62 %trunc_ln66_19

]]></Node>
<StgValue><ssdm name="sext_ln66_20"/></StgValue>
</operation>

<operation id="3744" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2269 %gmem0_addr_123 = getelementptr i32 %gmem0, i64 %sext_ln66_20

]]></Node>
<StgValue><ssdm name="gmem0_addr_123"/></StgValue>
</operation>

<operation id="3745" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2275 %add_ln67_50 = add i10 %select_ln55_29, i10 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln67_50"/></StgValue>
</operation>

<operation id="3746" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2336 %add_ln66_52 = add i10 %select_ln55_28, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln66_52"/></StgValue>
</operation>

<operation id="3747" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2348 %add_ln67_52 = add i10 %select_ln55_29, i10 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln67_52"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="3748" st_id="127" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2003 %add2_3_1 = fadd i32 %add1_3_1, i32 %mul7_3_1

]]></Node>
<StgValue><ssdm name="add2_3_1"/></StgValue>
</operation>

<operation id="3749" st_id="127" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2062 %add1_3_2 = fadd i32 %add9_3_2, i32 %mul6_3_2

]]></Node>
<StgValue><ssdm name="add1_3_2"/></StgValue>
</operation>

<operation id="3750" st_id="127" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2110 %add8_3_3 = fadd i32 %add7_3_3, i32 %mul4_3_3

]]></Node>
<StgValue><ssdm name="add8_3_3"/></StgValue>
</operation>

<operation id="3751" st_id="127" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2158 %mul2_3_4 = fmul i32 %Layer2_Weights_CPU_load_115, i32 %bitcast_ln63_19

]]></Node>
<StgValue><ssdm name="mul2_3_4"/></StgValue>
</operation>

<operation id="3752" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32">
<![CDATA[
.split8:2168 %bitcast_ln64_19 = bitcast i32 %gmem0_addr_115_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_19"/></StgValue>
</operation>

<operation id="3753" st_id="127" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2169 %mul3_3_4 = fmul i32 %Layer2_Weights_CPU_load_116, i32 %bitcast_ln64_19

]]></Node>
<StgValue><ssdm name="mul3_3_4"/></StgValue>
</operation>

<operation id="3754" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2179 %gmem0_addr_116_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_116

]]></Node>
<StgValue><ssdm name="gmem0_addr_116_read"/></StgValue>
</operation>

<operation id="3755" st_id="127" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2190 %gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_117_req"/></StgValue>
</operation>

<operation id="3756" st_id="127" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2202 %gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_118_req"/></StgValue>
</operation>

<operation id="3757" st_id="127" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2215 %gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_119_req"/></StgValue>
</operation>

<operation id="3758" st_id="127" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2234 %gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_120_req"/></StgValue>
</operation>

<operation id="3759" st_id="127" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2245 %gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_121_req"/></StgValue>
</operation>

<operation id="3760" st_id="127" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2258 %gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_122_req"/></StgValue>
</operation>

<operation id="3761" st_id="127" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2270 %gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_123_req"/></StgValue>
</operation>

<operation id="3762" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2276 %shl_ln67_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_50, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_19"/></StgValue>
</operation>

<operation id="3763" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="12">
<![CDATA[
.split8:2277 %zext_ln67_20 = zext i12 %shl_ln67_19

]]></Node>
<StgValue><ssdm name="zext_ln67_20"/></StgValue>
</operation>

<operation id="3764" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2278 %add_ln67_51 = add i64 %zext_ln67_20, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_51"/></StgValue>
</operation>

<operation id="3765" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2279 %trunc_ln67_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_51, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_19"/></StgValue>
</operation>

<operation id="3766" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="62">
<![CDATA[
.split8:2280 %sext_ln67_20 = sext i62 %trunc_ln67_19

]]></Node>
<StgValue><ssdm name="sext_ln67_20"/></StgValue>
</operation>

<operation id="3767" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2281 %gmem0_addr_124 = getelementptr i32 %gmem0, i64 %sext_ln67_20

]]></Node>
<StgValue><ssdm name="gmem0_addr_124"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="3768" st_id="128" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1485 %add2_1_4 = fadd i32 %add1_1_4, i32 %mul7_1_4

]]></Node>
<StgValue><ssdm name="add2_1_4"/></StgValue>
</operation>

<operation id="3769" st_id="128" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2062 %add1_3_2 = fadd i32 %add9_3_2, i32 %mul6_3_2

]]></Node>
<StgValue><ssdm name="add1_3_2"/></StgValue>
</operation>

<operation id="3770" st_id="128" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2110 %add8_3_3 = fadd i32 %add7_3_3, i32 %mul4_3_3

]]></Node>
<StgValue><ssdm name="add8_3_3"/></StgValue>
</operation>

<operation id="3771" st_id="128" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2169 %mul3_3_4 = fmul i32 %Layer2_Weights_CPU_load_116, i32 %bitcast_ln64_19

]]></Node>
<StgValue><ssdm name="mul3_3_4"/></StgValue>
</operation>

<operation id="3772" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32">
<![CDATA[
.split8:2180 %bitcast_ln65_19 = bitcast i32 %gmem0_addr_116_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_19"/></StgValue>
</operation>

<operation id="3773" st_id="128" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2181 %mul4_3_4 = fmul i32 %Layer2_Weights_CPU_load_117, i32 %bitcast_ln65_19

]]></Node>
<StgValue><ssdm name="mul4_3_4"/></StgValue>
</operation>

<operation id="3774" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2191 %gmem0_addr_117_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_117

]]></Node>
<StgValue><ssdm name="gmem0_addr_117_read"/></StgValue>
</operation>

<operation id="3775" st_id="128" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2202 %gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_118_req"/></StgValue>
</operation>

<operation id="3776" st_id="128" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2215 %gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_119_req"/></StgValue>
</operation>

<operation id="3777" st_id="128" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2234 %gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_120_req"/></StgValue>
</operation>

<operation id="3778" st_id="128" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2245 %gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_121_req"/></StgValue>
</operation>

<operation id="3779" st_id="128" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2258 %gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_122_req"/></StgValue>
</operation>

<operation id="3780" st_id="128" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2270 %gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_123_req"/></StgValue>
</operation>

<operation id="3781" st_id="128" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2282 %gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_124_req"/></StgValue>
</operation>

<operation id="3782" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2288 %tmp_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln68_48, i2 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="3783" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="12" op_0_bw="10">
<![CDATA[
.split8:2289 %sext_ln68_40 = sext i10 %tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln68_40"/></StgValue>
</operation>

<operation id="3784" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="64" op_0_bw="12">
<![CDATA[
.split8:2290 %zext_ln68_20 = zext i12 %sext_ln68_40

]]></Node>
<StgValue><ssdm name="zext_ln68_20"/></StgValue>
</operation>

<operation id="3785" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2291 %add_ln68_49 = add i64 %zext_ln68_20, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_49"/></StgValue>
</operation>

<operation id="3786" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2292 %trunc_ln68_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_49, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_19"/></StgValue>
</operation>

<operation id="3787" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="64" op_0_bw="62">
<![CDATA[
.split8:2293 %sext_ln68_20 = sext i62 %trunc_ln68_19

]]></Node>
<StgValue><ssdm name="sext_ln68_20"/></StgValue>
</operation>

<operation id="3788" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2294 %gmem0_addr_125 = getelementptr i32 %gmem0, i64 %sext_ln68_20

]]></Node>
<StgValue><ssdm name="gmem0_addr_125"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="3789" st_id="129" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1485 %add2_1_4 = fadd i32 %add1_1_4, i32 %mul7_1_4

]]></Node>
<StgValue><ssdm name="add2_1_4"/></StgValue>
</operation>

<operation id="3790" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32">
<![CDATA[
.split8:1837 %bitcast_ln67_14 = bitcast i32 %gmem0_addr_88_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_14"/></StgValue>
</operation>

<operation id="3791" st_id="129" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1838 %mul6_2_4 = fmul i32 %Layer2_Weights_CPU_load_89, i32 %bitcast_ln67_14

]]></Node>
<StgValue><ssdm name="mul6_2_4"/></StgValue>
</operation>

<operation id="3792" st_id="129" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2062 %add1_3_2 = fadd i32 %add9_3_2, i32 %mul6_3_2

]]></Node>
<StgValue><ssdm name="add1_3_2"/></StgValue>
</operation>

<operation id="3793" st_id="129" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2170 %add7_3_4 = fadd i32 %mul2_3_4, i32 %mul3_3_4

]]></Node>
<StgValue><ssdm name="add7_3_4"/></StgValue>
</operation>

<operation id="3794" st_id="129" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2181 %mul4_3_4 = fmul i32 %Layer2_Weights_CPU_load_117, i32 %bitcast_ln65_19

]]></Node>
<StgValue><ssdm name="mul4_3_4"/></StgValue>
</operation>

<operation id="3795" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2203 %gmem0_addr_118_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_118

]]></Node>
<StgValue><ssdm name="gmem0_addr_118_read"/></StgValue>
</operation>

<operation id="3796" st_id="129" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2215 %gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_119_req"/></StgValue>
</operation>

<operation id="3797" st_id="129" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2234 %gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_120_req"/></StgValue>
</operation>

<operation id="3798" st_id="129" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2245 %gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_121_req"/></StgValue>
</operation>

<operation id="3799" st_id="129" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2258 %gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_122_req"/></StgValue>
</operation>

<operation id="3800" st_id="129" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2270 %gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_123_req"/></StgValue>
</operation>

<operation id="3801" st_id="129" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2282 %gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_124_req"/></StgValue>
</operation>

<operation id="3802" st_id="129" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2295 %gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_125_req"/></StgValue>
</operation>

<operation id="3803" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2301 %shl_ln63_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_51, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_21"/></StgValue>
</operation>

<operation id="3804" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="10">
<![CDATA[
.split8:2302 %zext_ln63_42 = zext i10 %shl_ln63_21

]]></Node>
<StgValue><ssdm name="zext_ln63_42"/></StgValue>
</operation>

<operation id="3805" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2303 %add_ln63_52 = add i64 %zext_ln63_42, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_52"/></StgValue>
</operation>

<operation id="3806" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2304 %trunc_ln63_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_52, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_20"/></StgValue>
</operation>

<operation id="3807" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="64" op_0_bw="62">
<![CDATA[
.split8:2305 %sext_ln63_21 = sext i62 %trunc_ln63_20

]]></Node>
<StgValue><ssdm name="sext_ln63_21"/></StgValue>
</operation>

<operation id="3808" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2306 %gmem0_addr_126 = getelementptr i32 %gmem0, i64 %sext_ln63_21

]]></Node>
<StgValue><ssdm name="gmem0_addr_126"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="3809" st_id="130" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1485 %add2_1_4 = fadd i32 %add1_1_4, i32 %mul7_1_4

]]></Node>
<StgValue><ssdm name="add2_1_4"/></StgValue>
</operation>

<operation id="3810" st_id="130" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1838 %mul6_2_4 = fmul i32 %Layer2_Weights_CPU_load_89, i32 %bitcast_ln67_14

]]></Node>
<StgValue><ssdm name="mul6_2_4"/></StgValue>
</operation>

<operation id="3811" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="32">
<![CDATA[
.split8:2073 %bitcast_ln68_17 = bitcast i32 %gmem0_addr_107_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_17"/></StgValue>
</operation>

<operation id="3812" st_id="130" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2074 %mul7_3_2 = fmul i32 %Layer2_Weights_CPU_load_108, i32 %bitcast_ln68_17

]]></Node>
<StgValue><ssdm name="mul7_3_2"/></StgValue>
</operation>

<operation id="3813" st_id="130" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2122 %add9_3_3 = fadd i32 %add8_3_3, i32 %mul5_3_3

]]></Node>
<StgValue><ssdm name="add9_3_3"/></StgValue>
</operation>

<operation id="3814" st_id="130" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2170 %add7_3_4 = fadd i32 %mul2_3_4, i32 %mul3_3_4

]]></Node>
<StgValue><ssdm name="add7_3_4"/></StgValue>
</operation>

<operation id="3815" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2216 %gmem0_addr_119_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_119

]]></Node>
<StgValue><ssdm name="gmem0_addr_119_read"/></StgValue>
</operation>

<operation id="3816" st_id="130" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2234 %gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_120_req"/></StgValue>
</operation>

<operation id="3817" st_id="130" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2245 %gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_121_req"/></StgValue>
</operation>

<operation id="3818" st_id="130" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2258 %gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_122_req"/></StgValue>
</operation>

<operation id="3819" st_id="130" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2270 %gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_123_req"/></StgValue>
</operation>

<operation id="3820" st_id="130" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2282 %gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_124_req"/></StgValue>
</operation>

<operation id="3821" st_id="130" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2295 %gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_125_req"/></StgValue>
</operation>

<operation id="3822" st_id="130" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2307 %gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_126_req"/></StgValue>
</operation>

<operation id="3823" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2312 %shl_ln64_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_52, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_20"/></StgValue>
</operation>

<operation id="3824" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="64" op_0_bw="11">
<![CDATA[
.split8:2313 %zext_ln64_39 = zext i11 %shl_ln64_20

]]></Node>
<StgValue><ssdm name="zext_ln64_39"/></StgValue>
</operation>

<operation id="3825" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2314 %add_ln64_53 = add i64 %zext_ln64_39, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_53"/></StgValue>
</operation>

<operation id="3826" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2315 %trunc_ln64_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_53, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_20"/></StgValue>
</operation>

<operation id="3827" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="62">
<![CDATA[
.split8:2316 %sext_ln64_21 = sext i62 %trunc_ln64_20

]]></Node>
<StgValue><ssdm name="sext_ln64_21"/></StgValue>
</operation>

<operation id="3828" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2317 %gmem0_addr_127 = getelementptr i32 %gmem0, i64 %sext_ln64_21

]]></Node>
<StgValue><ssdm name="gmem0_addr_127"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="3829" st_id="131" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1780 %add2_2_3 = fadd i32 %add1_2_3, i32 %mul7_2_3

]]></Node>
<StgValue><ssdm name="add2_2_3"/></StgValue>
</operation>

<operation id="3830" st_id="131" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2074 %mul7_3_2 = fmul i32 %Layer2_Weights_CPU_load_108, i32 %bitcast_ln68_17

]]></Node>
<StgValue><ssdm name="mul7_3_2"/></StgValue>
</operation>

<operation id="3831" st_id="131" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2122 %add9_3_3 = fadd i32 %add8_3_3, i32 %mul5_3_3

]]></Node>
<StgValue><ssdm name="add9_3_3"/></StgValue>
</operation>

<operation id="3832" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32">
<![CDATA[
.split8:2132 %bitcast_ln67_18 = bitcast i32 %gmem0_addr_112_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_18"/></StgValue>
</operation>

<operation id="3833" st_id="131" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2133 %mul6_3_3 = fmul i32 %Layer2_Weights_CPU_load_113, i32 %bitcast_ln67_18

]]></Node>
<StgValue><ssdm name="mul6_3_3"/></StgValue>
</operation>

<operation id="3834" st_id="131" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2170 %add7_3_4 = fadd i32 %mul2_3_4, i32 %mul3_3_4

]]></Node>
<StgValue><ssdm name="add7_3_4"/></StgValue>
</operation>

<operation id="3835" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2235 %gmem0_addr_120_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_120

]]></Node>
<StgValue><ssdm name="gmem0_addr_120_read"/></StgValue>
</operation>

<operation id="3836" st_id="131" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2245 %gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_121_req"/></StgValue>
</operation>

<operation id="3837" st_id="131" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2258 %gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_122_req"/></StgValue>
</operation>

<operation id="3838" st_id="131" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2270 %gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_123_req"/></StgValue>
</operation>

<operation id="3839" st_id="131" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2282 %gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_124_req"/></StgValue>
</operation>

<operation id="3840" st_id="131" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2295 %gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_125_req"/></StgValue>
</operation>

<operation id="3841" st_id="131" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2307 %gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_126_req"/></StgValue>
</operation>

<operation id="3842" st_id="131" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2318 %gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_127_req"/></StgValue>
</operation>

<operation id="3843" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2324 %tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln65_52, i2 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="3844" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="11" op_0_bw="10">
<![CDATA[
.split8:2325 %sext_ln65_26 = sext i10 %tmp_21

]]></Node>
<StgValue><ssdm name="sext_ln65_26"/></StgValue>
</operation>

<operation id="3845" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="64" op_0_bw="11">
<![CDATA[
.split8:2326 %zext_ln65_21 = zext i11 %sext_ln65_26

]]></Node>
<StgValue><ssdm name="zext_ln65_21"/></StgValue>
</operation>

<operation id="3846" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2327 %add_ln65_53 = add i64 %zext_ln65_21, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_53"/></StgValue>
</operation>

<operation id="3847" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2328 %trunc_ln65_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_53, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_20"/></StgValue>
</operation>

<operation id="3848" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="62">
<![CDATA[
.split8:2329 %sext_ln65_21 = sext i62 %trunc_ln65_20

]]></Node>
<StgValue><ssdm name="sext_ln65_21"/></StgValue>
</operation>

<operation id="3849" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2330 %gmem0_addr_128 = getelementptr i32 %gmem0, i64 %sext_ln65_21

]]></Node>
<StgValue><ssdm name="gmem0_addr_128"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="3850" st_id="132" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1780 %add2_2_3 = fadd i32 %add1_2_3, i32 %mul7_2_3

]]></Node>
<StgValue><ssdm name="add2_2_3"/></StgValue>
</operation>

<operation id="3851" st_id="132" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2122 %add9_3_3 = fadd i32 %add8_3_3, i32 %mul5_3_3

]]></Node>
<StgValue><ssdm name="add9_3_3"/></StgValue>
</operation>

<operation id="3852" st_id="132" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2133 %mul6_3_3 = fmul i32 %Layer2_Weights_CPU_load_113, i32 %bitcast_ln67_18

]]></Node>
<StgValue><ssdm name="mul6_3_3"/></StgValue>
</operation>

<operation id="3853" st_id="132" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2182 %add8_3_4 = fadd i32 %add7_3_4, i32 %mul4_3_4

]]></Node>
<StgValue><ssdm name="add8_3_4"/></StgValue>
</operation>

<operation id="3854" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32">
<![CDATA[
.split8:2236 %bitcast_ln63_20 = bitcast i32 %gmem0_addr_120_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_20"/></StgValue>
</operation>

<operation id="3855" st_id="132" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2237 %mul2_4 = fmul i32 %Layer2_Weights_CPU_load_121, i32 %bitcast_ln63_20

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="3856" st_id="132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2246 %gmem0_addr_121_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_121

]]></Node>
<StgValue><ssdm name="gmem0_addr_121_read"/></StgValue>
</operation>

<operation id="3857" st_id="132" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2258 %gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_122_req"/></StgValue>
</operation>

<operation id="3858" st_id="132" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2270 %gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_123_req"/></StgValue>
</operation>

<operation id="3859" st_id="132" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2282 %gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_124_req"/></StgValue>
</operation>

<operation id="3860" st_id="132" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2295 %gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_125_req"/></StgValue>
</operation>

<operation id="3861" st_id="132" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2307 %gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_126_req"/></StgValue>
</operation>

<operation id="3862" st_id="132" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2318 %gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_127_req"/></StgValue>
</operation>

<operation id="3863" st_id="132" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2331 %gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_128_req"/></StgValue>
</operation>

<operation id="3864" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2337 %shl_ln66_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_52, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_20"/></StgValue>
</operation>

<operation id="3865" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="64" op_0_bw="12">
<![CDATA[
.split8:2338 %zext_ln66_21 = zext i12 %shl_ln66_20

]]></Node>
<StgValue><ssdm name="zext_ln66_21"/></StgValue>
</operation>

<operation id="3866" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2339 %add_ln66_53 = add i64 %zext_ln66_21, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_53"/></StgValue>
</operation>

<operation id="3867" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2340 %trunc_ln66_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_53, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_20"/></StgValue>
</operation>

<operation id="3868" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="64" op_0_bw="62">
<![CDATA[
.split8:2341 %sext_ln66_21 = sext i62 %trunc_ln66_20

]]></Node>
<StgValue><ssdm name="sext_ln66_21"/></StgValue>
</operation>

<operation id="3869" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2342 %gmem0_addr_129 = getelementptr i32 %gmem0, i64 %sext_ln66_21

]]></Node>
<StgValue><ssdm name="gmem0_addr_129"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="3870" st_id="133" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1780 %add2_2_3 = fadd i32 %add1_2_3, i32 %mul7_2_3

]]></Node>
<StgValue><ssdm name="add2_2_3"/></StgValue>
</operation>

<operation id="3871" st_id="133" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1839 %add1_2_4 = fadd i32 %add9_2_4, i32 %mul6_2_4

]]></Node>
<StgValue><ssdm name="add1_2_4"/></StgValue>
</operation>

<operation id="3872" st_id="133" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2182 %add8_3_4 = fadd i32 %add7_3_4, i32 %mul4_3_4

]]></Node>
<StgValue><ssdm name="add8_3_4"/></StgValue>
</operation>

<operation id="3873" st_id="133" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2237 %mul2_4 = fmul i32 %Layer2_Weights_CPU_load_121, i32 %bitcast_ln63_20

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="3874" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32">
<![CDATA[
.split8:2247 %bitcast_ln64_20 = bitcast i32 %gmem0_addr_121_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_20"/></StgValue>
</operation>

<operation id="3875" st_id="133" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2248 %mul3_4 = fmul i32 %Layer2_Weights_CPU_load_122, i32 %bitcast_ln64_20

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="3876" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2259 %gmem0_addr_122_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_122

]]></Node>
<StgValue><ssdm name="gmem0_addr_122_read"/></StgValue>
</operation>

<operation id="3877" st_id="133" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2270 %gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_123_req"/></StgValue>
</operation>

<operation id="3878" st_id="133" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2282 %gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_124_req"/></StgValue>
</operation>

<operation id="3879" st_id="133" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2295 %gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_125_req"/></StgValue>
</operation>

<operation id="3880" st_id="133" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2307 %gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_126_req"/></StgValue>
</operation>

<operation id="3881" st_id="133" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2318 %gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_127_req"/></StgValue>
</operation>

<operation id="3882" st_id="133" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2331 %gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_128_req"/></StgValue>
</operation>

<operation id="3883" st_id="133" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2343 %gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_129_req"/></StgValue>
</operation>

<operation id="3884" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2349 %shl_ln67_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_52, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_20"/></StgValue>
</operation>

<operation id="3885" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="12">
<![CDATA[
.split8:2350 %zext_ln67_21 = zext i12 %shl_ln67_20

]]></Node>
<StgValue><ssdm name="zext_ln67_21"/></StgValue>
</operation>

<operation id="3886" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2351 %add_ln67_53 = add i64 %zext_ln67_21, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_53"/></StgValue>
</operation>

<operation id="3887" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2352 %trunc_ln67_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_53, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_20"/></StgValue>
</operation>

<operation id="3888" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="64" op_0_bw="62">
<![CDATA[
.split8:2353 %sext_ln67_21 = sext i62 %trunc_ln67_20

]]></Node>
<StgValue><ssdm name="sext_ln67_21"/></StgValue>
</operation>

<operation id="3889" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2354 %gmem0_addr_130 = getelementptr i32 %gmem0, i64 %sext_ln67_21

]]></Node>
<StgValue><ssdm name="gmem0_addr_130"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="3890" st_id="134" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1839 %add1_2_4 = fadd i32 %add9_2_4, i32 %mul6_2_4

]]></Node>
<StgValue><ssdm name="add1_2_4"/></StgValue>
</operation>

<operation id="3891" st_id="134" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2182 %add8_3_4 = fadd i32 %add7_3_4, i32 %mul4_3_4

]]></Node>
<StgValue><ssdm name="add8_3_4"/></StgValue>
</operation>

<operation id="3892" st_id="134" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2220 %add_3 = fadd i32 %add2_3, i32 %add2_3_1

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="3893" st_id="134" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2248 %mul3_4 = fmul i32 %Layer2_Weights_CPU_load_122, i32 %bitcast_ln64_20

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="3894" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32">
<![CDATA[
.split8:2260 %bitcast_ln65_20 = bitcast i32 %gmem0_addr_122_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_20"/></StgValue>
</operation>

<operation id="3895" st_id="134" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2261 %mul4_4 = fmul i32 %Layer2_Weights_CPU_load_123, i32 %bitcast_ln65_20

]]></Node>
<StgValue><ssdm name="mul4_4"/></StgValue>
</operation>

<operation id="3896" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2271 %gmem0_addr_123_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_123

]]></Node>
<StgValue><ssdm name="gmem0_addr_123_read"/></StgValue>
</operation>

<operation id="3897" st_id="134" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2282 %gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_124_req"/></StgValue>
</operation>

<operation id="3898" st_id="134" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2295 %gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_125_req"/></StgValue>
</operation>

<operation id="3899" st_id="134" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2307 %gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_126_req"/></StgValue>
</operation>

<operation id="3900" st_id="134" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2318 %gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_127_req"/></StgValue>
</operation>

<operation id="3901" st_id="134" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2331 %gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_128_req"/></StgValue>
</operation>

<operation id="3902" st_id="134" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2343 %gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_129_req"/></StgValue>
</operation>

<operation id="3903" st_id="134" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2355 %gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_130_req"/></StgValue>
</operation>

<operation id="3904" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2361 %tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln68_50, i2 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="3905" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="12" op_0_bw="10">
<![CDATA[
.split8:2362 %sext_ln68_41 = sext i10 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln68_41"/></StgValue>
</operation>

<operation id="3906" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="64" op_0_bw="12">
<![CDATA[
.split8:2363 %zext_ln68_21 = zext i12 %sext_ln68_41

]]></Node>
<StgValue><ssdm name="zext_ln68_21"/></StgValue>
</operation>

<operation id="3907" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2364 %add_ln68_51 = add i64 %zext_ln68_21, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_51"/></StgValue>
</operation>

<operation id="3908" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2365 %trunc_ln68_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_51, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_20"/></StgValue>
</operation>

<operation id="3909" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="64" op_0_bw="62">
<![CDATA[
.split8:2366 %sext_ln68_21 = sext i62 %trunc_ln68_20

]]></Node>
<StgValue><ssdm name="sext_ln68_21"/></StgValue>
</operation>

<operation id="3910" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2367 %gmem0_addr_131 = getelementptr i32 %gmem0, i64 %sext_ln68_21

]]></Node>
<StgValue><ssdm name="gmem0_addr_131"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="3911" st_id="135" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1839 %add1_2_4 = fadd i32 %add9_2_4, i32 %mul6_2_4

]]></Node>
<StgValue><ssdm name="add1_2_4"/></StgValue>
</operation>

<operation id="3912" st_id="135" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2220 %add_3 = fadd i32 %add2_3, i32 %add2_3_1

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="3913" st_id="135" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2249 %add7_4 = fadd i32 %mul2_4, i32 %mul3_4

]]></Node>
<StgValue><ssdm name="add7_4"/></StgValue>
</operation>

<operation id="3914" st_id="135" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2261 %mul4_4 = fmul i32 %Layer2_Weights_CPU_load_123, i32 %bitcast_ln65_20

]]></Node>
<StgValue><ssdm name="mul4_4"/></StgValue>
</operation>

<operation id="3915" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32">
<![CDATA[
.split8:2272 %bitcast_ln66_20 = bitcast i32 %gmem0_addr_123_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_20"/></StgValue>
</operation>

<operation id="3916" st_id="135" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2273 %mul5_4 = fmul i32 %Layer2_Weights_CPU_load_124, i32 %bitcast_ln66_20

]]></Node>
<StgValue><ssdm name="mul5_4"/></StgValue>
</operation>

<operation id="3917" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2283 %gmem0_addr_124_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_124

]]></Node>
<StgValue><ssdm name="gmem0_addr_124_read"/></StgValue>
</operation>

<operation id="3918" st_id="135" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2295 %gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_125_req"/></StgValue>
</operation>

<operation id="3919" st_id="135" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2307 %gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_126_req"/></StgValue>
</operation>

<operation id="3920" st_id="135" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2318 %gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_127_req"/></StgValue>
</operation>

<operation id="3921" st_id="135" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2331 %gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_128_req"/></StgValue>
</operation>

<operation id="3922" st_id="135" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2343 %gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_129_req"/></StgValue>
</operation>

<operation id="3923" st_id="135" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2355 %gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_130_req"/></StgValue>
</operation>

<operation id="3924" st_id="135" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2368 %gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_131_req"/></StgValue>
</operation>

<operation id="3925" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2374 %shl_ln63_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_53, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_22"/></StgValue>
</operation>

<operation id="3926" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="64" op_0_bw="10">
<![CDATA[
.split8:2375 %zext_ln63_43 = zext i10 %shl_ln63_22

]]></Node>
<StgValue><ssdm name="zext_ln63_43"/></StgValue>
</operation>

<operation id="3927" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2376 %add_ln63_54 = add i64 %zext_ln63_43, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_54"/></StgValue>
</operation>

<operation id="3928" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2377 %trunc_ln63_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_54, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_21"/></StgValue>
</operation>

<operation id="3929" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="64" op_0_bw="62">
<![CDATA[
.split8:2378 %sext_ln63_22 = sext i62 %trunc_ln63_21

]]></Node>
<StgValue><ssdm name="sext_ln63_22"/></StgValue>
</operation>

<operation id="3930" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2379 %gmem0_addr_132 = getelementptr i32 %gmem0, i64 %sext_ln63_22

]]></Node>
<StgValue><ssdm name="gmem0_addr_132"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="3931" st_id="136" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2075 %add2_3_2 = fadd i32 %add1_3_2, i32 %mul7_3_2

]]></Node>
<StgValue><ssdm name="add2_3_2"/></StgValue>
</operation>

<operation id="3932" st_id="136" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2220 %add_3 = fadd i32 %add2_3, i32 %add2_3_1

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="3933" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="9" op_0_bw="8">
<![CDATA[
.split8:2227 %zext_ln63_40 = zext i8 %add_ln63_49

]]></Node>
<StgValue><ssdm name="zext_ln63_40"/></StgValue>
</operation>

<operation id="3934" st_id="136" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2249 %add7_4 = fadd i32 %mul2_4, i32 %mul3_4

]]></Node>
<StgValue><ssdm name="add7_4"/></StgValue>
</operation>

<operation id="3935" st_id="136" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2273 %mul5_4 = fmul i32 %Layer2_Weights_CPU_load_124, i32 %bitcast_ln66_20

]]></Node>
<StgValue><ssdm name="mul5_4"/></StgValue>
</operation>

<operation id="3936" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="32">
<![CDATA[
.split8:2284 %bitcast_ln67_20 = bitcast i32 %gmem0_addr_124_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_20"/></StgValue>
</operation>

<operation id="3937" st_id="136" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2285 %mul6_4 = fmul i32 %Layer2_Weights_CPU_load_125, i32 %bitcast_ln67_20

]]></Node>
<StgValue><ssdm name="mul6_4"/></StgValue>
</operation>

<operation id="3938" st_id="136" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2296 %gmem0_addr_125_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_125

]]></Node>
<StgValue><ssdm name="gmem0_addr_125_read"/></StgValue>
</operation>

<operation id="3939" st_id="136" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2307 %gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_126_req"/></StgValue>
</operation>

<operation id="3940" st_id="136" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2318 %gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_127_req"/></StgValue>
</operation>

<operation id="3941" st_id="136" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2331 %gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_128_req"/></StgValue>
</operation>

<operation id="3942" st_id="136" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2343 %gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_129_req"/></StgValue>
</operation>

<operation id="3943" st_id="136" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2355 %gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_130_req"/></StgValue>
</operation>

<operation id="3944" st_id="136" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2368 %gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_131_req"/></StgValue>
</operation>

<operation id="3945" st_id="136" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2380 %gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_132_req"/></StgValue>
</operation>

<operation id="3946" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2384 %add_ln64_54 = add i9 %zext_ln63_40, i9 171

]]></Node>
<StgValue><ssdm name="add_ln64_54"/></StgValue>
</operation>

<operation id="3947" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2385 %shl_ln64_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_54, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_21"/></StgValue>
</operation>

<operation id="3948" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="11">
<![CDATA[
.split8:2386 %zext_ln64_40 = zext i11 %shl_ln64_21

]]></Node>
<StgValue><ssdm name="zext_ln64_40"/></StgValue>
</operation>

<operation id="3949" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2387 %add_ln64_55 = add i64 %zext_ln64_40, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_55"/></StgValue>
</operation>

<operation id="3950" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2388 %trunc_ln64_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_55, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_21"/></StgValue>
</operation>

<operation id="3951" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="62">
<![CDATA[
.split8:2389 %sext_ln64_22 = sext i62 %trunc_ln64_21

]]></Node>
<StgValue><ssdm name="sext_ln64_22"/></StgValue>
</operation>

<operation id="3952" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2390 %gmem0_addr_133 = getelementptr i32 %gmem0, i64 %sext_ln64_22

]]></Node>
<StgValue><ssdm name="gmem0_addr_133"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="3953" st_id="137" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2075 %add2_3_2 = fadd i32 %add1_3_2, i32 %mul7_3_2

]]></Node>
<StgValue><ssdm name="add2_3_2"/></StgValue>
</operation>

<operation id="3954" st_id="137" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2134 %add1_3_3 = fadd i32 %add9_3_3, i32 %mul6_3_3

]]></Node>
<StgValue><ssdm name="add1_3_3"/></StgValue>
</operation>

<operation id="3955" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32">
<![CDATA[
.split8:2192 %bitcast_ln66_19 = bitcast i32 %gmem0_addr_117_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_19"/></StgValue>
</operation>

<operation id="3956" st_id="137" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2193 %mul5_3_4 = fmul i32 %Layer2_Weights_CPU_load_118, i32 %bitcast_ln66_19

]]></Node>
<StgValue><ssdm name="mul5_3_4"/></StgValue>
</operation>

<operation id="3957" st_id="137" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2249 %add7_4 = fadd i32 %mul2_4, i32 %mul3_4

]]></Node>
<StgValue><ssdm name="add7_4"/></StgValue>
</operation>

<operation id="3958" st_id="137" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2285 %mul6_4 = fmul i32 %Layer2_Weights_CPU_load_125, i32 %bitcast_ln67_20

]]></Node>
<StgValue><ssdm name="mul6_4"/></StgValue>
</operation>

<operation id="3959" st_id="137" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2308 %gmem0_addr_126_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_126

]]></Node>
<StgValue><ssdm name="gmem0_addr_126_read"/></StgValue>
</operation>

<operation id="3960" st_id="137" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2318 %gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_127_req"/></StgValue>
</operation>

<operation id="3961" st_id="137" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2331 %gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_128_req"/></StgValue>
</operation>

<operation id="3962" st_id="137" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2343 %gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_129_req"/></StgValue>
</operation>

<operation id="3963" st_id="137" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2355 %gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_130_req"/></StgValue>
</operation>

<operation id="3964" st_id="137" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2368 %gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_131_req"/></StgValue>
</operation>

<operation id="3965" st_id="137" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2380 %gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_132_req"/></StgValue>
</operation>

<operation id="3966" st_id="137" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2391 %gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_133_req"/></StgValue>
</operation>

<operation id="3967" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2396 %add_ln65_54 = add i9 %zext_ln63_40, i9 340

]]></Node>
<StgValue><ssdm name="add_ln65_54"/></StgValue>
</operation>

<operation id="3968" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2397 %shl_ln65_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_54, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_19"/></StgValue>
</operation>

<operation id="3969" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="64" op_0_bw="11">
<![CDATA[
.split8:2398 %zext_ln65_22 = zext i11 %shl_ln65_19

]]></Node>
<StgValue><ssdm name="zext_ln65_22"/></StgValue>
</operation>

<operation id="3970" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2399 %add_ln65_55 = add i64 %zext_ln65_22, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_55"/></StgValue>
</operation>

<operation id="3971" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2400 %trunc_ln65_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_55, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_21"/></StgValue>
</operation>

<operation id="3972" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="62">
<![CDATA[
.split8:2401 %sext_ln65_22 = sext i62 %trunc_ln65_21

]]></Node>
<StgValue><ssdm name="sext_ln65_22"/></StgValue>
</operation>

<operation id="3973" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2402 %gmem0_addr_134 = getelementptr i32 %gmem0, i64 %sext_ln65_22

]]></Node>
<StgValue><ssdm name="gmem0_addr_134"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="3974" st_id="138" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2075 %add2_3_2 = fadd i32 %add1_3_2, i32 %mul7_3_2

]]></Node>
<StgValue><ssdm name="add2_3_2"/></StgValue>
</operation>

<operation id="3975" st_id="138" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2134 %add1_3_3 = fadd i32 %add9_3_3, i32 %mul6_3_3

]]></Node>
<StgValue><ssdm name="add1_3_3"/></StgValue>
</operation>

<operation id="3976" st_id="138" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2193 %mul5_3_4 = fmul i32 %Layer2_Weights_CPU_load_118, i32 %bitcast_ln66_19

]]></Node>
<StgValue><ssdm name="mul5_3_4"/></StgValue>
</operation>

<operation id="3977" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="10" op_0_bw="8">
<![CDATA[
.split8:2226 %zext_ln63_39 = zext i8 %add_ln63_49

]]></Node>
<StgValue><ssdm name="zext_ln63_39"/></StgValue>
</operation>

<operation id="3978" st_id="138" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2262 %add8_4 = fadd i32 %add7_4, i32 %mul4_4

]]></Node>
<StgValue><ssdm name="add8_4"/></StgValue>
</operation>

<operation id="3979" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="32">
<![CDATA[
.split8:2309 %bitcast_ln63_21 = bitcast i32 %gmem0_addr_126_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_21"/></StgValue>
</operation>

<operation id="3980" st_id="138" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2310 %mul2_4_1 = fmul i32 %Layer2_Weights_CPU_load_127, i32 %bitcast_ln63_21

]]></Node>
<StgValue><ssdm name="mul2_4_1"/></StgValue>
</operation>

<operation id="3981" st_id="138" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2319 %gmem0_addr_127_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_127

]]></Node>
<StgValue><ssdm name="gmem0_addr_127_read"/></StgValue>
</operation>

<operation id="3982" st_id="138" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2331 %gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_128_req"/></StgValue>
</operation>

<operation id="3983" st_id="138" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2343 %gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_129_req"/></StgValue>
</operation>

<operation id="3984" st_id="138" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2355 %gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_130_req"/></StgValue>
</operation>

<operation id="3985" st_id="138" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2368 %gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_131_req"/></StgValue>
</operation>

<operation id="3986" st_id="138" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2380 %gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_132_req"/></StgValue>
</operation>

<operation id="3987" st_id="138" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2391 %gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_133_req"/></StgValue>
</operation>

<operation id="3988" st_id="138" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2403 %gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_134_req"/></StgValue>
</operation>

<operation id="3989" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2408 %add_ln66_54 = add i10 %zext_ln63_39, i10 509

]]></Node>
<StgValue><ssdm name="add_ln66_54"/></StgValue>
</operation>

<operation id="3990" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2409 %shl_ln66_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_54, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_21"/></StgValue>
</operation>

<operation id="3991" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="64" op_0_bw="12">
<![CDATA[
.split8:2410 %zext_ln66_22 = zext i12 %shl_ln66_21

]]></Node>
<StgValue><ssdm name="zext_ln66_22"/></StgValue>
</operation>

<operation id="3992" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2411 %add_ln66_55 = add i64 %zext_ln66_22, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_55"/></StgValue>
</operation>

<operation id="3993" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2412 %trunc_ln66_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_55, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_21"/></StgValue>
</operation>

<operation id="3994" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="62">
<![CDATA[
.split8:2413 %sext_ln66_22 = sext i62 %trunc_ln66_21

]]></Node>
<StgValue><ssdm name="sext_ln66_22"/></StgValue>
</operation>

<operation id="3995" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2414 %gmem0_addr_135 = getelementptr i32 %gmem0, i64 %sext_ln66_22

]]></Node>
<StgValue><ssdm name="gmem0_addr_135"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="3996" st_id="139" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2134 %add1_3_3 = fadd i32 %add9_3_3, i32 %mul6_3_3

]]></Node>
<StgValue><ssdm name="add1_3_3"/></StgValue>
</operation>

<operation id="3997" st_id="139" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2194 %add9_3_4 = fadd i32 %add8_3_4, i32 %mul5_3_4

]]></Node>
<StgValue><ssdm name="add9_3_4"/></StgValue>
</operation>

<operation id="3998" st_id="139" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2262 %add8_4 = fadd i32 %add7_4, i32 %mul4_4

]]></Node>
<StgValue><ssdm name="add8_4"/></StgValue>
</operation>

<operation id="3999" st_id="139" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2310 %mul2_4_1 = fmul i32 %Layer2_Weights_CPU_load_127, i32 %bitcast_ln63_21

]]></Node>
<StgValue><ssdm name="mul2_4_1"/></StgValue>
</operation>

<operation id="4000" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32">
<![CDATA[
.split8:2320 %bitcast_ln64_21 = bitcast i32 %gmem0_addr_127_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_21"/></StgValue>
</operation>

<operation id="4001" st_id="139" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2321 %mul3_4_1 = fmul i32 %Layer2_Weights_CPU_load_128, i32 %bitcast_ln64_21

]]></Node>
<StgValue><ssdm name="mul3_4_1"/></StgValue>
</operation>

<operation id="4002" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2332 %gmem0_addr_128_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_128

]]></Node>
<StgValue><ssdm name="gmem0_addr_128_read"/></StgValue>
</operation>

<operation id="4003" st_id="139" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2343 %gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_129_req"/></StgValue>
</operation>

<operation id="4004" st_id="139" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2355 %gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_130_req"/></StgValue>
</operation>

<operation id="4005" st_id="139" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2368 %gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_131_req"/></StgValue>
</operation>

<operation id="4006" st_id="139" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2380 %gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_132_req"/></StgValue>
</operation>

<operation id="4007" st_id="139" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2391 %gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_133_req"/></StgValue>
</operation>

<operation id="4008" st_id="139" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2403 %gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_134_req"/></StgValue>
</operation>

<operation id="4009" st_id="139" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2415 %gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_135_req"/></StgValue>
</operation>

<operation id="4010" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2420 %add_ln67_54 = add i10 %zext_ln63_39, i10 678

]]></Node>
<StgValue><ssdm name="add_ln67_54"/></StgValue>
</operation>

<operation id="4011" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2421 %shl_ln67_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_54, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_21"/></StgValue>
</operation>

<operation id="4012" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="64" op_0_bw="12">
<![CDATA[
.split8:2422 %zext_ln67_22 = zext i12 %shl_ln67_21

]]></Node>
<StgValue><ssdm name="zext_ln67_22"/></StgValue>
</operation>

<operation id="4013" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2423 %add_ln67_55 = add i64 %zext_ln67_22, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_55"/></StgValue>
</operation>

<operation id="4014" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2424 %trunc_ln67_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_55, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_21"/></StgValue>
</operation>

<operation id="4015" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="64" op_0_bw="62">
<![CDATA[
.split8:2425 %sext_ln67_22 = sext i62 %trunc_ln67_21

]]></Node>
<StgValue><ssdm name="sext_ln67_22"/></StgValue>
</operation>

<operation id="4016" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2426 %gmem0_addr_136 = getelementptr i32 %gmem0, i64 %sext_ln67_22

]]></Node>
<StgValue><ssdm name="gmem0_addr_136"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="4017" st_id="140" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1489 %add5_1 = fadd i32 %add4_1, i32 %add2_1_4

]]></Node>
<StgValue><ssdm name="add5_1"/></StgValue>
</operation>

<operation id="4018" st_id="140" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2194 %add9_3_4 = fadd i32 %add8_3_4, i32 %mul5_3_4

]]></Node>
<StgValue><ssdm name="add9_3_4"/></StgValue>
</operation>

<operation id="4019" st_id="140" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2262 %add8_4 = fadd i32 %add7_4, i32 %mul4_4

]]></Node>
<StgValue><ssdm name="add8_4"/></StgValue>
</operation>

<operation id="4020" st_id="140" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2321 %mul3_4_1 = fmul i32 %Layer2_Weights_CPU_load_128, i32 %bitcast_ln64_21

]]></Node>
<StgValue><ssdm name="mul3_4_1"/></StgValue>
</operation>

<operation id="4021" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="32" op_0_bw="32">
<![CDATA[
.split8:2333 %bitcast_ln65_21 = bitcast i32 %gmem0_addr_128_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_21"/></StgValue>
</operation>

<operation id="4022" st_id="140" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2334 %mul4_4_1 = fmul i32 %Layer2_Weights_CPU_load_129, i32 %bitcast_ln65_21

]]></Node>
<StgValue><ssdm name="mul4_4_1"/></StgValue>
</operation>

<operation id="4023" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2344 %gmem0_addr_129_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_129

]]></Node>
<StgValue><ssdm name="gmem0_addr_129_read"/></StgValue>
</operation>

<operation id="4024" st_id="140" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2355 %gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_130_req"/></StgValue>
</operation>

<operation id="4025" st_id="140" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2368 %gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_131_req"/></StgValue>
</operation>

<operation id="4026" st_id="140" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2380 %gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_132_req"/></StgValue>
</operation>

<operation id="4027" st_id="140" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2391 %gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_133_req"/></StgValue>
</operation>

<operation id="4028" st_id="140" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2403 %gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_134_req"/></StgValue>
</operation>

<operation id="4029" st_id="140" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2415 %gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_135_req"/></StgValue>
</operation>

<operation id="4030" st_id="140" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2427 %gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_136_req"/></StgValue>
</operation>

<operation id="4031" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2432 %add_ln68_52 = add i9 %zext_ln63_40, i9 335

]]></Node>
<StgValue><ssdm name="add_ln68_52"/></StgValue>
</operation>

<operation id="4032" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2433 %tmp_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_52, i2 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4033" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="12" op_0_bw="11">
<![CDATA[
.split8:2434 %sext_ln68_42 = sext i11 %tmp_23

]]></Node>
<StgValue><ssdm name="sext_ln68_42"/></StgValue>
</operation>

<operation id="4034" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="64" op_0_bw="12">
<![CDATA[
.split8:2435 %zext_ln68_22 = zext i12 %sext_ln68_42

]]></Node>
<StgValue><ssdm name="zext_ln68_22"/></StgValue>
</operation>

<operation id="4035" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2436 %add_ln68_53 = add i64 %zext_ln68_22, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_53"/></StgValue>
</operation>

<operation id="4036" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2437 %trunc_ln68_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_53, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_21"/></StgValue>
</operation>

<operation id="4037" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="64" op_0_bw="62">
<![CDATA[
.split8:2438 %sext_ln68_22 = sext i62 %trunc_ln68_21

]]></Node>
<StgValue><ssdm name="sext_ln68_22"/></StgValue>
</operation>

<operation id="4038" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2439 %gmem0_addr_137 = getelementptr i32 %gmem0, i64 %sext_ln68_22

]]></Node>
<StgValue><ssdm name="gmem0_addr_137"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="4039" st_id="141" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1489 %add5_1 = fadd i32 %add4_1, i32 %add2_1_4

]]></Node>
<StgValue><ssdm name="add5_1"/></StgValue>
</operation>

<operation id="4040" st_id="141" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2194 %add9_3_4 = fadd i32 %add8_3_4, i32 %mul5_3_4

]]></Node>
<StgValue><ssdm name="add9_3_4"/></StgValue>
</operation>

<operation id="4041" st_id="141" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2322 %add7_4_1 = fadd i32 %mul2_4_1, i32 %mul3_4_1

]]></Node>
<StgValue><ssdm name="add7_4_1"/></StgValue>
</operation>

<operation id="4042" st_id="141" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2334 %mul4_4_1 = fmul i32 %Layer2_Weights_CPU_load_129, i32 %bitcast_ln65_21

]]></Node>
<StgValue><ssdm name="mul4_4_1"/></StgValue>
</operation>

<operation id="4043" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32">
<![CDATA[
.split8:2345 %bitcast_ln66_21 = bitcast i32 %gmem0_addr_129_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_21"/></StgValue>
</operation>

<operation id="4044" st_id="141" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2346 %mul5_4_1 = fmul i32 %Layer2_Weights_CPU_load_130, i32 %bitcast_ln66_21

]]></Node>
<StgValue><ssdm name="mul5_4_1"/></StgValue>
</operation>

<operation id="4045" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2356 %gmem0_addr_130_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_130

]]></Node>
<StgValue><ssdm name="gmem0_addr_130_read"/></StgValue>
</operation>

<operation id="4046" st_id="141" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2368 %gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_131_req"/></StgValue>
</operation>

<operation id="4047" st_id="141" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2380 %gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_132_req"/></StgValue>
</operation>

<operation id="4048" st_id="141" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2391 %gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_133_req"/></StgValue>
</operation>

<operation id="4049" st_id="141" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2403 %gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_134_req"/></StgValue>
</operation>

<operation id="4050" st_id="141" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2415 %gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_135_req"/></StgValue>
</operation>

<operation id="4051" st_id="141" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2427 %gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_136_req"/></StgValue>
</operation>

<operation id="4052" st_id="141" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2440 %gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_137_req"/></StgValue>
</operation>

<operation id="4053" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2446 %shl_ln63_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_55, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_23"/></StgValue>
</operation>

<operation id="4054" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="10">
<![CDATA[
.split8:2447 %zext_ln63_44 = zext i10 %shl_ln63_23

]]></Node>
<StgValue><ssdm name="zext_ln63_44"/></StgValue>
</operation>

<operation id="4055" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2448 %add_ln63_56 = add i64 %zext_ln63_44, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_56"/></StgValue>
</operation>

<operation id="4056" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2449 %trunc_ln63_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_56, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_22"/></StgValue>
</operation>

<operation id="4057" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="64" op_0_bw="62">
<![CDATA[
.split8:2450 %sext_ln63_23 = sext i62 %trunc_ln63_22

]]></Node>
<StgValue><ssdm name="sext_ln63_23"/></StgValue>
</operation>

<operation id="4058" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2451 %gmem0_addr_138 = getelementptr i32 %gmem0, i64 %sext_ln63_23

]]></Node>
<StgValue><ssdm name="gmem0_addr_138"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="4059" st_id="142" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1489 %add5_1 = fadd i32 %add4_1, i32 %add2_1_4

]]></Node>
<StgValue><ssdm name="add5_1"/></StgValue>
</operation>

<operation id="4060" st_id="142" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2274 %add9_4 = fadd i32 %add8_4, i32 %mul5_4

]]></Node>
<StgValue><ssdm name="add9_4"/></StgValue>
</operation>

<operation id="4061" st_id="142" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2322 %add7_4_1 = fadd i32 %mul2_4_1, i32 %mul3_4_1

]]></Node>
<StgValue><ssdm name="add7_4_1"/></StgValue>
</operation>

<operation id="4062" st_id="142" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2346 %mul5_4_1 = fmul i32 %Layer2_Weights_CPU_load_130, i32 %bitcast_ln66_21

]]></Node>
<StgValue><ssdm name="mul5_4_1"/></StgValue>
</operation>

<operation id="4063" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="32">
<![CDATA[
.split8:2357 %bitcast_ln67_21 = bitcast i32 %gmem0_addr_130_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_21"/></StgValue>
</operation>

<operation id="4064" st_id="142" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2358 %mul6_4_1 = fmul i32 %Layer2_Weights_CPU_load_131, i32 %bitcast_ln67_21

]]></Node>
<StgValue><ssdm name="mul6_4_1"/></StgValue>
</operation>

<operation id="4065" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2369 %gmem0_addr_131_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_131

]]></Node>
<StgValue><ssdm name="gmem0_addr_131_read"/></StgValue>
</operation>

<operation id="4066" st_id="142" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2380 %gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_132_req"/></StgValue>
</operation>

<operation id="4067" st_id="142" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2391 %gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_133_req"/></StgValue>
</operation>

<operation id="4068" st_id="142" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2403 %gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_134_req"/></StgValue>
</operation>

<operation id="4069" st_id="142" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2415 %gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_135_req"/></StgValue>
</operation>

<operation id="4070" st_id="142" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2427 %gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_136_req"/></StgValue>
</operation>

<operation id="4071" st_id="142" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2440 %gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_137_req"/></StgValue>
</operation>

<operation id="4072" st_id="142" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2452 %gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_138_req"/></StgValue>
</operation>

<operation id="4073" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2456 %add_ln64_56 = add i9 %zext_ln63_40, i9 172

]]></Node>
<StgValue><ssdm name="add_ln64_56"/></StgValue>
</operation>

<operation id="4074" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2457 %shl_ln64_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_56, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_22"/></StgValue>
</operation>

<operation id="4075" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="64" op_0_bw="11">
<![CDATA[
.split8:2458 %zext_ln64_41 = zext i11 %shl_ln64_22

]]></Node>
<StgValue><ssdm name="zext_ln64_41"/></StgValue>
</operation>

<operation id="4076" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2459 %add_ln64_57 = add i64 %zext_ln64_41, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_57"/></StgValue>
</operation>

<operation id="4077" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2460 %trunc_ln64_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_22"/></StgValue>
</operation>

<operation id="4078" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="64" op_0_bw="62">
<![CDATA[
.split8:2461 %sext_ln64_23 = sext i62 %trunc_ln64_22

]]></Node>
<StgValue><ssdm name="sext_ln64_23"/></StgValue>
</operation>

<operation id="4079" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2462 %gmem0_addr_139 = getelementptr i32 %gmem0, i64 %sext_ln64_23

]]></Node>
<StgValue><ssdm name="gmem0_addr_139"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="4080" st_id="143" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1855 %add4_2 = fadd i32 %add3_2, i32 %add2_2_3

]]></Node>
<StgValue><ssdm name="add4_2"/></StgValue>
</operation>

<operation id="4081" st_id="143" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2274 %add9_4 = fadd i32 %add8_4, i32 %mul5_4

]]></Node>
<StgValue><ssdm name="add9_4"/></StgValue>
</operation>

<operation id="4082" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="32">
<![CDATA[
.split8:2297 %bitcast_ln68_20 = bitcast i32 %gmem0_addr_125_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_20"/></StgValue>
</operation>

<operation id="4083" st_id="143" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2298 %mul7_4 = fmul i32 %Layer2_Weights_CPU_load_126, i32 %bitcast_ln68_20

]]></Node>
<StgValue><ssdm name="mul7_4"/></StgValue>
</operation>

<operation id="4084" st_id="143" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2322 %add7_4_1 = fadd i32 %mul2_4_1, i32 %mul3_4_1

]]></Node>
<StgValue><ssdm name="add7_4_1"/></StgValue>
</operation>

<operation id="4085" st_id="143" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2358 %mul6_4_1 = fmul i32 %Layer2_Weights_CPU_load_131, i32 %bitcast_ln67_21

]]></Node>
<StgValue><ssdm name="mul6_4_1"/></StgValue>
</operation>

<operation id="4086" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2381 %gmem0_addr_132_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_132

]]></Node>
<StgValue><ssdm name="gmem0_addr_132_read"/></StgValue>
</operation>

<operation id="4087" st_id="143" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2391 %gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_133_req"/></StgValue>
</operation>

<operation id="4088" st_id="143" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2403 %gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_134_req"/></StgValue>
</operation>

<operation id="4089" st_id="143" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2415 %gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_135_req"/></StgValue>
</operation>

<operation id="4090" st_id="143" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2427 %gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_136_req"/></StgValue>
</operation>

<operation id="4091" st_id="143" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2440 %gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_137_req"/></StgValue>
</operation>

<operation id="4092" st_id="143" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2452 %gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_138_req"/></StgValue>
</operation>

<operation id="4093" st_id="143" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2463 %gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_139_req"/></StgValue>
</operation>

<operation id="4094" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2468 %add_ln65_56 = add i9 %zext_ln63_40, i9 341

]]></Node>
<StgValue><ssdm name="add_ln65_56"/></StgValue>
</operation>

<operation id="4095" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2469 %shl_ln65_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_56, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_20"/></StgValue>
</operation>

<operation id="4096" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="11">
<![CDATA[
.split8:2470 %zext_ln65_23 = zext i11 %shl_ln65_20

]]></Node>
<StgValue><ssdm name="zext_ln65_23"/></StgValue>
</operation>

<operation id="4097" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2471 %add_ln65_57 = add i64 %zext_ln65_23, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_57"/></StgValue>
</operation>

<operation id="4098" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2472 %trunc_ln65_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_22"/></StgValue>
</operation>

<operation id="4099" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="64" op_0_bw="62">
<![CDATA[
.split8:2473 %sext_ln65_23 = sext i62 %trunc_ln65_22

]]></Node>
<StgValue><ssdm name="sext_ln65_23"/></StgValue>
</operation>

<operation id="4100" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2474 %gmem0_addr_140 = getelementptr i32 %gmem0, i64 %sext_ln65_23

]]></Node>
<StgValue><ssdm name="gmem0_addr_140"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="4101" st_id="144" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1855 %add4_2 = fadd i32 %add3_2, i32 %add2_2_3

]]></Node>
<StgValue><ssdm name="add4_2"/></StgValue>
</operation>

<operation id="4102" st_id="144" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2274 %add9_4 = fadd i32 %add8_4, i32 %mul5_4

]]></Node>
<StgValue><ssdm name="add9_4"/></StgValue>
</operation>

<operation id="4103" st_id="144" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2298 %mul7_4 = fmul i32 %Layer2_Weights_CPU_load_126, i32 %bitcast_ln68_20

]]></Node>
<StgValue><ssdm name="mul7_4"/></StgValue>
</operation>

<operation id="4104" st_id="144" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2335 %add8_4_1 = fadd i32 %add7_4_1, i32 %mul4_4_1

]]></Node>
<StgValue><ssdm name="add8_4_1"/></StgValue>
</operation>

<operation id="4105" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32">
<![CDATA[
.split8:2382 %bitcast_ln63_22 = bitcast i32 %gmem0_addr_132_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_22"/></StgValue>
</operation>

<operation id="4106" st_id="144" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2383 %mul2_4_2 = fmul i32 %Layer2_Weights_CPU_load_133, i32 %bitcast_ln63_22

]]></Node>
<StgValue><ssdm name="mul2_4_2"/></StgValue>
</operation>

<operation id="4107" st_id="144" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2392 %gmem0_addr_133_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_133

]]></Node>
<StgValue><ssdm name="gmem0_addr_133_read"/></StgValue>
</operation>

<operation id="4108" st_id="144" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2403 %gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_134_req"/></StgValue>
</operation>

<operation id="4109" st_id="144" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2415 %gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_135_req"/></StgValue>
</operation>

<operation id="4110" st_id="144" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2427 %gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_136_req"/></StgValue>
</operation>

<operation id="4111" st_id="144" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2440 %gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_137_req"/></StgValue>
</operation>

<operation id="4112" st_id="144" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2452 %gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_138_req"/></StgValue>
</operation>

<operation id="4113" st_id="144" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2463 %gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_139_req"/></StgValue>
</operation>

<operation id="4114" st_id="144" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2475 %gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_140_req"/></StgValue>
</operation>

<operation id="4115" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2480 %add_ln66_56 = add i10 %zext_ln63_39, i10 510

]]></Node>
<StgValue><ssdm name="add_ln66_56"/></StgValue>
</operation>

<operation id="4116" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2481 %shl_ln66_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_56, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_22"/></StgValue>
</operation>

<operation id="4117" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="64" op_0_bw="12">
<![CDATA[
.split8:2482 %zext_ln66_23 = zext i12 %shl_ln66_22

]]></Node>
<StgValue><ssdm name="zext_ln66_23"/></StgValue>
</operation>

<operation id="4118" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2483 %add_ln66_57 = add i64 %zext_ln66_23, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_57"/></StgValue>
</operation>

<operation id="4119" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2484 %trunc_ln66_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_22"/></StgValue>
</operation>

<operation id="4120" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="64" op_0_bw="62">
<![CDATA[
.split8:2485 %sext_ln66_23 = sext i62 %trunc_ln66_22

]]></Node>
<StgValue><ssdm name="sext_ln66_23"/></StgValue>
</operation>

<operation id="4121" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2486 %gmem0_addr_141 = getelementptr i32 %gmem0, i64 %sext_ln66_23

]]></Node>
<StgValue><ssdm name="gmem0_addr_141"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="4122" st_id="145" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1855 %add4_2 = fadd i32 %add3_2, i32 %add2_2_3

]]></Node>
<StgValue><ssdm name="add4_2"/></StgValue>
</operation>

<operation id="4123" st_id="145" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2286 %add1_4 = fadd i32 %add9_4, i32 %mul6_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>

<operation id="4124" st_id="145" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2335 %add8_4_1 = fadd i32 %add7_4_1, i32 %mul4_4_1

]]></Node>
<StgValue><ssdm name="add8_4_1"/></StgValue>
</operation>

<operation id="4125" st_id="145" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2383 %mul2_4_2 = fmul i32 %Layer2_Weights_CPU_load_133, i32 %bitcast_ln63_22

]]></Node>
<StgValue><ssdm name="mul2_4_2"/></StgValue>
</operation>

<operation id="4126" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32">
<![CDATA[
.split8:2393 %bitcast_ln64_22 = bitcast i32 %gmem0_addr_133_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_22"/></StgValue>
</operation>

<operation id="4127" st_id="145" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2394 %mul3_4_2 = fmul i32 %Layer2_Weights_CPU_load_134, i32 %bitcast_ln64_22

]]></Node>
<StgValue><ssdm name="mul3_4_2"/></StgValue>
</operation>

<operation id="4128" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2404 %gmem0_addr_134_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_134

]]></Node>
<StgValue><ssdm name="gmem0_addr_134_read"/></StgValue>
</operation>

<operation id="4129" st_id="145" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2415 %gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_135_req"/></StgValue>
</operation>

<operation id="4130" st_id="145" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2427 %gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_136_req"/></StgValue>
</operation>

<operation id="4131" st_id="145" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2440 %gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_137_req"/></StgValue>
</operation>

<operation id="4132" st_id="145" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2452 %gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_138_req"/></StgValue>
</operation>

<operation id="4133" st_id="145" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2463 %gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_139_req"/></StgValue>
</operation>

<operation id="4134" st_id="145" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2475 %gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_140_req"/></StgValue>
</operation>

<operation id="4135" st_id="145" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2487 %gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_141_req"/></StgValue>
</operation>

<operation id="4136" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2492 %add_ln67_56 = add i10 %zext_ln63_39, i10 679

]]></Node>
<StgValue><ssdm name="add_ln67_56"/></StgValue>
</operation>

<operation id="4137" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2493 %shl_ln67_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_56, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_22"/></StgValue>
</operation>

<operation id="4138" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="12">
<![CDATA[
.split8:2494 %zext_ln67_23 = zext i12 %shl_ln67_22

]]></Node>
<StgValue><ssdm name="zext_ln67_23"/></StgValue>
</operation>

<operation id="4139" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2495 %add_ln67_57 = add i64 %zext_ln67_23, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_57"/></StgValue>
</operation>

<operation id="4140" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2496 %trunc_ln67_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_22"/></StgValue>
</operation>

<operation id="4141" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="62">
<![CDATA[
.split8:2497 %sext_ln67_23 = sext i62 %trunc_ln67_22

]]></Node>
<StgValue><ssdm name="sext_ln67_23"/></StgValue>
</operation>

<operation id="4142" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2498 %gmem0_addr_142 = getelementptr i32 %gmem0, i64 %sext_ln67_23

]]></Node>
<StgValue><ssdm name="gmem0_addr_142"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="4143" st_id="146" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2221 %add3_3 = fadd i32 %add_3, i32 %add2_3_2

]]></Node>
<StgValue><ssdm name="add3_3"/></StgValue>
</operation>

<operation id="4144" st_id="146" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2286 %add1_4 = fadd i32 %add9_4, i32 %mul6_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>

<operation id="4145" st_id="146" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2335 %add8_4_1 = fadd i32 %add7_4_1, i32 %mul4_4_1

]]></Node>
<StgValue><ssdm name="add8_4_1"/></StgValue>
</operation>

<operation id="4146" st_id="146" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2394 %mul3_4_2 = fmul i32 %Layer2_Weights_CPU_load_134, i32 %bitcast_ln64_22

]]></Node>
<StgValue><ssdm name="mul3_4_2"/></StgValue>
</operation>

<operation id="4147" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="32">
<![CDATA[
.split8:2405 %bitcast_ln65_22 = bitcast i32 %gmem0_addr_134_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_22"/></StgValue>
</operation>

<operation id="4148" st_id="146" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2406 %mul4_4_2 = fmul i32 %Layer2_Weights_CPU_load_135, i32 %bitcast_ln65_22

]]></Node>
<StgValue><ssdm name="mul4_4_2"/></StgValue>
</operation>

<operation id="4149" st_id="146" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2416 %gmem0_addr_135_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_135

]]></Node>
<StgValue><ssdm name="gmem0_addr_135_read"/></StgValue>
</operation>

<operation id="4150" st_id="146" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2427 %gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_136_req"/></StgValue>
</operation>

<operation id="4151" st_id="146" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2440 %gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_137_req"/></StgValue>
</operation>

<operation id="4152" st_id="146" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2452 %gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_138_req"/></StgValue>
</operation>

<operation id="4153" st_id="146" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2463 %gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_139_req"/></StgValue>
</operation>

<operation id="4154" st_id="146" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2475 %gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_140_req"/></StgValue>
</operation>

<operation id="4155" st_id="146" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2487 %gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_141_req"/></StgValue>
</operation>

<operation id="4156" st_id="146" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2499 %gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_142_req"/></StgValue>
</operation>

<operation id="4157" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2504 %add_ln68_54 = add i9 %zext_ln63_40, i9 336

]]></Node>
<StgValue><ssdm name="add_ln68_54"/></StgValue>
</operation>

<operation id="4158" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2505 %tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_54, i2 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4159" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="12" op_0_bw="11">
<![CDATA[
.split8:2506 %sext_ln68_43 = sext i11 %tmp_24

]]></Node>
<StgValue><ssdm name="sext_ln68_43"/></StgValue>
</operation>

<operation id="4160" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="12">
<![CDATA[
.split8:2507 %zext_ln68_23 = zext i12 %sext_ln68_43

]]></Node>
<StgValue><ssdm name="zext_ln68_23"/></StgValue>
</operation>

<operation id="4161" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2508 %add_ln68_55 = add i64 %zext_ln68_23, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_55"/></StgValue>
</operation>

<operation id="4162" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2509 %trunc_ln68_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_55, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_22"/></StgValue>
</operation>

<operation id="4163" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="64" op_0_bw="62">
<![CDATA[
.split8:2510 %sext_ln68_23 = sext i62 %trunc_ln68_22

]]></Node>
<StgValue><ssdm name="sext_ln68_23"/></StgValue>
</operation>

<operation id="4164" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2511 %gmem0_addr_143 = getelementptr i32 %gmem0, i64 %sext_ln68_23

]]></Node>
<StgValue><ssdm name="gmem0_addr_143"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="4165" st_id="147" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2221 %add3_3 = fadd i32 %add_3, i32 %add2_3_2

]]></Node>
<StgValue><ssdm name="add3_3"/></StgValue>
</operation>

<operation id="4166" st_id="147" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2286 %add1_4 = fadd i32 %add9_4, i32 %mul6_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>

<operation id="4167" st_id="147" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2395 %add7_4_2 = fadd i32 %mul2_4_2, i32 %mul3_4_2

]]></Node>
<StgValue><ssdm name="add7_4_2"/></StgValue>
</operation>

<operation id="4168" st_id="147" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2406 %mul4_4_2 = fmul i32 %Layer2_Weights_CPU_load_135, i32 %bitcast_ln65_22

]]></Node>
<StgValue><ssdm name="mul4_4_2"/></StgValue>
</operation>

<operation id="4169" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32">
<![CDATA[
.split8:2417 %bitcast_ln66_22 = bitcast i32 %gmem0_addr_135_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_22"/></StgValue>
</operation>

<operation id="4170" st_id="147" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2418 %mul5_4_2 = fmul i32 %Layer2_Weights_CPU_load_136, i32 %bitcast_ln66_22

]]></Node>
<StgValue><ssdm name="mul5_4_2"/></StgValue>
</operation>

<operation id="4171" st_id="147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2428 %gmem0_addr_136_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_136

]]></Node>
<StgValue><ssdm name="gmem0_addr_136_read"/></StgValue>
</operation>

<operation id="4172" st_id="147" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2440 %gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_137_req"/></StgValue>
</operation>

<operation id="4173" st_id="147" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2452 %gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_138_req"/></StgValue>
</operation>

<operation id="4174" st_id="147" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2463 %gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_139_req"/></StgValue>
</operation>

<operation id="4175" st_id="147" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2475 %gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_140_req"/></StgValue>
</operation>

<operation id="4176" st_id="147" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2487 %gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_141_req"/></StgValue>
</operation>

<operation id="4177" st_id="147" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2499 %gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_142_req"/></StgValue>
</operation>

<operation id="4178" st_id="147" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2512 %gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_143_req"/></StgValue>
</operation>

<operation id="4179" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:2518 %shl_ln63_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_57, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_24"/></StgValue>
</operation>

<operation id="4180" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="64" op_0_bw="10">
<![CDATA[
.split8:2519 %zext_ln63_45 = zext i10 %shl_ln63_24

]]></Node>
<StgValue><ssdm name="zext_ln63_45"/></StgValue>
</operation>

<operation id="4181" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2520 %add_ln63_58 = add i64 %zext_ln63_45, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln63_58"/></StgValue>
</operation>

<operation id="4182" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2521 %trunc_ln63_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_58, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_23"/></StgValue>
</operation>

<operation id="4183" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="64" op_0_bw="62">
<![CDATA[
.split8:2522 %sext_ln63_24 = sext i62 %trunc_ln63_23

]]></Node>
<StgValue><ssdm name="sext_ln63_24"/></StgValue>
</operation>

<operation id="4184" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2523 %gmem0_addr_144 = getelementptr i32 %gmem0, i64 %sext_ln63_24

]]></Node>
<StgValue><ssdm name="gmem0_addr_144"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="4185" st_id="148" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2221 %add3_3 = fadd i32 %add_3, i32 %add2_3_2

]]></Node>
<StgValue><ssdm name="add3_3"/></StgValue>
</operation>

<operation id="4186" st_id="148" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2347 %add9_4_1 = fadd i32 %add8_4_1, i32 %mul5_4_1

]]></Node>
<StgValue><ssdm name="add9_4_1"/></StgValue>
</operation>

<operation id="4187" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32">
<![CDATA[
.split8:2370 %bitcast_ln68_21 = bitcast i32 %gmem0_addr_131_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_21"/></StgValue>
</operation>

<operation id="4188" st_id="148" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2371 %mul7_4_1 = fmul i32 %Layer2_Weights_CPU_load_132, i32 %bitcast_ln68_21

]]></Node>
<StgValue><ssdm name="mul7_4_1"/></StgValue>
</operation>

<operation id="4189" st_id="148" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2395 %add7_4_2 = fadd i32 %mul2_4_2, i32 %mul3_4_2

]]></Node>
<StgValue><ssdm name="add7_4_2"/></StgValue>
</operation>

<operation id="4190" st_id="148" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2418 %mul5_4_2 = fmul i32 %Layer2_Weights_CPU_load_136, i32 %bitcast_ln66_22

]]></Node>
<StgValue><ssdm name="mul5_4_2"/></StgValue>
</operation>

<operation id="4191" st_id="148" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2441 %gmem0_addr_137_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_137

]]></Node>
<StgValue><ssdm name="gmem0_addr_137_read"/></StgValue>
</operation>

<operation id="4192" st_id="148" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2452 %gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_138_req"/></StgValue>
</operation>

<operation id="4193" st_id="148" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2463 %gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_139_req"/></StgValue>
</operation>

<operation id="4194" st_id="148" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2475 %gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_140_req"/></StgValue>
</operation>

<operation id="4195" st_id="148" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2487 %gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_141_req"/></StgValue>
</operation>

<operation id="4196" st_id="148" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2499 %gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_142_req"/></StgValue>
</operation>

<operation id="4197" st_id="148" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2512 %gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_143_req"/></StgValue>
</operation>

<operation id="4198" st_id="148" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2524 %gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_144_req"/></StgValue>
</operation>

<operation id="4199" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2528 %add_ln64_58 = add i9 %zext_ln63_40, i9 173

]]></Node>
<StgValue><ssdm name="add_ln64_58"/></StgValue>
</operation>

<operation id="4200" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2529 %shl_ln64_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_58, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_23"/></StgValue>
</operation>

<operation id="4201" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="64" op_0_bw="11">
<![CDATA[
.split8:2530 %zext_ln64_42 = zext i11 %shl_ln64_23

]]></Node>
<StgValue><ssdm name="zext_ln64_42"/></StgValue>
</operation>

<operation id="4202" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2531 %add_ln64_59 = add i64 %zext_ln64_42, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln64_59"/></StgValue>
</operation>

<operation id="4203" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2532 %trunc_ln64_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_59, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_23"/></StgValue>
</operation>

<operation id="4204" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="62">
<![CDATA[
.split8:2533 %sext_ln64_24 = sext i62 %trunc_ln64_23

]]></Node>
<StgValue><ssdm name="sext_ln64_24"/></StgValue>
</operation>

<operation id="4205" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2534 %gmem0_addr_145 = getelementptr i32 %gmem0, i64 %sext_ln64_24

]]></Node>
<StgValue><ssdm name="gmem0_addr_145"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="4206" st_id="149" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2299 %add2_4 = fadd i32 %add1_4, i32 %mul7_4

]]></Node>
<StgValue><ssdm name="add2_4"/></StgValue>
</operation>

<operation id="4207" st_id="149" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2347 %add9_4_1 = fadd i32 %add8_4_1, i32 %mul5_4_1

]]></Node>
<StgValue><ssdm name="add9_4_1"/></StgValue>
</operation>

<operation id="4208" st_id="149" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2371 %mul7_4_1 = fmul i32 %Layer2_Weights_CPU_load_132, i32 %bitcast_ln68_21

]]></Node>
<StgValue><ssdm name="mul7_4_1"/></StgValue>
</operation>

<operation id="4209" st_id="149" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2395 %add7_4_2 = fadd i32 %mul2_4_2, i32 %mul3_4_2

]]></Node>
<StgValue><ssdm name="add7_4_2"/></StgValue>
</operation>

<operation id="4210" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32">
<![CDATA[
.split8:2429 %bitcast_ln67_22 = bitcast i32 %gmem0_addr_136_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_22"/></StgValue>
</operation>

<operation id="4211" st_id="149" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2430 %mul6_4_2 = fmul i32 %Layer2_Weights_CPU_load_137, i32 %bitcast_ln67_22

]]></Node>
<StgValue><ssdm name="mul6_4_2"/></StgValue>
</operation>

<operation id="4212" st_id="149" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2453 %gmem0_addr_138_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_138

]]></Node>
<StgValue><ssdm name="gmem0_addr_138_read"/></StgValue>
</operation>

<operation id="4213" st_id="149" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2463 %gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_139_req"/></StgValue>
</operation>

<operation id="4214" st_id="149" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2475 %gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_140_req"/></StgValue>
</operation>

<operation id="4215" st_id="149" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2487 %gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_141_req"/></StgValue>
</operation>

<operation id="4216" st_id="149" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2499 %gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_142_req"/></StgValue>
</operation>

<operation id="4217" st_id="149" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2512 %gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_143_req"/></StgValue>
</operation>

<operation id="4218" st_id="149" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2524 %gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_144_req"/></StgValue>
</operation>

<operation id="4219" st_id="149" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2535 %gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_145_req"/></StgValue>
</operation>

<operation id="4220" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2540 %add_ln65_58 = add i9 %zext_ln63_40, i9 342

]]></Node>
<StgValue><ssdm name="add_ln65_58"/></StgValue>
</operation>

<operation id="4221" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2541 %shl_ln65_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_58, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65_21"/></StgValue>
</operation>

<operation id="4222" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="64" op_0_bw="11">
<![CDATA[
.split8:2542 %zext_ln65_24 = zext i11 %shl_ln65_21

]]></Node>
<StgValue><ssdm name="zext_ln65_24"/></StgValue>
</operation>

<operation id="4223" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2543 %add_ln65_59 = add i64 %zext_ln65_24, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln65_59"/></StgValue>
</operation>

<operation id="4224" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2544 %trunc_ln65_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_59, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_23"/></StgValue>
</operation>

<operation id="4225" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="64" op_0_bw="62">
<![CDATA[
.split8:2545 %sext_ln65_24 = sext i62 %trunc_ln65_23

]]></Node>
<StgValue><ssdm name="sext_ln65_24"/></StgValue>
</operation>

<operation id="4226" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2546 %gmem0_addr_146 = getelementptr i32 %gmem0, i64 %sext_ln65_24

]]></Node>
<StgValue><ssdm name="gmem0_addr_146"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="4227" st_id="150" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2299 %add2_4 = fadd i32 %add1_4, i32 %mul7_4

]]></Node>
<StgValue><ssdm name="add2_4"/></StgValue>
</operation>

<operation id="4228" st_id="150" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2347 %add9_4_1 = fadd i32 %add8_4_1, i32 %mul5_4_1

]]></Node>
<StgValue><ssdm name="add9_4_1"/></StgValue>
</operation>

<operation id="4229" st_id="150" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2407 %add8_4_2 = fadd i32 %add7_4_2, i32 %mul4_4_2

]]></Node>
<StgValue><ssdm name="add8_4_2"/></StgValue>
</operation>

<operation id="4230" st_id="150" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2430 %mul6_4_2 = fmul i32 %Layer2_Weights_CPU_load_137, i32 %bitcast_ln67_22

]]></Node>
<StgValue><ssdm name="mul6_4_2"/></StgValue>
</operation>

<operation id="4231" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32">
<![CDATA[
.split8:2454 %bitcast_ln63_23 = bitcast i32 %gmem0_addr_138_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_23"/></StgValue>
</operation>

<operation id="4232" st_id="150" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2455 %mul2_4_3 = fmul i32 %Layer2_Weights_CPU_load_139, i32 %bitcast_ln63_23

]]></Node>
<StgValue><ssdm name="mul2_4_3"/></StgValue>
</operation>

<operation id="4233" st_id="150" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2464 %gmem0_addr_139_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_139

]]></Node>
<StgValue><ssdm name="gmem0_addr_139_read"/></StgValue>
</operation>

<operation id="4234" st_id="150" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2475 %gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_140_req"/></StgValue>
</operation>

<operation id="4235" st_id="150" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2487 %gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_141_req"/></StgValue>
</operation>

<operation id="4236" st_id="150" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2499 %gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_142_req"/></StgValue>
</operation>

<operation id="4237" st_id="150" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2512 %gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_143_req"/></StgValue>
</operation>

<operation id="4238" st_id="150" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2524 %gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_144_req"/></StgValue>
</operation>

<operation id="4239" st_id="150" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2535 %gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_145_req"/></StgValue>
</operation>

<operation id="4240" st_id="150" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2547 %gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_146_req"/></StgValue>
</operation>

<operation id="4241" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2552 %add_ln66_58 = add i10 %zext_ln63_39, i10 511

]]></Node>
<StgValue><ssdm name="add_ln66_58"/></StgValue>
</operation>

<operation id="4242" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2553 %shl_ln66_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_58, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln66_23"/></StgValue>
</operation>

<operation id="4243" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="64" op_0_bw="12">
<![CDATA[
.split8:2554 %zext_ln66_24 = zext i12 %shl_ln66_23

]]></Node>
<StgValue><ssdm name="zext_ln66_24"/></StgValue>
</operation>

<operation id="4244" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2555 %add_ln66_59 = add i64 %zext_ln66_24, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln66_59"/></StgValue>
</operation>

<operation id="4245" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2556 %trunc_ln66_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_59, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_23"/></StgValue>
</operation>

<operation id="4246" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="64" op_0_bw="62">
<![CDATA[
.split8:2557 %sext_ln66_24 = sext i62 %trunc_ln66_23

]]></Node>
<StgValue><ssdm name="sext_ln66_24"/></StgValue>
</operation>

<operation id="4247" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2558 %gmem0_addr_147 = getelementptr i32 %gmem0, i64 %sext_ln66_24

]]></Node>
<StgValue><ssdm name="gmem0_addr_147"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="4248" st_id="151" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2299 %add2_4 = fadd i32 %add1_4, i32 %mul7_4

]]></Node>
<StgValue><ssdm name="add2_4"/></StgValue>
</operation>

<operation id="4249" st_id="151" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2359 %add1_4_1 = fadd i32 %add9_4_1, i32 %mul6_4_1

]]></Node>
<StgValue><ssdm name="add1_4_1"/></StgValue>
</operation>

<operation id="4250" st_id="151" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2407 %add8_4_2 = fadd i32 %add7_4_2, i32 %mul4_4_2

]]></Node>
<StgValue><ssdm name="add8_4_2"/></StgValue>
</operation>

<operation id="4251" st_id="151" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2455 %mul2_4_3 = fmul i32 %Layer2_Weights_CPU_load_139, i32 %bitcast_ln63_23

]]></Node>
<StgValue><ssdm name="mul2_4_3"/></StgValue>
</operation>

<operation id="4252" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="32">
<![CDATA[
.split8:2465 %bitcast_ln64_23 = bitcast i32 %gmem0_addr_139_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_23"/></StgValue>
</operation>

<operation id="4253" st_id="151" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2466 %mul3_4_3 = fmul i32 %Layer2_Weights_CPU_load_140, i32 %bitcast_ln64_23

]]></Node>
<StgValue><ssdm name="mul3_4_3"/></StgValue>
</operation>

<operation id="4254" st_id="151" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2476 %gmem0_addr_140_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_140

]]></Node>
<StgValue><ssdm name="gmem0_addr_140_read"/></StgValue>
</operation>

<operation id="4255" st_id="151" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2487 %gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_141_req"/></StgValue>
</operation>

<operation id="4256" st_id="151" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2499 %gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_142_req"/></StgValue>
</operation>

<operation id="4257" st_id="151" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2512 %gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_143_req"/></StgValue>
</operation>

<operation id="4258" st_id="151" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2524 %gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_144_req"/></StgValue>
</operation>

<operation id="4259" st_id="151" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2535 %gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_145_req"/></StgValue>
</operation>

<operation id="4260" st_id="151" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2547 %gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_146_req"/></StgValue>
</operation>

<operation id="4261" st_id="151" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2559 %gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_147_req"/></StgValue>
</operation>

<operation id="4262" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:2564 %add_ln67_58 = add i10 %zext_ln63_39, i10 680

]]></Node>
<StgValue><ssdm name="add_ln67_58"/></StgValue>
</operation>

<operation id="4263" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split8:2565 %shl_ln67_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_58, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln67_23"/></StgValue>
</operation>

<operation id="4264" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="64" op_0_bw="12">
<![CDATA[
.split8:2566 %zext_ln67_24 = zext i12 %shl_ln67_23

]]></Node>
<StgValue><ssdm name="zext_ln67_24"/></StgValue>
</operation>

<operation id="4265" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2567 %add_ln67_59 = add i64 %zext_ln67_24, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln67_59"/></StgValue>
</operation>

<operation id="4266" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2568 %trunc_ln67_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_59, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_23"/></StgValue>
</operation>

<operation id="4267" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="64" op_0_bw="62">
<![CDATA[
.split8:2569 %sext_ln67_24 = sext i62 %trunc_ln67_23

]]></Node>
<StgValue><ssdm name="sext_ln67_24"/></StgValue>
</operation>

<operation id="4268" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2570 %gmem0_addr_148 = getelementptr i32 %gmem0, i64 %sext_ln67_24

]]></Node>
<StgValue><ssdm name="gmem0_addr_148"/></StgValue>
</operation>

<operation id="4269" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:2576 %add_ln68_56 = add i9 %zext_ln63_40, i9 337

]]></Node>
<StgValue><ssdm name="add_ln68_56"/></StgValue>
</operation>

<operation id="4270" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2577 %tmp_25 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_56, i2 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4271" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="12" op_0_bw="11">
<![CDATA[
.split8:2578 %sext_ln68_44 = sext i11 %tmp_25

]]></Node>
<StgValue><ssdm name="sext_ln68_44"/></StgValue>
</operation>

<operation id="4272" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="12">
<![CDATA[
.split8:2579 %zext_ln68_24 = zext i12 %sext_ln68_44

]]></Node>
<StgValue><ssdm name="zext_ln68_24"/></StgValue>
</operation>

<operation id="4273" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2580 %add_ln68_57 = add i64 %zext_ln68_24, i64 %Layer2_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="add_ln68_57"/></StgValue>
</operation>

<operation id="4274" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:2581 %trunc_ln68_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_23"/></StgValue>
</operation>

<operation id="4275" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="64" op_0_bw="62">
<![CDATA[
.split8:2582 %sext_ln68_24 = sext i62 %trunc_ln68_23

]]></Node>
<StgValue><ssdm name="sext_ln68_24"/></StgValue>
</operation>

<operation id="4276" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split8:2583 %gmem0_addr_149 = getelementptr i32 %gmem0, i64 %sext_ln68_24

]]></Node>
<StgValue><ssdm name="gmem0_addr_149"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="4277" st_id="152" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1490 %somme_2_1 = fadd i32 %somme_2, i32 %add5_1

]]></Node>
<StgValue><ssdm name="somme_2_1"/></StgValue>
</operation>

<operation id="4278" st_id="152" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2359 %add1_4_1 = fadd i32 %add9_4_1, i32 %mul6_4_1

]]></Node>
<StgValue><ssdm name="add1_4_1"/></StgValue>
</operation>

<operation id="4279" st_id="152" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2407 %add8_4_2 = fadd i32 %add7_4_2, i32 %mul4_4_2

]]></Node>
<StgValue><ssdm name="add8_4_2"/></StgValue>
</operation>

<operation id="4280" st_id="152" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2466 %mul3_4_3 = fmul i32 %Layer2_Weights_CPU_load_140, i32 %bitcast_ln64_23

]]></Node>
<StgValue><ssdm name="mul3_4_3"/></StgValue>
</operation>

<operation id="4281" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="32">
<![CDATA[
.split8:2477 %bitcast_ln65_23 = bitcast i32 %gmem0_addr_140_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_23"/></StgValue>
</operation>

<operation id="4282" st_id="152" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2478 %mul4_4_3 = fmul i32 %Layer2_Weights_CPU_load_141, i32 %bitcast_ln65_23

]]></Node>
<StgValue><ssdm name="mul4_4_3"/></StgValue>
</operation>

<operation id="4283" st_id="152" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2488 %gmem0_addr_141_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_141

]]></Node>
<StgValue><ssdm name="gmem0_addr_141_read"/></StgValue>
</operation>

<operation id="4284" st_id="152" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2499 %gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_142_req"/></StgValue>
</operation>

<operation id="4285" st_id="152" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2512 %gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_143_req"/></StgValue>
</operation>

<operation id="4286" st_id="152" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2524 %gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_144_req"/></StgValue>
</operation>

<operation id="4287" st_id="152" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2535 %gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_145_req"/></StgValue>
</operation>

<operation id="4288" st_id="152" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2547 %gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_146_req"/></StgValue>
</operation>

<operation id="4289" st_id="152" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2559 %gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_147_req"/></StgValue>
</operation>

<operation id="4290" st_id="152" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2571 %gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_148_req"/></StgValue>
</operation>

<operation id="4291" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4677:0 %add_ln56 = add i3 %select_ln55, i3 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="4292" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4677:2 %select_ln55_34 = select i1 %icmp_ln55, i6 1, i6 %add_ln55_1

]]></Node>
<StgValue><ssdm name="select_ln55_34"/></StgValue>
</operation>

<operation id="4293" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="0">
<![CDATA[
.split4677:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="4294" st_id="153" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1490 %somme_2_1 = fadd i32 %somme_2, i32 %add5_1

]]></Node>
<StgValue><ssdm name="somme_2_1"/></StgValue>
</operation>

<operation id="4295" st_id="153" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2359 %add1_4_1 = fadd i32 %add9_4_1, i32 %mul6_4_1

]]></Node>
<StgValue><ssdm name="add1_4_1"/></StgValue>
</operation>

<operation id="4296" st_id="153" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2467 %add7_4_3 = fadd i32 %mul2_4_3, i32 %mul3_4_3

]]></Node>
<StgValue><ssdm name="add7_4_3"/></StgValue>
</operation>

<operation id="4297" st_id="153" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2478 %mul4_4_3 = fmul i32 %Layer2_Weights_CPU_load_141, i32 %bitcast_ln65_23

]]></Node>
<StgValue><ssdm name="mul4_4_3"/></StgValue>
</operation>

<operation id="4298" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32">
<![CDATA[
.split8:2489 %bitcast_ln66_23 = bitcast i32 %gmem0_addr_141_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_23"/></StgValue>
</operation>

<operation id="4299" st_id="153" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2490 %mul5_4_3 = fmul i32 %Layer2_Weights_CPU_load_142, i32 %bitcast_ln66_23

]]></Node>
<StgValue><ssdm name="mul5_4_3"/></StgValue>
</operation>

<operation id="4300" st_id="153" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2500 %gmem0_addr_142_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_142

]]></Node>
<StgValue><ssdm name="gmem0_addr_142_read"/></StgValue>
</operation>

<operation id="4301" st_id="153" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2512 %gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_143_req"/></StgValue>
</operation>

<operation id="4302" st_id="153" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2524 %gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_144_req"/></StgValue>
</operation>

<operation id="4303" st_id="153" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2535 %gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_145_req"/></StgValue>
</operation>

<operation id="4304" st_id="153" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2547 %gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_146_req"/></StgValue>
</operation>

<operation id="4305" st_id="153" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2559 %gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_147_req"/></StgValue>
</operation>

<operation id="4306" st_id="153" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2571 %gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_148_req"/></StgValue>
</operation>

<operation id="4307" st_id="153" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2584 %gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_149_req"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="4308" st_id="154" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1490 %somme_2_1 = fadd i32 %somme_2, i32 %add5_1

]]></Node>
<StgValue><ssdm name="somme_2_1"/></StgValue>
</operation>

<operation id="4309" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32">
<![CDATA[
.split8:1850 %bitcast_ln68_14 = bitcast i32 %gmem0_addr_89_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_14"/></StgValue>
</operation>

<operation id="4310" st_id="154" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1851 %mul7_2_4 = fmul i32 %Layer2_Weights_CPU_load_90, i32 %bitcast_ln68_14

]]></Node>
<StgValue><ssdm name="mul7_2_4"/></StgValue>
</operation>

<operation id="4311" st_id="154" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2419 %add9_4_2 = fadd i32 %add8_4_2, i32 %mul5_4_2

]]></Node>
<StgValue><ssdm name="add9_4_2"/></StgValue>
</operation>

<operation id="4312" st_id="154" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2467 %add7_4_3 = fadd i32 %mul2_4_3, i32 %mul3_4_3

]]></Node>
<StgValue><ssdm name="add7_4_3"/></StgValue>
</operation>

<operation id="4313" st_id="154" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2490 %mul5_4_3 = fmul i32 %Layer2_Weights_CPU_load_142, i32 %bitcast_ln66_23

]]></Node>
<StgValue><ssdm name="mul5_4_3"/></StgValue>
</operation>

<operation id="4314" st_id="154" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2513 %gmem0_addr_143_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_143

]]></Node>
<StgValue><ssdm name="gmem0_addr_143_read"/></StgValue>
</operation>

<operation id="4315" st_id="154" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2524 %gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_144_req"/></StgValue>
</operation>

<operation id="4316" st_id="154" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2535 %gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_145_req"/></StgValue>
</operation>

<operation id="4317" st_id="154" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2547 %gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_146_req"/></StgValue>
</operation>

<operation id="4318" st_id="154" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2559 %gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_147_req"/></StgValue>
</operation>

<operation id="4319" st_id="154" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2571 %gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_148_req"/></StgValue>
</operation>

<operation id="4320" st_id="154" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2584 %gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_149_req"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="4321" st_id="155" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1851 %mul7_2_4 = fmul i32 %Layer2_Weights_CPU_load_90, i32 %bitcast_ln68_14

]]></Node>
<StgValue><ssdm name="mul7_2_4"/></StgValue>
</operation>

<operation id="4322" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32">
<![CDATA[
.split8:2145 %bitcast_ln68_18 = bitcast i32 %gmem0_addr_113_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_18"/></StgValue>
</operation>

<operation id="4323" st_id="155" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2146 %mul7_3_3 = fmul i32 %Layer2_Weights_CPU_load_114, i32 %bitcast_ln68_18

]]></Node>
<StgValue><ssdm name="mul7_3_3"/></StgValue>
</operation>

<operation id="4324" st_id="155" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2372 %add2_4_1 = fadd i32 %add1_4_1, i32 %mul7_4_1

]]></Node>
<StgValue><ssdm name="add2_4_1"/></StgValue>
</operation>

<operation id="4325" st_id="155" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2419 %add9_4_2 = fadd i32 %add8_4_2, i32 %mul5_4_2

]]></Node>
<StgValue><ssdm name="add9_4_2"/></StgValue>
</operation>

<operation id="4326" st_id="155" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2467 %add7_4_3 = fadd i32 %mul2_4_3, i32 %mul3_4_3

]]></Node>
<StgValue><ssdm name="add7_4_3"/></StgValue>
</operation>

<operation id="4327" st_id="155" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2525 %gmem0_addr_144_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_144

]]></Node>
<StgValue><ssdm name="gmem0_addr_144_read"/></StgValue>
</operation>

<operation id="4328" st_id="155" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2535 %gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_145_req"/></StgValue>
</operation>

<operation id="4329" st_id="155" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2547 %gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_146_req"/></StgValue>
</operation>

<operation id="4330" st_id="155" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2559 %gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_147_req"/></StgValue>
</operation>

<operation id="4331" st_id="155" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2571 %gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_148_req"/></StgValue>
</operation>

<operation id="4332" st_id="155" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2584 %gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_149_req"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="4333" st_id="156" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2146 %mul7_3_3 = fmul i32 %Layer2_Weights_CPU_load_114, i32 %bitcast_ln68_18

]]></Node>
<StgValue><ssdm name="mul7_3_3"/></StgValue>
</operation>

<operation id="4334" st_id="156" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2372 %add2_4_1 = fadd i32 %add1_4_1, i32 %mul7_4_1

]]></Node>
<StgValue><ssdm name="add2_4_1"/></StgValue>
</operation>

<operation id="4335" st_id="156" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2419 %add9_4_2 = fadd i32 %add8_4_2, i32 %mul5_4_2

]]></Node>
<StgValue><ssdm name="add9_4_2"/></StgValue>
</operation>

<operation id="4336" st_id="156" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2479 %add8_4_3 = fadd i32 %add7_4_3, i32 %mul4_4_3

]]></Node>
<StgValue><ssdm name="add8_4_3"/></StgValue>
</operation>

<operation id="4337" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32">
<![CDATA[
.split8:2526 %bitcast_ln63_24 = bitcast i32 %gmem0_addr_144_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_24"/></StgValue>
</operation>

<operation id="4338" st_id="156" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2527 %mul2_4_4 = fmul i32 %Layer2_Weights_CPU_load_145, i32 %bitcast_ln63_24

]]></Node>
<StgValue><ssdm name="mul2_4_4"/></StgValue>
</operation>

<operation id="4339" st_id="156" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2536 %gmem0_addr_145_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_145

]]></Node>
<StgValue><ssdm name="gmem0_addr_145_read"/></StgValue>
</operation>

<operation id="4340" st_id="156" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2547 %gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_146_req"/></StgValue>
</operation>

<operation id="4341" st_id="156" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2559 %gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_147_req"/></StgValue>
</operation>

<operation id="4342" st_id="156" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2571 %gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_148_req"/></StgValue>
</operation>

<operation id="4343" st_id="156" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2584 %gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_149_req"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="4344" st_id="157" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2372 %add2_4_1 = fadd i32 %add1_4_1, i32 %mul7_4_1

]]></Node>
<StgValue><ssdm name="add2_4_1"/></StgValue>
</operation>

<operation id="4345" st_id="157" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2431 %add1_4_2 = fadd i32 %add9_4_2, i32 %mul6_4_2

]]></Node>
<StgValue><ssdm name="add1_4_2"/></StgValue>
</operation>

<operation id="4346" st_id="157" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2479 %add8_4_3 = fadd i32 %add7_4_3, i32 %mul4_4_3

]]></Node>
<StgValue><ssdm name="add8_4_3"/></StgValue>
</operation>

<operation id="4347" st_id="157" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2527 %mul2_4_4 = fmul i32 %Layer2_Weights_CPU_load_145, i32 %bitcast_ln63_24

]]></Node>
<StgValue><ssdm name="mul2_4_4"/></StgValue>
</operation>

<operation id="4348" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="32">
<![CDATA[
.split8:2537 %bitcast_ln64_24 = bitcast i32 %gmem0_addr_145_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_24"/></StgValue>
</operation>

<operation id="4349" st_id="157" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2538 %mul3_4_4 = fmul i32 %Layer2_Weights_CPU_load_146, i32 %bitcast_ln64_24

]]></Node>
<StgValue><ssdm name="mul3_4_4"/></StgValue>
</operation>

<operation id="4350" st_id="157" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2548 %gmem0_addr_146_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_146

]]></Node>
<StgValue><ssdm name="gmem0_addr_146_read"/></StgValue>
</operation>

<operation id="4351" st_id="157" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2559 %gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_147_req"/></StgValue>
</operation>

<operation id="4352" st_id="157" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2571 %gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_148_req"/></StgValue>
</operation>

<operation id="4353" st_id="157" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2584 %gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_149_req"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="4354" st_id="158" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1852 %add2_2_4 = fadd i32 %add1_2_4, i32 %mul7_2_4

]]></Node>
<StgValue><ssdm name="add2_2_4"/></StgValue>
</operation>

<operation id="4355" st_id="158" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2431 %add1_4_2 = fadd i32 %add9_4_2, i32 %mul6_4_2

]]></Node>
<StgValue><ssdm name="add1_4_2"/></StgValue>
</operation>

<operation id="4356" st_id="158" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2479 %add8_4_3 = fadd i32 %add7_4_3, i32 %mul4_4_3

]]></Node>
<StgValue><ssdm name="add8_4_3"/></StgValue>
</operation>

<operation id="4357" st_id="158" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2538 %mul3_4_4 = fmul i32 %Layer2_Weights_CPU_load_146, i32 %bitcast_ln64_24

]]></Node>
<StgValue><ssdm name="mul3_4_4"/></StgValue>
</operation>

<operation id="4358" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32">
<![CDATA[
.split8:2549 %bitcast_ln65_24 = bitcast i32 %gmem0_addr_146_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65_24"/></StgValue>
</operation>

<operation id="4359" st_id="158" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2550 %mul4_4_4 = fmul i32 %Layer2_Weights_CPU_load_147, i32 %bitcast_ln65_24

]]></Node>
<StgValue><ssdm name="mul4_4_4"/></StgValue>
</operation>

<operation id="4360" st_id="158" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2560 %gmem0_addr_147_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_147

]]></Node>
<StgValue><ssdm name="gmem0_addr_147_read"/></StgValue>
</operation>

<operation id="4361" st_id="158" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2571 %gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_148_req"/></StgValue>
</operation>

<operation id="4362" st_id="158" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2584 %gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_149_req"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="4363" st_id="159" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1852 %add2_2_4 = fadd i32 %add1_2_4, i32 %mul7_2_4

]]></Node>
<StgValue><ssdm name="add2_2_4"/></StgValue>
</operation>

<operation id="4364" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="32">
<![CDATA[
.split8:2204 %bitcast_ln67_19 = bitcast i32 %gmem0_addr_118_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_19"/></StgValue>
</operation>

<operation id="4365" st_id="159" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2205 %mul6_3_4 = fmul i32 %Layer2_Weights_CPU_load_119, i32 %bitcast_ln67_19

]]></Node>
<StgValue><ssdm name="mul6_3_4"/></StgValue>
</operation>

<operation id="4366" st_id="159" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2431 %add1_4_2 = fadd i32 %add9_4_2, i32 %mul6_4_2

]]></Node>
<StgValue><ssdm name="add1_4_2"/></StgValue>
</operation>

<operation id="4367" st_id="159" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2539 %add7_4_4 = fadd i32 %mul2_4_4, i32 %mul3_4_4

]]></Node>
<StgValue><ssdm name="add7_4_4"/></StgValue>
</operation>

<operation id="4368" st_id="159" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2550 %mul4_4_4 = fmul i32 %Layer2_Weights_CPU_load_147, i32 %bitcast_ln65_24

]]></Node>
<StgValue><ssdm name="mul4_4_4"/></StgValue>
</operation>

<operation id="4369" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2572 %gmem0_addr_148_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_148

]]></Node>
<StgValue><ssdm name="gmem0_addr_148_read"/></StgValue>
</operation>

<operation id="4370" st_id="159" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8:2584 %gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_149_req"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="4371" st_id="160" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1852 %add2_2_4 = fadd i32 %add1_2_4, i32 %mul7_2_4

]]></Node>
<StgValue><ssdm name="add2_2_4"/></StgValue>
</operation>

<operation id="4372" st_id="160" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2205 %mul6_3_4 = fmul i32 %Layer2_Weights_CPU_load_119, i32 %bitcast_ln67_19

]]></Node>
<StgValue><ssdm name="mul6_3_4"/></StgValue>
</operation>

<operation id="4373" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32">
<![CDATA[
.split8:2442 %bitcast_ln68_22 = bitcast i32 %gmem0_addr_137_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_22"/></StgValue>
</operation>

<operation id="4374" st_id="160" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2443 %mul7_4_2 = fmul i32 %Layer2_Weights_CPU_load_138, i32 %bitcast_ln68_22

]]></Node>
<StgValue><ssdm name="mul7_4_2"/></StgValue>
</operation>

<operation id="4375" st_id="160" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2491 %add9_4_3 = fadd i32 %add8_4_3, i32 %mul5_4_3

]]></Node>
<StgValue><ssdm name="add9_4_3"/></StgValue>
</operation>

<operation id="4376" st_id="160" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2539 %add7_4_4 = fadd i32 %mul2_4_4, i32 %mul3_4_4

]]></Node>
<StgValue><ssdm name="add7_4_4"/></StgValue>
</operation>

<operation id="4377" st_id="160" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:2585 %gmem0_addr_149_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_149

]]></Node>
<StgValue><ssdm name="gmem0_addr_149_read"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="4378" st_id="161" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2147 %add2_3_3 = fadd i32 %add1_3_3, i32 %mul7_3_3

]]></Node>
<StgValue><ssdm name="add2_3_3"/></StgValue>
</operation>

<operation id="4379" st_id="161" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2443 %mul7_4_2 = fmul i32 %Layer2_Weights_CPU_load_138, i32 %bitcast_ln68_22

]]></Node>
<StgValue><ssdm name="mul7_4_2"/></StgValue>
</operation>

<operation id="4380" st_id="161" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2491 %add9_4_3 = fadd i32 %add8_4_3, i32 %mul5_4_3

]]></Node>
<StgValue><ssdm name="add9_4_3"/></StgValue>
</operation>

<operation id="4381" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32">
<![CDATA[
.split8:2501 %bitcast_ln67_23 = bitcast i32 %gmem0_addr_142_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_23"/></StgValue>
</operation>

<operation id="4382" st_id="161" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2502 %mul6_4_3 = fmul i32 %Layer2_Weights_CPU_load_143, i32 %bitcast_ln67_23

]]></Node>
<StgValue><ssdm name="mul6_4_3"/></StgValue>
</operation>

<operation id="4383" st_id="161" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2539 %add7_4_4 = fadd i32 %mul2_4_4, i32 %mul3_4_4

]]></Node>
<StgValue><ssdm name="add7_4_4"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="4384" st_id="162" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2147 %add2_3_3 = fadd i32 %add1_3_3, i32 %mul7_3_3

]]></Node>
<StgValue><ssdm name="add2_3_3"/></StgValue>
</operation>

<operation id="4385" st_id="162" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2491 %add9_4_3 = fadd i32 %add8_4_3, i32 %mul5_4_3

]]></Node>
<StgValue><ssdm name="add9_4_3"/></StgValue>
</operation>

<operation id="4386" st_id="162" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2502 %mul6_4_3 = fmul i32 %Layer2_Weights_CPU_load_143, i32 %bitcast_ln67_23

]]></Node>
<StgValue><ssdm name="mul6_4_3"/></StgValue>
</operation>

<operation id="4387" st_id="162" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2551 %add8_4_4 = fadd i32 %add7_4_4, i32 %mul4_4_4

]]></Node>
<StgValue><ssdm name="add8_4_4"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="4388" st_id="163" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2147 %add2_3_3 = fadd i32 %add1_3_3, i32 %mul7_3_3

]]></Node>
<StgValue><ssdm name="add2_3_3"/></StgValue>
</operation>

<operation id="4389" st_id="163" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2206 %add1_3_4 = fadd i32 %add9_3_4, i32 %mul6_3_4

]]></Node>
<StgValue><ssdm name="add1_3_4"/></StgValue>
</operation>

<operation id="4390" st_id="163" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2551 %add8_4_4 = fadd i32 %add7_4_4, i32 %mul4_4_4

]]></Node>
<StgValue><ssdm name="add8_4_4"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="4391" st_id="164" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2206 %add1_3_4 = fadd i32 %add9_3_4, i32 %mul6_3_4

]]></Node>
<StgValue><ssdm name="add1_3_4"/></StgValue>
</operation>

<operation id="4392" st_id="164" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2551 %add8_4_4 = fadd i32 %add7_4_4, i32 %mul4_4_4

]]></Node>
<StgValue><ssdm name="add8_4_4"/></StgValue>
</operation>

<operation id="4393" st_id="164" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2589 %add_4 = fadd i32 %add2_4, i32 %add2_4_1

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="4394" st_id="165" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2206 %add1_3_4 = fadd i32 %add9_3_4, i32 %mul6_3_4

]]></Node>
<StgValue><ssdm name="add1_3_4"/></StgValue>
</operation>

<operation id="4395" st_id="165" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2589 %add_4 = fadd i32 %add2_4, i32 %add2_4_1

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="4396" st_id="166" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2444 %add2_4_2 = fadd i32 %add1_4_2, i32 %mul7_4_2

]]></Node>
<StgValue><ssdm name="add2_4_2"/></StgValue>
</operation>

<operation id="4397" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="32">
<![CDATA[
.split8:2561 %bitcast_ln66_24 = bitcast i32 %gmem0_addr_147_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_24"/></StgValue>
</operation>

<operation id="4398" st_id="166" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2562 %mul5_4_4 = fmul i32 %Layer2_Weights_CPU_load_148, i32 %bitcast_ln66_24

]]></Node>
<StgValue><ssdm name="mul5_4_4"/></StgValue>
</operation>

<operation id="4399" st_id="166" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2589 %add_4 = fadd i32 %add2_4, i32 %add2_4_1

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="4400" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="32">
<![CDATA[
.split8:2217 %bitcast_ln68_19 = bitcast i32 %gmem0_addr_119_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_19"/></StgValue>
</operation>

<operation id="4401" st_id="167" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2218 %mul7_3_4 = fmul i32 %Layer2_Weights_CPU_load_120, i32 %bitcast_ln68_19

]]></Node>
<StgValue><ssdm name="mul7_3_4"/></StgValue>
</operation>

<operation id="4402" st_id="167" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2444 %add2_4_2 = fadd i32 %add1_4_2, i32 %mul7_4_2

]]></Node>
<StgValue><ssdm name="add2_4_2"/></StgValue>
</operation>

<operation id="4403" st_id="167" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2503 %add1_4_3 = fadd i32 %add9_4_3, i32 %mul6_4_3

]]></Node>
<StgValue><ssdm name="add1_4_3"/></StgValue>
</operation>

<operation id="4404" st_id="167" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2562 %mul5_4_4 = fmul i32 %Layer2_Weights_CPU_load_148, i32 %bitcast_ln66_24

]]></Node>
<StgValue><ssdm name="mul5_4_4"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="4405" st_id="168" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2218 %mul7_3_4 = fmul i32 %Layer2_Weights_CPU_load_120, i32 %bitcast_ln68_19

]]></Node>
<StgValue><ssdm name="mul7_3_4"/></StgValue>
</operation>

<operation id="4406" st_id="168" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2444 %add2_4_2 = fadd i32 %add1_4_2, i32 %mul7_4_2

]]></Node>
<StgValue><ssdm name="add2_4_2"/></StgValue>
</operation>

<operation id="4407" st_id="168" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2503 %add1_4_3 = fadd i32 %add9_4_3, i32 %mul6_4_3

]]></Node>
<StgValue><ssdm name="add1_4_3"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="4408" st_id="169" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2503 %add1_4_3 = fadd i32 %add9_4_3, i32 %mul6_4_3

]]></Node>
<StgValue><ssdm name="add1_4_3"/></StgValue>
</operation>

<operation id="4409" st_id="169" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2563 %add9_4_4 = fadd i32 %add8_4_4, i32 %mul5_4_4

]]></Node>
<StgValue><ssdm name="add9_4_4"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="4410" st_id="170" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1856 %add5_2 = fadd i32 %add4_2, i32 %add2_2_4

]]></Node>
<StgValue><ssdm name="add5_2"/></StgValue>
</operation>

<operation id="4411" st_id="170" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2563 %add9_4_4 = fadd i32 %add8_4_4, i32 %mul5_4_4

]]></Node>
<StgValue><ssdm name="add9_4_4"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="4412" st_id="171" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1856 %add5_2 = fadd i32 %add4_2, i32 %add2_2_4

]]></Node>
<StgValue><ssdm name="add5_2"/></StgValue>
</operation>

<operation id="4413" st_id="171" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2563 %add9_4_4 = fadd i32 %add8_4_4, i32 %mul5_4_4

]]></Node>
<StgValue><ssdm name="add9_4_4"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="4414" st_id="172" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1856 %add5_2 = fadd i32 %add4_2, i32 %add2_2_4

]]></Node>
<StgValue><ssdm name="add5_2"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="4415" st_id="173" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2222 %add4_3 = fadd i32 %add3_3, i32 %add2_3_3

]]></Node>
<StgValue><ssdm name="add4_3"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="4416" st_id="174" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2222 %add4_3 = fadd i32 %add3_3, i32 %add2_3_3

]]></Node>
<StgValue><ssdm name="add4_3"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="4417" st_id="175" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2222 %add4_3 = fadd i32 %add3_3, i32 %add2_3_3

]]></Node>
<StgValue><ssdm name="add4_3"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="4418" st_id="176" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2219 %add2_3_4 = fadd i32 %add1_3_4, i32 %mul7_3_4

]]></Node>
<StgValue><ssdm name="add2_3_4"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="4419" st_id="177" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2219 %add2_3_4 = fadd i32 %add1_3_4, i32 %mul7_3_4

]]></Node>
<StgValue><ssdm name="add2_3_4"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="4420" st_id="178" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2219 %add2_3_4 = fadd i32 %add1_3_4, i32 %mul7_3_4

]]></Node>
<StgValue><ssdm name="add2_3_4"/></StgValue>
</operation>

<operation id="4421" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32">
<![CDATA[
.split8:2514 %bitcast_ln68_23 = bitcast i32 %gmem0_addr_143_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_23"/></StgValue>
</operation>

<operation id="4422" st_id="178" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2515 %mul7_4_3 = fmul i32 %Layer2_Weights_CPU_load_144, i32 %bitcast_ln68_23

]]></Node>
<StgValue><ssdm name="mul7_4_3"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="4423" st_id="179" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2515 %mul7_4_3 = fmul i32 %Layer2_Weights_CPU_load_144, i32 %bitcast_ln68_23

]]></Node>
<StgValue><ssdm name="mul7_4_3"/></StgValue>
</operation>

<operation id="4424" st_id="179" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2590 %add3_4 = fadd i32 %add_4, i32 %add2_4_2

]]></Node>
<StgValue><ssdm name="add3_4"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="4425" st_id="180" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2590 %add3_4 = fadd i32 %add_4, i32 %add2_4_2

]]></Node>
<StgValue><ssdm name="add3_4"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="4426" st_id="181" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2590 %add3_4 = fadd i32 %add_4, i32 %add2_4_2

]]></Node>
<StgValue><ssdm name="add3_4"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">
</state>

<state id="183" st_id="183">
</state>

<state id="184" st_id="184">
</state>

<state id="185" st_id="185">
</state>

<state id="186" st_id="186">
</state>

<state id="187" st_id="187">
</state>

<state id="188" st_id="188">
</state>

<state id="189" st_id="189">

<operation id="4427" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="32">
<![CDATA[
.split8:2573 %bitcast_ln67_24 = bitcast i32 %gmem0_addr_148_read

]]></Node>
<StgValue><ssdm name="bitcast_ln67_24"/></StgValue>
</operation>

<operation id="4428" st_id="189" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2574 %mul6_4_4 = fmul i32 %Layer2_Weights_CPU_load_149, i32 %bitcast_ln67_24

]]></Node>
<StgValue><ssdm name="mul6_4_4"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="4429" st_id="190" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2574 %mul6_4_4 = fmul i32 %Layer2_Weights_CPU_load_149, i32 %bitcast_ln67_24

]]></Node>
<StgValue><ssdm name="mul6_4_4"/></StgValue>
</operation>

<operation id="4430" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="32">
<![CDATA[
.split8:2586 %bitcast_ln68_24 = bitcast i32 %gmem0_addr_149_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_24"/></StgValue>
</operation>

<operation id="4431" st_id="190" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2587 %mul7_4_4 = fmul i32 %Layer2_Weights_CPU_load_150, i32 %bitcast_ln68_24

]]></Node>
<StgValue><ssdm name="mul7_4_4"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="4432" st_id="191" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2516 %add2_4_3 = fadd i32 %add1_4_3, i32 %mul7_4_3

]]></Node>
<StgValue><ssdm name="add2_4_3"/></StgValue>
</operation>

<operation id="4433" st_id="191" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2587 %mul7_4_4 = fmul i32 %Layer2_Weights_CPU_load_150, i32 %bitcast_ln68_24

]]></Node>
<StgValue><ssdm name="mul7_4_4"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="4434" st_id="192" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2516 %add2_4_3 = fadd i32 %add1_4_3, i32 %mul7_4_3

]]></Node>
<StgValue><ssdm name="add2_4_3"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="4435" st_id="193" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2516 %add2_4_3 = fadd i32 %add1_4_3, i32 %mul7_4_3

]]></Node>
<StgValue><ssdm name="add2_4_3"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="4436" st_id="194" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2575 %add1_4_4 = fadd i32 %add9_4_4, i32 %mul6_4_4

]]></Node>
<StgValue><ssdm name="add1_4_4"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="4437" st_id="195" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2575 %add1_4_4 = fadd i32 %add9_4_4, i32 %mul6_4_4

]]></Node>
<StgValue><ssdm name="add1_4_4"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="4438" st_id="196" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2575 %add1_4_4 = fadd i32 %add9_4_4, i32 %mul6_4_4

]]></Node>
<StgValue><ssdm name="add1_4_4"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="4439" st_id="197" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1857 %somme_2_2 = fadd i32 %somme_2_1, i32 %add5_2

]]></Node>
<StgValue><ssdm name="somme_2_2"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="4440" st_id="198" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1857 %somme_2_2 = fadd i32 %somme_2_1, i32 %add5_2

]]></Node>
<StgValue><ssdm name="somme_2_2"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="4441" st_id="199" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:1857 %somme_2_2 = fadd i32 %somme_2_1, i32 %add5_2

]]></Node>
<StgValue><ssdm name="somme_2_2"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="4442" st_id="200" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2223 %add5_3 = fadd i32 %add4_3, i32 %add2_3_4

]]></Node>
<StgValue><ssdm name="add5_3"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="4443" st_id="201" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2223 %add5_3 = fadd i32 %add4_3, i32 %add2_3_4

]]></Node>
<StgValue><ssdm name="add5_3"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="4444" st_id="202" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2223 %add5_3 = fadd i32 %add4_3, i32 %add2_3_4

]]></Node>
<StgValue><ssdm name="add5_3"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="4445" st_id="203" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2591 %add4_4 = fadd i32 %add3_4, i32 %add2_4_3

]]></Node>
<StgValue><ssdm name="add4_4"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="4446" st_id="204" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2591 %add4_4 = fadd i32 %add3_4, i32 %add2_4_3

]]></Node>
<StgValue><ssdm name="add4_4"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="4447" st_id="205" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2591 %add4_4 = fadd i32 %add3_4, i32 %add2_4_3

]]></Node>
<StgValue><ssdm name="add4_4"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">
</state>

<state id="207" st_id="207">
</state>

<state id="208" st_id="208">
</state>

<state id="209" st_id="209">

<operation id="4448" st_id="209" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2588 %add2_4_4 = fadd i32 %add1_4_4, i32 %mul7_4_4

]]></Node>
<StgValue><ssdm name="add2_4_4"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="4449" st_id="210" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2588 %add2_4_4 = fadd i32 %add1_4_4, i32 %mul7_4_4

]]></Node>
<StgValue><ssdm name="add2_4_4"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="4450" st_id="211" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2588 %add2_4_4 = fadd i32 %add1_4_4, i32 %mul7_4_4

]]></Node>
<StgValue><ssdm name="add2_4_4"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">
</state>

<state id="213" st_id="213">
</state>

<state id="214" st_id="214">
</state>

<state id="215" st_id="215">
</state>

<state id="216" st_id="216">
</state>

<state id="217" st_id="217">
</state>

<state id="218" st_id="218">
</state>

<state id="219" st_id="219">
</state>

<state id="220" st_id="220">
</state>

<state id="221" st_id="221">
</state>

<state id="222" st_id="222">
</state>

<state id="223" st_id="223">
</state>

<state id="224" st_id="224">
</state>

<state id="225" st_id="225">
</state>

<state id="226" st_id="226">
</state>

<state id="227" st_id="227">
</state>

<state id="228" st_id="228">
</state>

<state id="229" st_id="229">
</state>

<state id="230" st_id="230">
</state>

<state id="231" st_id="231">
</state>

<state id="232" st_id="232">
</state>

<state id="233" st_id="233">

<operation id="4451" st_id="233" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2224 %somme_2_3 = fadd i32 %somme_2_2, i32 %add5_3

]]></Node>
<StgValue><ssdm name="somme_2_3"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="4452" st_id="234" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2224 %somme_2_3 = fadd i32 %somme_2_2, i32 %add5_3

]]></Node>
<StgValue><ssdm name="somme_2_3"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="4453" st_id="235" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2224 %somme_2_3 = fadd i32 %somme_2_2, i32 %add5_3

]]></Node>
<StgValue><ssdm name="somme_2_3"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="4454" st_id="236" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2592 %add5_4 = fadd i32 %add4_4, i32 %add2_4_4

]]></Node>
<StgValue><ssdm name="add5_4"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="4455" st_id="237" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2592 %add5_4 = fadd i32 %add4_4, i32 %add2_4_4

]]></Node>
<StgValue><ssdm name="add5_4"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="4456" st_id="238" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2592 %add5_4 = fadd i32 %add4_4, i32 %add2_4_4

]]></Node>
<StgValue><ssdm name="add5_4"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">
</state>

<state id="240" st_id="240">
</state>

<state id="241" st_id="241">
</state>

<state id="242" st_id="242">

<operation id="4457" st_id="242" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2593 %somme_2_4 = fadd i32 %somme_2_3, i32 %add5_4

]]></Node>
<StgValue><ssdm name="somme_2_4"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="4458" st_id="243" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2593 %somme_2_4 = fadd i32 %somme_2_3, i32 %add5_4

]]></Node>
<StgValue><ssdm name="somme_2_4"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="4459" st_id="244" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:2593 %somme_2_4 = fadd i32 %somme_2_3, i32 %add5_4

]]></Node>
<StgValue><ssdm name="somme_2_4"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="4460" st_id="245" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="64" op_0_bw="32">
<![CDATA[
.split8:2594 %conv = fpext i32 %somme_2_4

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="4461" st_id="246" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2595 %x_assign = dmul i64 %conv, i64 0.666667

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="4462" st_id="247" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2595 %x_assign = dmul i64 %conv, i64 0.666667

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="4463" st_id="248" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2595 %x_assign = dmul i64 %conv, i64 0.666667

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="4464" st_id="249" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2595 %x_assign = dmul i64 %conv, i64 0.666667

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="4465" st_id="250" stage="39" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="4466" st_id="251" stage="38" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="4467" st_id="252" stage="37" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="4468" st_id="253" stage="36" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="4469" st_id="254" stage="35" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="4470" st_id="255" stage="34" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="4471" st_id="256" stage="33" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="4472" st_id="257" stage="32" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="4473" st_id="258" stage="31" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="4474" st_id="259" stage="30" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="4475" st_id="260" stage="29" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="4476" st_id="261" stage="28" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="4477" st_id="262" stage="27" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="4478" st_id="263" stage="26" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="4479" st_id="264" stage="25" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="4480" st_id="265" stage="24" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="4481" st_id="266" stage="23" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="4482" st_id="267" stage="22" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="4483" st_id="268" stage="21" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="4484" st_id="269" stage="20" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="4485" st_id="270" stage="19" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="4486" st_id="271" stage="18" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="4487" st_id="272" stage="17" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="4488" st_id="273" stage="16" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="4489" st_id="274" stage="15" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="4490" st_id="275" stage="14" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="4491" st_id="276" stage="13" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="4492" st_id="277" stage="12" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="4493" st_id="278" stage="11" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="4494" st_id="279" stage="10" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="4495" st_id="280" stage="9" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="4496" st_id="281" stage="8" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="4497" st_id="282" stage="7" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="4498" st_id="283" stage="6" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="4499" st_id="284" stage="5" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="4500" st_id="285" stage="4" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="4501" st_id="286" stage="3" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="4502" st_id="287" stage="2" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="4503" st_id="288" stage="1" lat="39">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
.split8:2596 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="4504" st_id="289" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2597 %mul = dmul i64 %tmp, i64 1.7159

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="4505" st_id="290" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2597 %mul = dmul i64 %tmp, i64 1.7159

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="4506" st_id="291" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2597 %mul = dmul i64 %tmp, i64 1.7159

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="4507" st_id="292" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:2597 %mul = dmul i64 %tmp, i64 1.7159

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="4508" st_id="293" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="64">
<![CDATA[
.split8:2598 %conv2 = fptrunc i64 %mul

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="4509" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_54_1_VITIS_LOOP_55_2_VITIS_LOOP_56_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="4510" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split8:1 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="4511" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split8:645 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4512" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:651 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_2_VITIS_LOOP_56_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="4513" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split8:736 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4514" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:739 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="4515" st_id="294" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="64">
<![CDATA[
.split8:2598 %conv2 = fptrunc i64 %mul

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="4516" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-401"/>
<literal name="xor_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1871:0 %store_ln73 = store i32 %conv2, i32 %Layer3_Neurons_CPU_623_0

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="4517" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-401"/>
<literal name="xor_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="0" op_0_bw="0">
<![CDATA[
branch1871:1 %br_ln73 = br void %branch6233172

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="4518" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-401"/>
<literal name="xor_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1872:0 %store_ln73 = store i32 %conv2, i32 %Layer3_Neurons_CPU_623_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="4519" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-401"/>
<literal name="xor_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0">
<![CDATA[
branch1872:1 %br_ln73 = br void %branch6233172

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="4520" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-402"/>
<literal name="xor_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1870:0 %store_ln73 = store i32 %conv2, i32 %Layer3_Neurons_CPU_622_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="4521" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-402"/>
<literal name="xor_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="0">
<![CDATA[
branch1870:1 %br_ln73 = br void %branch6223168

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="4522" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="!0"/>
<literal name="trunc_ln73_1" val="!1"/>
<literal name="trunc_ln73_1" val="!2"/>
<literal name="trunc_ln73_1" val="!3"/>
<literal name="trunc_ln73_1" val="!4"/>
<literal name="trunc_ln73_1" val="!5"/>
<literal name="trunc_ln73_1" val="!6"/>
<literal name="trunc_ln73_1" val="!7"/>
<literal name="trunc_ln73_1" val="!8"/>
<literal name="trunc_ln73_1" val="!9"/>
<literal name="trunc_ln73_1" val="!10"/>
<literal name="trunc_ln73_1" val="!11"/>
<literal name="trunc_ln73_1" val="!12"/>
<literal name="trunc_ln73_1" val="!13"/>
<literal name="trunc_ln73_1" val="!14"/>
<literal name="trunc_ln73_1" val="!15"/>
<literal name="trunc_ln73_1" val="!16"/>
<literal name="trunc_ln73_1" val="!17"/>
<literal name="trunc_ln73_1" val="!18"/>
<literal name="trunc_ln73_1" val="!19"/>
<literal name="trunc_ln73_1" val="!20"/>
<literal name="trunc_ln73_1" val="!21"/>
<literal name="trunc_ln73_1" val="!22"/>
<literal name="trunc_ln73_1" val="!23"/>
<literal name="trunc_ln73_1" val="!24"/>
<literal name="trunc_ln73_1" val="!25"/>
<literal name="trunc_ln73_1" val="!26"/>
<literal name="trunc_ln73_1" val="!27"/>
<literal name="trunc_ln73_1" val="!28"/>
<literal name="trunc_ln73_1" val="!29"/>
<literal name="trunc_ln73_1" val="!30"/>
<literal name="trunc_ln73_1" val="!31"/>
<literal name="trunc_ln73_1" val="!32"/>
<literal name="trunc_ln73_1" val="!33"/>
<literal name="trunc_ln73_1" val="!34"/>
<literal name="trunc_ln73_1" val="!35"/>
<literal name="trunc_ln73_1" val="!36"/>
<literal name="trunc_ln73_1" val="!37"/>
<literal name="trunc_ln73_1" val="!38"/>
<literal name="trunc_ln73_1" val="!39"/>
<literal name="trunc_ln73_1" val="!40"/>
<literal name="trunc_ln73_1" val="!41"/>
<literal name="trunc_ln73_1" val="!42"/>
<literal name="trunc_ln73_1" val="!43"/>
<literal name="trunc_ln73_1" val="!44"/>
<literal name="trunc_ln73_1" val="!45"/>
<literal name="trunc_ln73_1" val="!46"/>
<literal name="trunc_ln73_1" val="!47"/>
<literal name="trunc_ln73_1" val="!48"/>
<literal name="trunc_ln73_1" val="!49"/>
<literal name="trunc_ln73_1" val="!50"/>
<literal name="trunc_ln73_1" val="!51"/>
<literal name="trunc_ln73_1" val="!52"/>
<literal name="trunc_ln73_1" val="!53"/>
<literal name="trunc_ln73_1" val="!54"/>
<literal name="trunc_ln73_1" val="!55"/>
<literal name="trunc_ln73_1" val="!56"/>
<literal name="trunc_ln73_1" val="!57"/>
<literal name="trunc_ln73_1" val="!58"/>
<literal name="trunc_ln73_1" val="!59"/>
<literal name="trunc_ln73_1" val="!60"/>
<literal name="trunc_ln73_1" val="!61"/>
<literal name="trunc_ln73_1" val="!62"/>
<literal name="trunc_ln73_1" val="!63"/>
<literal name="trunc_ln73_1" val="!64"/>
<literal name="trunc_ln73_1" val="!65"/>
<literal name="trunc_ln73_1" val="!66"/>
<literal name="trunc_ln73_1" val="!67"/>
<literal name="trunc_ln73_1" val="!68"/>
<literal name="trunc_ln73_1" val="!69"/>
<literal name="trunc_ln73_1" val="!70"/>
<literal name="trunc_ln73_1" val="!71"/>
<literal name="trunc_ln73_1" val="!72"/>
<literal name="trunc_ln73_1" val="!73"/>
<literal name="trunc_ln73_1" val="!74"/>
<literal name="trunc_ln73_1" val="!75"/>
<literal name="trunc_ln73_1" val="!76"/>
<literal name="trunc_ln73_1" val="!77"/>
<literal name="trunc_ln73_1" val="!78"/>
<literal name="trunc_ln73_1" val="!79"/>
<literal name="trunc_ln73_1" val="!80"/>
<literal name="trunc_ln73_1" val="!81"/>
<literal name="trunc_ln73_1" val="!82"/>
<literal name="trunc_ln73_1" val="!83"/>
<literal name="trunc_ln73_1" val="!84"/>
<literal name="trunc_ln73_1" val="!85"/>
<literal name="trunc_ln73_1" val="!86"/>
<literal name="trunc_ln73_1" val="!87"/>
<literal name="trunc_ln73_1" val="!88"/>
<literal name="trunc_ln73_1" val="!89"/>
<literal name="trunc_ln73_1" val="!90"/>
<literal name="trunc_ln73_1" val="!91"/>
<literal name="trunc_ln73_1" val="!92"/>
<literal name="trunc_ln73_1" val="!93"/>
<literal name="trunc_ln73_1" val="!94"/>
<literal name="trunc_ln73_1" val="!95"/>
<literal name="trunc_ln73_1" val="!96"/>
<literal name="trunc_ln73_1" val="!97"/>
<literal name="trunc_ln73_1" val="!98"/>
<literal name="trunc_ln73_1" val="!99"/>
<literal name="trunc_ln73_1" val="!100"/>
<literal name="trunc_ln73_1" val="!101"/>
<literal name="trunc_ln73_1" val="!102"/>
<literal name="trunc_ln73_1" val="!103"/>
<literal name="trunc_ln73_1" val="!104"/>
<literal name="trunc_ln73_1" val="!105"/>
<literal name="trunc_ln73_1" val="!106"/>
<literal name="trunc_ln73_1" val="!107"/>
<literal name="trunc_ln73_1" val="!108"/>
<literal name="trunc_ln73_1" val="!109"/>
<literal name="trunc_ln73_1" val="!110"/>
<literal name="trunc_ln73_1" val="!111"/>
<literal name="trunc_ln73_1" val="!112"/>
<literal name="trunc_ln73_1" val="!113"/>
<literal name="trunc_ln73_1" val="!114"/>
<literal name="trunc_ln73_1" val="!115"/>
<literal name="trunc_ln73_1" val="!116"/>
<literal name="trunc_ln73_1" val="!117"/>
<literal name="trunc_ln73_1" val="!118"/>
<literal name="trunc_ln73_1" val="!119"/>
<literal name="trunc_ln73_1" val="!120"/>
<literal name="trunc_ln73_1" val="!121"/>
<literal name="trunc_ln73_1" val="!122"/>
<literal name="trunc_ln73_1" val="!123"/>
<literal name="trunc_ln73_1" val="!124"/>
<literal name="trunc_ln73_1" val="!125"/>
<literal name="trunc_ln73_1" val="!126"/>
<literal name="trunc_ln73_1" val="!127"/>
<literal name="trunc_ln73_1" val="!128"/>
<literal name="trunc_ln73_1" val="!129"/>
<literal name="trunc_ln73_1" val="!130"/>
<literal name="trunc_ln73_1" val="!131"/>
<literal name="trunc_ln73_1" val="!132"/>
<literal name="trunc_ln73_1" val="!133"/>
<literal name="trunc_ln73_1" val="!134"/>
<literal name="trunc_ln73_1" val="!135"/>
<literal name="trunc_ln73_1" val="!136"/>
<literal name="trunc_ln73_1" val="!137"/>
<literal name="trunc_ln73_1" val="!138"/>
<literal name="trunc_ln73_1" val="!139"/>
<literal name="trunc_ln73_1" val="!140"/>
<literal name="trunc_ln73_1" val="!141"/>
<literal name="trunc_ln73_1" val="!142"/>
<literal name="trunc_ln73_1" val="!143"/>
<literal name="trunc_ln73_1" val="!144"/>
<literal name="trunc_ln73_1" val="!145"/>
<literal name="trunc_ln73_1" val="!146"/>
<literal name="trunc_ln73_1" val="!147"/>
<literal name="trunc_ln73_1" val="!148"/>
<literal name="trunc_ln73_1" val="!149"/>
<literal name="trunc_ln73_1" val="!150"/>
<literal name="trunc_ln73_1" val="!151"/>
<literal name="trunc_ln73_1" val="!152"/>
<literal name="trunc_ln73_1" val="!153"/>
<literal name="trunc_ln73_1" val="!154"/>
<literal name="trunc_ln73_1" val="!155"/>
<literal name="trunc_ln73_1" val="!156"/>
<literal name="trunc_ln73_1" val="!157"/>
<literal name="trunc_ln73_1" val="!158"/>
<literal name="trunc_ln73_1" val="!159"/>
<literal name="trunc_ln73_1" val="!160"/>
<literal name="trunc_ln73_1" val="!161"/>
<literal name="trunc_ln73_1" val="!162"/>
<literal name="trunc_ln73_1" val="!163"/>
<literal name="trunc_ln73_1" val="!164"/>
<literal name="trunc_ln73_1" val="!165"/>
<literal name="trunc_ln73_1" val="!166"/>
<literal name="trunc_ln73_1" val="!167"/>
<literal name="trunc_ln73_1" val="!168"/>
<literal name="trunc_ln73_1" val="!169"/>
<literal name="trunc_ln73_1" val="!170"/>
<literal name="trunc_ln73_1" val="!171"/>
<literal name="trunc_ln73_1" val="!172"/>
<literal name="trunc_ln73_1" val="!173"/>
<literal name="trunc_ln73_1" val="!174"/>
<literal name="trunc_ln73_1" val="!175"/>
<literal name="trunc_ln73_1" val="!176"/>
<literal name="trunc_ln73_1" val="!177"/>
<literal name="trunc_ln73_1" val="!178"/>
<literal name="trunc_ln73_1" val="!179"/>
<literal name="trunc_ln73_1" val="!180"/>
<literal name="trunc_ln73_1" val="!181"/>
<literal name="trunc_ln73_1" val="!182"/>
<literal name="trunc_ln73_1" val="!183"/>
<literal name="trunc_ln73_1" val="!184"/>
<literal name="trunc_ln73_1" val="!185"/>
<literal name="trunc_ln73_1" val="!186"/>
<literal name="trunc_ln73_1" val="!187"/>
<literal name="trunc_ln73_1" val="!188"/>
<literal name="trunc_ln73_1" val="!189"/>
<literal name="trunc_ln73_1" val="!190"/>
<literal name="trunc_ln73_1" val="!191"/>
<literal name="trunc_ln73_1" val="!192"/>
<literal name="trunc_ln73_1" val="!193"/>
<literal name="trunc_ln73_1" val="!194"/>
<literal name="trunc_ln73_1" val="!195"/>
<literal name="trunc_ln73_1" val="!196"/>
<literal name="trunc_ln73_1" val="!197"/>
<literal name="trunc_ln73_1" val="!198"/>
<literal name="trunc_ln73_1" val="!199"/>
<literal name="trunc_ln73_1" val="!200"/>
<literal name="trunc_ln73_1" val="!201"/>
<literal name="trunc_ln73_1" val="!202"/>
<literal name="trunc_ln73_1" val="!203"/>
<literal name="trunc_ln73_1" val="!204"/>
<literal name="trunc_ln73_1" val="!205"/>
<literal name="trunc_ln73_1" val="!206"/>
<literal name="trunc_ln73_1" val="!207"/>
<literal name="trunc_ln73_1" val="!208"/>
<literal name="trunc_ln73_1" val="!209"/>
<literal name="trunc_ln73_1" val="!210"/>
<literal name="trunc_ln73_1" val="!211"/>
<literal name="trunc_ln73_1" val="!212"/>
<literal name="trunc_ln73_1" val="!213"/>
<literal name="trunc_ln73_1" val="!214"/>
<literal name="trunc_ln73_1" val="!215"/>
<literal name="trunc_ln73_1" val="!216"/>
<literal name="trunc_ln73_1" val="!217"/>
<literal name="trunc_ln73_1" val="!218"/>
<literal name="trunc_ln73_1" val="!219"/>
<literal name="trunc_ln73_1" val="!220"/>
<literal name="trunc_ln73_1" val="!221"/>
<literal name="trunc_ln73_1" val="!222"/>
<literal name="trunc_ln73_1" val="!223"/>
<literal name="trunc_ln73_1" val="!224"/>
<literal name="trunc_ln73_1" val="!225"/>
<literal name="trunc_ln73_1" val="!226"/>
<literal name="trunc_ln73_1" val="!227"/>
<literal name="trunc_ln73_1" val="!228"/>
<literal name="trunc_ln73_1" val="!229"/>
<literal name="trunc_ln73_1" val="!230"/>
<literal name="trunc_ln73_1" val="!231"/>
<literal name="trunc_ln73_1" val="!232"/>
<literal name="trunc_ln73_1" val="!233"/>
<literal name="trunc_ln73_1" val="!234"/>
<literal name="trunc_ln73_1" val="!235"/>
<literal name="trunc_ln73_1" val="!236"/>
<literal name="trunc_ln73_1" val="!237"/>
<literal name="trunc_ln73_1" val="!238"/>
<literal name="trunc_ln73_1" val="!239"/>
<literal name="trunc_ln73_1" val="!240"/>
<literal name="trunc_ln73_1" val="!241"/>
<literal name="trunc_ln73_1" val="!242"/>
<literal name="trunc_ln73_1" val="!243"/>
<literal name="trunc_ln73_1" val="!244"/>
<literal name="trunc_ln73_1" val="!245"/>
<literal name="trunc_ln73_1" val="!246"/>
<literal name="trunc_ln73_1" val="!247"/>
<literal name="trunc_ln73_1" val="!248"/>
<literal name="trunc_ln73_1" val="!249"/>
<literal name="trunc_ln73_1" val="!250"/>
<literal name="trunc_ln73_1" val="!251"/>
<literal name="trunc_ln73_1" val="!252"/>
<literal name="trunc_ln73_1" val="!253"/>
<literal name="trunc_ln73_1" val="!254"/>
<literal name="trunc_ln73_1" val="!255"/>
<literal name="trunc_ln73_1" val="!256"/>
<literal name="trunc_ln73_1" val="!257"/>
<literal name="trunc_ln73_1" val="!258"/>
<literal name="trunc_ln73_1" val="!259"/>
<literal name="trunc_ln73_1" val="!260"/>
<literal name="trunc_ln73_1" val="!261"/>
<literal name="trunc_ln73_1" val="!262"/>
<literal name="trunc_ln73_1" val="!263"/>
<literal name="trunc_ln73_1" val="!264"/>
<literal name="trunc_ln73_1" val="!265"/>
<literal name="trunc_ln73_1" val="!266"/>
<literal name="trunc_ln73_1" val="!267"/>
<literal name="trunc_ln73_1" val="!268"/>
<literal name="trunc_ln73_1" val="!269"/>
<literal name="trunc_ln73_1" val="!270"/>
<literal name="trunc_ln73_1" val="!271"/>
<literal name="trunc_ln73_1" val="!272"/>
<literal name="trunc_ln73_1" val="!273"/>
<literal name="trunc_ln73_1" val="!274"/>
<literal name="trunc_ln73_1" val="!275"/>
<literal name="trunc_ln73_1" val="!276"/>
<literal name="trunc_ln73_1" val="!277"/>
<literal name="trunc_ln73_1" val="!278"/>
<literal name="trunc_ln73_1" val="!279"/>
<literal name="trunc_ln73_1" val="!280"/>
<literal name="trunc_ln73_1" val="!281"/>
<literal name="trunc_ln73_1" val="!282"/>
<literal name="trunc_ln73_1" val="!283"/>
<literal name="trunc_ln73_1" val="!284"/>
<literal name="trunc_ln73_1" val="!285"/>
<literal name="trunc_ln73_1" val="!286"/>
<literal name="trunc_ln73_1" val="!287"/>
<literal name="trunc_ln73_1" val="!288"/>
<literal name="trunc_ln73_1" val="!289"/>
<literal name="trunc_ln73_1" val="!290"/>
<literal name="trunc_ln73_1" val="!291"/>
<literal name="trunc_ln73_1" val="!292"/>
<literal name="trunc_ln73_1" val="!293"/>
<literal name="trunc_ln73_1" val="!294"/>
<literal name="trunc_ln73_1" val="!295"/>
<literal name="trunc_ln73_1" val="!296"/>
<literal name="trunc_ln73_1" val="!297"/>
<literal name="trunc_ln73_1" val="!298"/>
<literal name="trunc_ln73_1" val="!299"/>
<literal name="trunc_ln73_1" val="!300"/>
<literal name="trunc_ln73_1" val="!301"/>
<literal name="trunc_ln73_1" val="!302"/>
<literal name="trunc_ln73_1" val="!303"/>
<literal name="trunc_ln73_1" val="!304"/>
<literal name="trunc_ln73_1" val="!305"/>
<literal name="trunc_ln73_1" val="!306"/>
<literal name="trunc_ln73_1" val="!307"/>
<literal name="trunc_ln73_1" val="!308"/>
<literal name="trunc_ln73_1" val="!309"/>
<literal name="trunc_ln73_1" val="!310"/>
<literal name="trunc_ln73_1" val="!311"/>
<literal name="trunc_ln73_1" val="!312"/>
<literal name="trunc_ln73_1" val="!313"/>
<literal name="trunc_ln73_1" val="!314"/>
<literal name="trunc_ln73_1" val="!315"/>
<literal name="trunc_ln73_1" val="!316"/>
<literal name="trunc_ln73_1" val="!317"/>
<literal name="trunc_ln73_1" val="!318"/>
<literal name="trunc_ln73_1" val="!319"/>
<literal name="trunc_ln73_1" val="!320"/>
<literal name="trunc_ln73_1" val="!321"/>
<literal name="trunc_ln73_1" val="!322"/>
<literal name="trunc_ln73_1" val="!323"/>
<literal name="trunc_ln73_1" val="!324"/>
<literal name="trunc_ln73_1" val="!325"/>
<literal name="trunc_ln73_1" val="!326"/>
<literal name="trunc_ln73_1" val="!327"/>
<literal name="trunc_ln73_1" val="!328"/>
<literal name="trunc_ln73_1" val="!329"/>
<literal name="trunc_ln73_1" val="!330"/>
<literal name="trunc_ln73_1" val="!331"/>
<literal name="trunc_ln73_1" val="!332"/>
<literal name="trunc_ln73_1" val="!333"/>
<literal name="trunc_ln73_1" val="!334"/>
<literal name="trunc_ln73_1" val="!335"/>
<literal name="trunc_ln73_1" val="!336"/>
<literal name="trunc_ln73_1" val="!337"/>
<literal name="trunc_ln73_1" val="!338"/>
<literal name="trunc_ln73_1" val="!339"/>
<literal name="trunc_ln73_1" val="!340"/>
<literal name="trunc_ln73_1" val="!341"/>
<literal name="trunc_ln73_1" val="!342"/>
<literal name="trunc_ln73_1" val="!343"/>
<literal name="trunc_ln73_1" val="!344"/>
<literal name="trunc_ln73_1" val="!345"/>
<literal name="trunc_ln73_1" val="!346"/>
<literal name="trunc_ln73_1" val="!347"/>
<literal name="trunc_ln73_1" val="!348"/>
<literal name="trunc_ln73_1" val="!349"/>
<literal name="trunc_ln73_1" val="!350"/>
<literal name="trunc_ln73_1" val="!351"/>
<literal name="trunc_ln73_1" val="!352"/>
<literal name="trunc_ln73_1" val="!353"/>
<literal name="trunc_ln73_1" val="!354"/>
<literal name="trunc_ln73_1" val="!355"/>
<literal name="trunc_ln73_1" val="!356"/>
<literal name="trunc_ln73_1" val="!357"/>
<literal name="trunc_ln73_1" val="!358"/>
<literal name="trunc_ln73_1" val="!359"/>
<literal name="trunc_ln73_1" val="!360"/>
<literal name="trunc_ln73_1" val="!361"/>
<literal name="trunc_ln73_1" val="!362"/>
<literal name="trunc_ln73_1" val="!363"/>
<literal name="trunc_ln73_1" val="!364"/>
<literal name="trunc_ln73_1" val="!365"/>
<literal name="trunc_ln73_1" val="!366"/>
<literal name="trunc_ln73_1" val="!367"/>
<literal name="trunc_ln73_1" val="!368"/>
<literal name="trunc_ln73_1" val="!369"/>
<literal name="trunc_ln73_1" val="!370"/>
<literal name="trunc_ln73_1" val="!371"/>
<literal name="trunc_ln73_1" val="!372"/>
<literal name="trunc_ln73_1" val="!373"/>
<literal name="trunc_ln73_1" val="!374"/>
<literal name="trunc_ln73_1" val="!375"/>
<literal name="trunc_ln73_1" val="!376"/>
<literal name="trunc_ln73_1" val="!377"/>
<literal name="trunc_ln73_1" val="!378"/>
<literal name="trunc_ln73_1" val="!379"/>
<literal name="trunc_ln73_1" val="!380"/>
<literal name="trunc_ln73_1" val="!381"/>
<literal name="trunc_ln73_1" val="!382"/>
<literal name="trunc_ln73_1" val="!383"/>
<literal name="trunc_ln73_1" val="!384"/>
<literal name="trunc_ln73_1" val="!385"/>
<literal name="trunc_ln73_1" val="!386"/>
<literal name="trunc_ln73_1" val="!387"/>
<literal name="trunc_ln73_1" val="!388"/>
<literal name="trunc_ln73_1" val="!389"/>
<literal name="trunc_ln73_1" val="!390"/>
<literal name="trunc_ln73_1" val="!391"/>
<literal name="trunc_ln73_1" val="!392"/>
<literal name="trunc_ln73_1" val="!393"/>
<literal name="trunc_ln73_1" val="!394"/>
<literal name="trunc_ln73_1" val="!395"/>
<literal name="trunc_ln73_1" val="!396"/>
<literal name="trunc_ln73_1" val="!397"/>
<literal name="trunc_ln73_1" val="!398"/>
<literal name="trunc_ln73_1" val="!399"/>
<literal name="trunc_ln73_1" val="!400"/>
<literal name="trunc_ln73_1" val="!401"/>
<literal name="trunc_ln73_1" val="!402"/>
<literal name="trunc_ln73_1" val="!403"/>
<literal name="trunc_ln73_1" val="!404"/>
<literal name="trunc_ln73_1" val="!405"/>
<literal name="trunc_ln73_1" val="!406"/>
<literal name="trunc_ln73_1" val="!407"/>
<literal name="trunc_ln73_1" val="!408"/>
<literal name="trunc_ln73_1" val="!409"/>
<literal name="trunc_ln73_1" val="!410"/>
<literal name="trunc_ln73_1" val="!411"/>
<literal name="trunc_ln73_1" val="!412"/>
<literal name="trunc_ln73_1" val="!413"/>
<literal name="trunc_ln73_1" val="!414"/>
<literal name="trunc_ln73_1" val="!415"/>
<literal name="trunc_ln73_1" val="!416"/>
<literal name="trunc_ln73_1" val="!417"/>
<literal name="trunc_ln73_1" val="!418"/>
<literal name="trunc_ln73_1" val="!419"/>
<literal name="trunc_ln73_1" val="!420"/>
<literal name="trunc_ln73_1" val="!421"/>
<literal name="trunc_ln73_1" val="!422"/>
<literal name="trunc_ln73_1" val="!423"/>
<literal name="trunc_ln73_1" val="!424"/>
<literal name="trunc_ln73_1" val="!425"/>
<literal name="trunc_ln73_1" val="!426"/>
<literal name="trunc_ln73_1" val="!427"/>
<literal name="trunc_ln73_1" val="!428"/>
<literal name="trunc_ln73_1" val="!429"/>
<literal name="trunc_ln73_1" val="!430"/>
<literal name="trunc_ln73_1" val="!431"/>
<literal name="trunc_ln73_1" val="!432"/>
<literal name="trunc_ln73_1" val="!433"/>
<literal name="trunc_ln73_1" val="!434"/>
<literal name="trunc_ln73_1" val="!435"/>
<literal name="trunc_ln73_1" val="!436"/>
<literal name="trunc_ln73_1" val="!437"/>
<literal name="trunc_ln73_1" val="!438"/>
<literal name="trunc_ln73_1" val="!439"/>
<literal name="trunc_ln73_1" val="!440"/>
<literal name="trunc_ln73_1" val="!441"/>
<literal name="trunc_ln73_1" val="!442"/>
<literal name="trunc_ln73_1" val="!443"/>
<literal name="trunc_ln73_1" val="!444"/>
<literal name="trunc_ln73_1" val="!445"/>
<literal name="trunc_ln73_1" val="!446"/>
<literal name="trunc_ln73_1" val="!447"/>
<literal name="trunc_ln73_1" val="!448"/>
<literal name="trunc_ln73_1" val="!449"/>
<literal name="trunc_ln73_1" val="!450"/>
<literal name="trunc_ln73_1" val="!451"/>
<literal name="trunc_ln73_1" val="!452"/>
<literal name="trunc_ln73_1" val="!453"/>
<literal name="trunc_ln73_1" val="!454"/>
<literal name="trunc_ln73_1" val="!455"/>
<literal name="trunc_ln73_1" val="!456"/>
<literal name="trunc_ln73_1" val="!457"/>
<literal name="trunc_ln73_1" val="!458"/>
<literal name="trunc_ln73_1" val="!459"/>
<literal name="trunc_ln73_1" val="!460"/>
<literal name="trunc_ln73_1" val="!461"/>
<literal name="trunc_ln73_1" val="!462"/>
<literal name="trunc_ln73_1" val="!463"/>
<literal name="trunc_ln73_1" val="!464"/>
<literal name="trunc_ln73_1" val="!465"/>
<literal name="trunc_ln73_1" val="!466"/>
<literal name="trunc_ln73_1" val="!467"/>
<literal name="trunc_ln73_1" val="!468"/>
<literal name="trunc_ln73_1" val="!469"/>
<literal name="trunc_ln73_1" val="!470"/>
<literal name="trunc_ln73_1" val="!471"/>
<literal name="trunc_ln73_1" val="!472"/>
<literal name="trunc_ln73_1" val="!473"/>
<literal name="trunc_ln73_1" val="!474"/>
<literal name="trunc_ln73_1" val="!475"/>
<literal name="trunc_ln73_1" val="!476"/>
<literal name="trunc_ln73_1" val="!477"/>
<literal name="trunc_ln73_1" val="!478"/>
<literal name="trunc_ln73_1" val="!479"/>
<literal name="trunc_ln73_1" val="!480"/>
<literal name="trunc_ln73_1" val="!481"/>
<literal name="trunc_ln73_1" val="!482"/>
<literal name="trunc_ln73_1" val="!483"/>
<literal name="trunc_ln73_1" val="!484"/>
<literal name="trunc_ln73_1" val="!485"/>
<literal name="trunc_ln73_1" val="!486"/>
<literal name="trunc_ln73_1" val="!487"/>
<literal name="trunc_ln73_1" val="!488"/>
<literal name="trunc_ln73_1" val="!489"/>
<literal name="trunc_ln73_1" val="!490"/>
<literal name="trunc_ln73_1" val="!491"/>
<literal name="trunc_ln73_1" val="!492"/>
<literal name="trunc_ln73_1" val="!493"/>
<literal name="trunc_ln73_1" val="!494"/>
<literal name="trunc_ln73_1" val="!495"/>
<literal name="trunc_ln73_1" val="!496"/>
<literal name="trunc_ln73_1" val="!497"/>
<literal name="trunc_ln73_1" val="!498"/>
<literal name="trunc_ln73_1" val="!499"/>
<literal name="trunc_ln73_1" val="!500"/>
<literal name="trunc_ln73_1" val="!501"/>
<literal name="trunc_ln73_1" val="!502"/>
<literal name="trunc_ln73_1" val="!503"/>
<literal name="trunc_ln73_1" val="!504"/>
<literal name="trunc_ln73_1" val="!505"/>
<literal name="trunc_ln73_1" val="!506"/>
<literal name="trunc_ln73_1" val="!507"/>
<literal name="trunc_ln73_1" val="!508"/>
<literal name="trunc_ln73_1" val="!509"/>
<literal name="trunc_ln73_1" val="!510"/>
<literal name="trunc_ln73_1" val="!511"/>
<literal name="trunc_ln73_1" val="!512"/>
<literal name="trunc_ln73_1" val="!513"/>
<literal name="trunc_ln73_1" val="!514"/>
<literal name="trunc_ln73_1" val="!515"/>
<literal name="trunc_ln73_1" val="!516"/>
<literal name="trunc_ln73_1" val="!517"/>
<literal name="trunc_ln73_1" val="!518"/>
<literal name="trunc_ln73_1" val="!519"/>
<literal name="trunc_ln73_1" val="!520"/>
<literal name="trunc_ln73_1" val="!521"/>
<literal name="trunc_ln73_1" val="!522"/>
<literal name="trunc_ln73_1" val="!523"/>
<literal name="trunc_ln73_1" val="!524"/>
<literal name="trunc_ln73_1" val="!525"/>
<literal name="trunc_ln73_1" val="!526"/>
<literal name="trunc_ln73_1" val="!527"/>
<literal name="trunc_ln73_1" val="!528"/>
<literal name="trunc_ln73_1" val="!529"/>
<literal name="trunc_ln73_1" val="!530"/>
<literal name="trunc_ln73_1" val="!531"/>
<literal name="trunc_ln73_1" val="!532"/>
<literal name="trunc_ln73_1" val="!533"/>
<literal name="trunc_ln73_1" val="!534"/>
<literal name="trunc_ln73_1" val="!535"/>
<literal name="trunc_ln73_1" val="!536"/>
<literal name="trunc_ln73_1" val="!537"/>
<literal name="trunc_ln73_1" val="!538"/>
<literal name="trunc_ln73_1" val="!539"/>
<literal name="trunc_ln73_1" val="!540"/>
<literal name="trunc_ln73_1" val="!541"/>
<literal name="trunc_ln73_1" val="!542"/>
<literal name="trunc_ln73_1" val="!543"/>
<literal name="trunc_ln73_1" val="!544"/>
<literal name="trunc_ln73_1" val="!545"/>
<literal name="trunc_ln73_1" val="!546"/>
<literal name="trunc_ln73_1" val="!547"/>
<literal name="trunc_ln73_1" val="!548"/>
<literal name="trunc_ln73_1" val="!549"/>
<literal name="trunc_ln73_1" val="!550"/>
<literal name="trunc_ln73_1" val="!551"/>
<literal name="trunc_ln73_1" val="!552"/>
<literal name="trunc_ln73_1" val="!553"/>
<literal name="trunc_ln73_1" val="!554"/>
<literal name="trunc_ln73_1" val="!555"/>
<literal name="trunc_ln73_1" val="!556"/>
<literal name="trunc_ln73_1" val="!557"/>
<literal name="trunc_ln73_1" val="!558"/>
<literal name="trunc_ln73_1" val="!559"/>
<literal name="trunc_ln73_1" val="!560"/>
<literal name="trunc_ln73_1" val="!561"/>
<literal name="trunc_ln73_1" val="!562"/>
<literal name="trunc_ln73_1" val="!563"/>
<literal name="trunc_ln73_1" val="!564"/>
<literal name="trunc_ln73_1" val="!565"/>
<literal name="trunc_ln73_1" val="!566"/>
<literal name="trunc_ln73_1" val="!567"/>
<literal name="trunc_ln73_1" val="!568"/>
<literal name="trunc_ln73_1" val="!569"/>
<literal name="trunc_ln73_1" val="!570"/>
<literal name="trunc_ln73_1" val="!571"/>
<literal name="trunc_ln73_1" val="!572"/>
<literal name="trunc_ln73_1" val="!573"/>
<literal name="trunc_ln73_1" val="!574"/>
<literal name="trunc_ln73_1" val="!575"/>
<literal name="trunc_ln73_1" val="!576"/>
<literal name="trunc_ln73_1" val="!577"/>
<literal name="trunc_ln73_1" val="!578"/>
<literal name="trunc_ln73_1" val="!579"/>
<literal name="trunc_ln73_1" val="!580"/>
<literal name="trunc_ln73_1" val="!581"/>
<literal name="trunc_ln73_1" val="!582"/>
<literal name="trunc_ln73_1" val="!583"/>
<literal name="trunc_ln73_1" val="!584"/>
<literal name="trunc_ln73_1" val="!585"/>
<literal name="trunc_ln73_1" val="!586"/>
<literal name="trunc_ln73_1" val="!587"/>
<literal name="trunc_ln73_1" val="!588"/>
<literal name="trunc_ln73_1" val="!589"/>
<literal name="trunc_ln73_1" val="!590"/>
<literal name="trunc_ln73_1" val="!591"/>
<literal name="trunc_ln73_1" val="!592"/>
<literal name="trunc_ln73_1" val="!593"/>
<literal name="trunc_ln73_1" val="!594"/>
<literal name="trunc_ln73_1" val="!595"/>
<literal name="trunc_ln73_1" val="!596"/>
<literal name="trunc_ln73_1" val="!597"/>
<literal name="trunc_ln73_1" val="!598"/>
<literal name="trunc_ln73_1" val="!599"/>
<literal name="trunc_ln73_1" val="!600"/>
<literal name="trunc_ln73_1" val="!601"/>
<literal name="trunc_ln73_1" val="!602"/>
<literal name="trunc_ln73_1" val="!603"/>
<literal name="trunc_ln73_1" val="!604"/>
<literal name="trunc_ln73_1" val="!605"/>
<literal name="trunc_ln73_1" val="!606"/>
<literal name="trunc_ln73_1" val="!607"/>
<literal name="trunc_ln73_1" val="!608"/>
<literal name="trunc_ln73_1" val="!609"/>
<literal name="trunc_ln73_1" val="!610"/>
<literal name="trunc_ln73_1" val="!611"/>
<literal name="trunc_ln73_1" val="!612"/>
<literal name="trunc_ln73_1" val="!613"/>
<literal name="trunc_ln73_1" val="!614"/>
<literal name="trunc_ln73_1" val="!615"/>
<literal name="trunc_ln73_1" val="!616"/>
<literal name="trunc_ln73_1" val="!617"/>
<literal name="trunc_ln73_1" val="!618"/>
<literal name="trunc_ln73_1" val="!619"/>
<literal name="trunc_ln73_1" val="!620"/>
<literal name="trunc_ln73_1" val="!621"/>
<literal name="trunc_ln73_1" val="!622"/>
<literal name="trunc_ln73_1" val="!623"/>
<literal name="xor_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1873:0 %store_ln73 = store i32 %conv2, i32 %Layer3_Neurons_CPU_624_0

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="4523" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="!0"/>
<literal name="trunc_ln73_1" val="!1"/>
<literal name="trunc_ln73_1" val="!2"/>
<literal name="trunc_ln73_1" val="!3"/>
<literal name="trunc_ln73_1" val="!4"/>
<literal name="trunc_ln73_1" val="!5"/>
<literal name="trunc_ln73_1" val="!6"/>
<literal name="trunc_ln73_1" val="!7"/>
<literal name="trunc_ln73_1" val="!8"/>
<literal name="trunc_ln73_1" val="!9"/>
<literal name="trunc_ln73_1" val="!10"/>
<literal name="trunc_ln73_1" val="!11"/>
<literal name="trunc_ln73_1" val="!12"/>
<literal name="trunc_ln73_1" val="!13"/>
<literal name="trunc_ln73_1" val="!14"/>
<literal name="trunc_ln73_1" val="!15"/>
<literal name="trunc_ln73_1" val="!16"/>
<literal name="trunc_ln73_1" val="!17"/>
<literal name="trunc_ln73_1" val="!18"/>
<literal name="trunc_ln73_1" val="!19"/>
<literal name="trunc_ln73_1" val="!20"/>
<literal name="trunc_ln73_1" val="!21"/>
<literal name="trunc_ln73_1" val="!22"/>
<literal name="trunc_ln73_1" val="!23"/>
<literal name="trunc_ln73_1" val="!24"/>
<literal name="trunc_ln73_1" val="!25"/>
<literal name="trunc_ln73_1" val="!26"/>
<literal name="trunc_ln73_1" val="!27"/>
<literal name="trunc_ln73_1" val="!28"/>
<literal name="trunc_ln73_1" val="!29"/>
<literal name="trunc_ln73_1" val="!30"/>
<literal name="trunc_ln73_1" val="!31"/>
<literal name="trunc_ln73_1" val="!32"/>
<literal name="trunc_ln73_1" val="!33"/>
<literal name="trunc_ln73_1" val="!34"/>
<literal name="trunc_ln73_1" val="!35"/>
<literal name="trunc_ln73_1" val="!36"/>
<literal name="trunc_ln73_1" val="!37"/>
<literal name="trunc_ln73_1" val="!38"/>
<literal name="trunc_ln73_1" val="!39"/>
<literal name="trunc_ln73_1" val="!40"/>
<literal name="trunc_ln73_1" val="!41"/>
<literal name="trunc_ln73_1" val="!42"/>
<literal name="trunc_ln73_1" val="!43"/>
<literal name="trunc_ln73_1" val="!44"/>
<literal name="trunc_ln73_1" val="!45"/>
<literal name="trunc_ln73_1" val="!46"/>
<literal name="trunc_ln73_1" val="!47"/>
<literal name="trunc_ln73_1" val="!48"/>
<literal name="trunc_ln73_1" val="!49"/>
<literal name="trunc_ln73_1" val="!50"/>
<literal name="trunc_ln73_1" val="!51"/>
<literal name="trunc_ln73_1" val="!52"/>
<literal name="trunc_ln73_1" val="!53"/>
<literal name="trunc_ln73_1" val="!54"/>
<literal name="trunc_ln73_1" val="!55"/>
<literal name="trunc_ln73_1" val="!56"/>
<literal name="trunc_ln73_1" val="!57"/>
<literal name="trunc_ln73_1" val="!58"/>
<literal name="trunc_ln73_1" val="!59"/>
<literal name="trunc_ln73_1" val="!60"/>
<literal name="trunc_ln73_1" val="!61"/>
<literal name="trunc_ln73_1" val="!62"/>
<literal name="trunc_ln73_1" val="!63"/>
<literal name="trunc_ln73_1" val="!64"/>
<literal name="trunc_ln73_1" val="!65"/>
<literal name="trunc_ln73_1" val="!66"/>
<literal name="trunc_ln73_1" val="!67"/>
<literal name="trunc_ln73_1" val="!68"/>
<literal name="trunc_ln73_1" val="!69"/>
<literal name="trunc_ln73_1" val="!70"/>
<literal name="trunc_ln73_1" val="!71"/>
<literal name="trunc_ln73_1" val="!72"/>
<literal name="trunc_ln73_1" val="!73"/>
<literal name="trunc_ln73_1" val="!74"/>
<literal name="trunc_ln73_1" val="!75"/>
<literal name="trunc_ln73_1" val="!76"/>
<literal name="trunc_ln73_1" val="!77"/>
<literal name="trunc_ln73_1" val="!78"/>
<literal name="trunc_ln73_1" val="!79"/>
<literal name="trunc_ln73_1" val="!80"/>
<literal name="trunc_ln73_1" val="!81"/>
<literal name="trunc_ln73_1" val="!82"/>
<literal name="trunc_ln73_1" val="!83"/>
<literal name="trunc_ln73_1" val="!84"/>
<literal name="trunc_ln73_1" val="!85"/>
<literal name="trunc_ln73_1" val="!86"/>
<literal name="trunc_ln73_1" val="!87"/>
<literal name="trunc_ln73_1" val="!88"/>
<literal name="trunc_ln73_1" val="!89"/>
<literal name="trunc_ln73_1" val="!90"/>
<literal name="trunc_ln73_1" val="!91"/>
<literal name="trunc_ln73_1" val="!92"/>
<literal name="trunc_ln73_1" val="!93"/>
<literal name="trunc_ln73_1" val="!94"/>
<literal name="trunc_ln73_1" val="!95"/>
<literal name="trunc_ln73_1" val="!96"/>
<literal name="trunc_ln73_1" val="!97"/>
<literal name="trunc_ln73_1" val="!98"/>
<literal name="trunc_ln73_1" val="!99"/>
<literal name="trunc_ln73_1" val="!100"/>
<literal name="trunc_ln73_1" val="!101"/>
<literal name="trunc_ln73_1" val="!102"/>
<literal name="trunc_ln73_1" val="!103"/>
<literal name="trunc_ln73_1" val="!104"/>
<literal name="trunc_ln73_1" val="!105"/>
<literal name="trunc_ln73_1" val="!106"/>
<literal name="trunc_ln73_1" val="!107"/>
<literal name="trunc_ln73_1" val="!108"/>
<literal name="trunc_ln73_1" val="!109"/>
<literal name="trunc_ln73_1" val="!110"/>
<literal name="trunc_ln73_1" val="!111"/>
<literal name="trunc_ln73_1" val="!112"/>
<literal name="trunc_ln73_1" val="!113"/>
<literal name="trunc_ln73_1" val="!114"/>
<literal name="trunc_ln73_1" val="!115"/>
<literal name="trunc_ln73_1" val="!116"/>
<literal name="trunc_ln73_1" val="!117"/>
<literal name="trunc_ln73_1" val="!118"/>
<literal name="trunc_ln73_1" val="!119"/>
<literal name="trunc_ln73_1" val="!120"/>
<literal name="trunc_ln73_1" val="!121"/>
<literal name="trunc_ln73_1" val="!122"/>
<literal name="trunc_ln73_1" val="!123"/>
<literal name="trunc_ln73_1" val="!124"/>
<literal name="trunc_ln73_1" val="!125"/>
<literal name="trunc_ln73_1" val="!126"/>
<literal name="trunc_ln73_1" val="!127"/>
<literal name="trunc_ln73_1" val="!128"/>
<literal name="trunc_ln73_1" val="!129"/>
<literal name="trunc_ln73_1" val="!130"/>
<literal name="trunc_ln73_1" val="!131"/>
<literal name="trunc_ln73_1" val="!132"/>
<literal name="trunc_ln73_1" val="!133"/>
<literal name="trunc_ln73_1" val="!134"/>
<literal name="trunc_ln73_1" val="!135"/>
<literal name="trunc_ln73_1" val="!136"/>
<literal name="trunc_ln73_1" val="!137"/>
<literal name="trunc_ln73_1" val="!138"/>
<literal name="trunc_ln73_1" val="!139"/>
<literal name="trunc_ln73_1" val="!140"/>
<literal name="trunc_ln73_1" val="!141"/>
<literal name="trunc_ln73_1" val="!142"/>
<literal name="trunc_ln73_1" val="!143"/>
<literal name="trunc_ln73_1" val="!144"/>
<literal name="trunc_ln73_1" val="!145"/>
<literal name="trunc_ln73_1" val="!146"/>
<literal name="trunc_ln73_1" val="!147"/>
<literal name="trunc_ln73_1" val="!148"/>
<literal name="trunc_ln73_1" val="!149"/>
<literal name="trunc_ln73_1" val="!150"/>
<literal name="trunc_ln73_1" val="!151"/>
<literal name="trunc_ln73_1" val="!152"/>
<literal name="trunc_ln73_1" val="!153"/>
<literal name="trunc_ln73_1" val="!154"/>
<literal name="trunc_ln73_1" val="!155"/>
<literal name="trunc_ln73_1" val="!156"/>
<literal name="trunc_ln73_1" val="!157"/>
<literal name="trunc_ln73_1" val="!158"/>
<literal name="trunc_ln73_1" val="!159"/>
<literal name="trunc_ln73_1" val="!160"/>
<literal name="trunc_ln73_1" val="!161"/>
<literal name="trunc_ln73_1" val="!162"/>
<literal name="trunc_ln73_1" val="!163"/>
<literal name="trunc_ln73_1" val="!164"/>
<literal name="trunc_ln73_1" val="!165"/>
<literal name="trunc_ln73_1" val="!166"/>
<literal name="trunc_ln73_1" val="!167"/>
<literal name="trunc_ln73_1" val="!168"/>
<literal name="trunc_ln73_1" val="!169"/>
<literal name="trunc_ln73_1" val="!170"/>
<literal name="trunc_ln73_1" val="!171"/>
<literal name="trunc_ln73_1" val="!172"/>
<literal name="trunc_ln73_1" val="!173"/>
<literal name="trunc_ln73_1" val="!174"/>
<literal name="trunc_ln73_1" val="!175"/>
<literal name="trunc_ln73_1" val="!176"/>
<literal name="trunc_ln73_1" val="!177"/>
<literal name="trunc_ln73_1" val="!178"/>
<literal name="trunc_ln73_1" val="!179"/>
<literal name="trunc_ln73_1" val="!180"/>
<literal name="trunc_ln73_1" val="!181"/>
<literal name="trunc_ln73_1" val="!182"/>
<literal name="trunc_ln73_1" val="!183"/>
<literal name="trunc_ln73_1" val="!184"/>
<literal name="trunc_ln73_1" val="!185"/>
<literal name="trunc_ln73_1" val="!186"/>
<literal name="trunc_ln73_1" val="!187"/>
<literal name="trunc_ln73_1" val="!188"/>
<literal name="trunc_ln73_1" val="!189"/>
<literal name="trunc_ln73_1" val="!190"/>
<literal name="trunc_ln73_1" val="!191"/>
<literal name="trunc_ln73_1" val="!192"/>
<literal name="trunc_ln73_1" val="!193"/>
<literal name="trunc_ln73_1" val="!194"/>
<literal name="trunc_ln73_1" val="!195"/>
<literal name="trunc_ln73_1" val="!196"/>
<literal name="trunc_ln73_1" val="!197"/>
<literal name="trunc_ln73_1" val="!198"/>
<literal name="trunc_ln73_1" val="!199"/>
<literal name="trunc_ln73_1" val="!200"/>
<literal name="trunc_ln73_1" val="!201"/>
<literal name="trunc_ln73_1" val="!202"/>
<literal name="trunc_ln73_1" val="!203"/>
<literal name="trunc_ln73_1" val="!204"/>
<literal name="trunc_ln73_1" val="!205"/>
<literal name="trunc_ln73_1" val="!206"/>
<literal name="trunc_ln73_1" val="!207"/>
<literal name="trunc_ln73_1" val="!208"/>
<literal name="trunc_ln73_1" val="!209"/>
<literal name="trunc_ln73_1" val="!210"/>
<literal name="trunc_ln73_1" val="!211"/>
<literal name="trunc_ln73_1" val="!212"/>
<literal name="trunc_ln73_1" val="!213"/>
<literal name="trunc_ln73_1" val="!214"/>
<literal name="trunc_ln73_1" val="!215"/>
<literal name="trunc_ln73_1" val="!216"/>
<literal name="trunc_ln73_1" val="!217"/>
<literal name="trunc_ln73_1" val="!218"/>
<literal name="trunc_ln73_1" val="!219"/>
<literal name="trunc_ln73_1" val="!220"/>
<literal name="trunc_ln73_1" val="!221"/>
<literal name="trunc_ln73_1" val="!222"/>
<literal name="trunc_ln73_1" val="!223"/>
<literal name="trunc_ln73_1" val="!224"/>
<literal name="trunc_ln73_1" val="!225"/>
<literal name="trunc_ln73_1" val="!226"/>
<literal name="trunc_ln73_1" val="!227"/>
<literal name="trunc_ln73_1" val="!228"/>
<literal name="trunc_ln73_1" val="!229"/>
<literal name="trunc_ln73_1" val="!230"/>
<literal name="trunc_ln73_1" val="!231"/>
<literal name="trunc_ln73_1" val="!232"/>
<literal name="trunc_ln73_1" val="!233"/>
<literal name="trunc_ln73_1" val="!234"/>
<literal name="trunc_ln73_1" val="!235"/>
<literal name="trunc_ln73_1" val="!236"/>
<literal name="trunc_ln73_1" val="!237"/>
<literal name="trunc_ln73_1" val="!238"/>
<literal name="trunc_ln73_1" val="!239"/>
<literal name="trunc_ln73_1" val="!240"/>
<literal name="trunc_ln73_1" val="!241"/>
<literal name="trunc_ln73_1" val="!242"/>
<literal name="trunc_ln73_1" val="!243"/>
<literal name="trunc_ln73_1" val="!244"/>
<literal name="trunc_ln73_1" val="!245"/>
<literal name="trunc_ln73_1" val="!246"/>
<literal name="trunc_ln73_1" val="!247"/>
<literal name="trunc_ln73_1" val="!248"/>
<literal name="trunc_ln73_1" val="!249"/>
<literal name="trunc_ln73_1" val="!250"/>
<literal name="trunc_ln73_1" val="!251"/>
<literal name="trunc_ln73_1" val="!252"/>
<literal name="trunc_ln73_1" val="!253"/>
<literal name="trunc_ln73_1" val="!254"/>
<literal name="trunc_ln73_1" val="!255"/>
<literal name="trunc_ln73_1" val="!256"/>
<literal name="trunc_ln73_1" val="!257"/>
<literal name="trunc_ln73_1" val="!258"/>
<literal name="trunc_ln73_1" val="!259"/>
<literal name="trunc_ln73_1" val="!260"/>
<literal name="trunc_ln73_1" val="!261"/>
<literal name="trunc_ln73_1" val="!262"/>
<literal name="trunc_ln73_1" val="!263"/>
<literal name="trunc_ln73_1" val="!264"/>
<literal name="trunc_ln73_1" val="!265"/>
<literal name="trunc_ln73_1" val="!266"/>
<literal name="trunc_ln73_1" val="!267"/>
<literal name="trunc_ln73_1" val="!268"/>
<literal name="trunc_ln73_1" val="!269"/>
<literal name="trunc_ln73_1" val="!270"/>
<literal name="trunc_ln73_1" val="!271"/>
<literal name="trunc_ln73_1" val="!272"/>
<literal name="trunc_ln73_1" val="!273"/>
<literal name="trunc_ln73_1" val="!274"/>
<literal name="trunc_ln73_1" val="!275"/>
<literal name="trunc_ln73_1" val="!276"/>
<literal name="trunc_ln73_1" val="!277"/>
<literal name="trunc_ln73_1" val="!278"/>
<literal name="trunc_ln73_1" val="!279"/>
<literal name="trunc_ln73_1" val="!280"/>
<literal name="trunc_ln73_1" val="!281"/>
<literal name="trunc_ln73_1" val="!282"/>
<literal name="trunc_ln73_1" val="!283"/>
<literal name="trunc_ln73_1" val="!284"/>
<literal name="trunc_ln73_1" val="!285"/>
<literal name="trunc_ln73_1" val="!286"/>
<literal name="trunc_ln73_1" val="!287"/>
<literal name="trunc_ln73_1" val="!288"/>
<literal name="trunc_ln73_1" val="!289"/>
<literal name="trunc_ln73_1" val="!290"/>
<literal name="trunc_ln73_1" val="!291"/>
<literal name="trunc_ln73_1" val="!292"/>
<literal name="trunc_ln73_1" val="!293"/>
<literal name="trunc_ln73_1" val="!294"/>
<literal name="trunc_ln73_1" val="!295"/>
<literal name="trunc_ln73_1" val="!296"/>
<literal name="trunc_ln73_1" val="!297"/>
<literal name="trunc_ln73_1" val="!298"/>
<literal name="trunc_ln73_1" val="!299"/>
<literal name="trunc_ln73_1" val="!300"/>
<literal name="trunc_ln73_1" val="!301"/>
<literal name="trunc_ln73_1" val="!302"/>
<literal name="trunc_ln73_1" val="!303"/>
<literal name="trunc_ln73_1" val="!304"/>
<literal name="trunc_ln73_1" val="!305"/>
<literal name="trunc_ln73_1" val="!306"/>
<literal name="trunc_ln73_1" val="!307"/>
<literal name="trunc_ln73_1" val="!308"/>
<literal name="trunc_ln73_1" val="!309"/>
<literal name="trunc_ln73_1" val="!310"/>
<literal name="trunc_ln73_1" val="!311"/>
<literal name="trunc_ln73_1" val="!312"/>
<literal name="trunc_ln73_1" val="!313"/>
<literal name="trunc_ln73_1" val="!314"/>
<literal name="trunc_ln73_1" val="!315"/>
<literal name="trunc_ln73_1" val="!316"/>
<literal name="trunc_ln73_1" val="!317"/>
<literal name="trunc_ln73_1" val="!318"/>
<literal name="trunc_ln73_1" val="!319"/>
<literal name="trunc_ln73_1" val="!320"/>
<literal name="trunc_ln73_1" val="!321"/>
<literal name="trunc_ln73_1" val="!322"/>
<literal name="trunc_ln73_1" val="!323"/>
<literal name="trunc_ln73_1" val="!324"/>
<literal name="trunc_ln73_1" val="!325"/>
<literal name="trunc_ln73_1" val="!326"/>
<literal name="trunc_ln73_1" val="!327"/>
<literal name="trunc_ln73_1" val="!328"/>
<literal name="trunc_ln73_1" val="!329"/>
<literal name="trunc_ln73_1" val="!330"/>
<literal name="trunc_ln73_1" val="!331"/>
<literal name="trunc_ln73_1" val="!332"/>
<literal name="trunc_ln73_1" val="!333"/>
<literal name="trunc_ln73_1" val="!334"/>
<literal name="trunc_ln73_1" val="!335"/>
<literal name="trunc_ln73_1" val="!336"/>
<literal name="trunc_ln73_1" val="!337"/>
<literal name="trunc_ln73_1" val="!338"/>
<literal name="trunc_ln73_1" val="!339"/>
<literal name="trunc_ln73_1" val="!340"/>
<literal name="trunc_ln73_1" val="!341"/>
<literal name="trunc_ln73_1" val="!342"/>
<literal name="trunc_ln73_1" val="!343"/>
<literal name="trunc_ln73_1" val="!344"/>
<literal name="trunc_ln73_1" val="!345"/>
<literal name="trunc_ln73_1" val="!346"/>
<literal name="trunc_ln73_1" val="!347"/>
<literal name="trunc_ln73_1" val="!348"/>
<literal name="trunc_ln73_1" val="!349"/>
<literal name="trunc_ln73_1" val="!350"/>
<literal name="trunc_ln73_1" val="!351"/>
<literal name="trunc_ln73_1" val="!352"/>
<literal name="trunc_ln73_1" val="!353"/>
<literal name="trunc_ln73_1" val="!354"/>
<literal name="trunc_ln73_1" val="!355"/>
<literal name="trunc_ln73_1" val="!356"/>
<literal name="trunc_ln73_1" val="!357"/>
<literal name="trunc_ln73_1" val="!358"/>
<literal name="trunc_ln73_1" val="!359"/>
<literal name="trunc_ln73_1" val="!360"/>
<literal name="trunc_ln73_1" val="!361"/>
<literal name="trunc_ln73_1" val="!362"/>
<literal name="trunc_ln73_1" val="!363"/>
<literal name="trunc_ln73_1" val="!364"/>
<literal name="trunc_ln73_1" val="!365"/>
<literal name="trunc_ln73_1" val="!366"/>
<literal name="trunc_ln73_1" val="!367"/>
<literal name="trunc_ln73_1" val="!368"/>
<literal name="trunc_ln73_1" val="!369"/>
<literal name="trunc_ln73_1" val="!370"/>
<literal name="trunc_ln73_1" val="!371"/>
<literal name="trunc_ln73_1" val="!372"/>
<literal name="trunc_ln73_1" val="!373"/>
<literal name="trunc_ln73_1" val="!374"/>
<literal name="trunc_ln73_1" val="!375"/>
<literal name="trunc_ln73_1" val="!376"/>
<literal name="trunc_ln73_1" val="!377"/>
<literal name="trunc_ln73_1" val="!378"/>
<literal name="trunc_ln73_1" val="!379"/>
<literal name="trunc_ln73_1" val="!380"/>
<literal name="trunc_ln73_1" val="!381"/>
<literal name="trunc_ln73_1" val="!382"/>
<literal name="trunc_ln73_1" val="!383"/>
<literal name="trunc_ln73_1" val="!384"/>
<literal name="trunc_ln73_1" val="!385"/>
<literal name="trunc_ln73_1" val="!386"/>
<literal name="trunc_ln73_1" val="!387"/>
<literal name="trunc_ln73_1" val="!388"/>
<literal name="trunc_ln73_1" val="!389"/>
<literal name="trunc_ln73_1" val="!390"/>
<literal name="trunc_ln73_1" val="!391"/>
<literal name="trunc_ln73_1" val="!392"/>
<literal name="trunc_ln73_1" val="!393"/>
<literal name="trunc_ln73_1" val="!394"/>
<literal name="trunc_ln73_1" val="!395"/>
<literal name="trunc_ln73_1" val="!396"/>
<literal name="trunc_ln73_1" val="!397"/>
<literal name="trunc_ln73_1" val="!398"/>
<literal name="trunc_ln73_1" val="!399"/>
<literal name="trunc_ln73_1" val="!400"/>
<literal name="trunc_ln73_1" val="!401"/>
<literal name="trunc_ln73_1" val="!402"/>
<literal name="trunc_ln73_1" val="!403"/>
<literal name="trunc_ln73_1" val="!404"/>
<literal name="trunc_ln73_1" val="!405"/>
<literal name="trunc_ln73_1" val="!406"/>
<literal name="trunc_ln73_1" val="!407"/>
<literal name="trunc_ln73_1" val="!408"/>
<literal name="trunc_ln73_1" val="!409"/>
<literal name="trunc_ln73_1" val="!410"/>
<literal name="trunc_ln73_1" val="!411"/>
<literal name="trunc_ln73_1" val="!412"/>
<literal name="trunc_ln73_1" val="!413"/>
<literal name="trunc_ln73_1" val="!414"/>
<literal name="trunc_ln73_1" val="!415"/>
<literal name="trunc_ln73_1" val="!416"/>
<literal name="trunc_ln73_1" val="!417"/>
<literal name="trunc_ln73_1" val="!418"/>
<literal name="trunc_ln73_1" val="!419"/>
<literal name="trunc_ln73_1" val="!420"/>
<literal name="trunc_ln73_1" val="!421"/>
<literal name="trunc_ln73_1" val="!422"/>
<literal name="trunc_ln73_1" val="!423"/>
<literal name="trunc_ln73_1" val="!424"/>
<literal name="trunc_ln73_1" val="!425"/>
<literal name="trunc_ln73_1" val="!426"/>
<literal name="trunc_ln73_1" val="!427"/>
<literal name="trunc_ln73_1" val="!428"/>
<literal name="trunc_ln73_1" val="!429"/>
<literal name="trunc_ln73_1" val="!430"/>
<literal name="trunc_ln73_1" val="!431"/>
<literal name="trunc_ln73_1" val="!432"/>
<literal name="trunc_ln73_1" val="!433"/>
<literal name="trunc_ln73_1" val="!434"/>
<literal name="trunc_ln73_1" val="!435"/>
<literal name="trunc_ln73_1" val="!436"/>
<literal name="trunc_ln73_1" val="!437"/>
<literal name="trunc_ln73_1" val="!438"/>
<literal name="trunc_ln73_1" val="!439"/>
<literal name="trunc_ln73_1" val="!440"/>
<literal name="trunc_ln73_1" val="!441"/>
<literal name="trunc_ln73_1" val="!442"/>
<literal name="trunc_ln73_1" val="!443"/>
<literal name="trunc_ln73_1" val="!444"/>
<literal name="trunc_ln73_1" val="!445"/>
<literal name="trunc_ln73_1" val="!446"/>
<literal name="trunc_ln73_1" val="!447"/>
<literal name="trunc_ln73_1" val="!448"/>
<literal name="trunc_ln73_1" val="!449"/>
<literal name="trunc_ln73_1" val="!450"/>
<literal name="trunc_ln73_1" val="!451"/>
<literal name="trunc_ln73_1" val="!452"/>
<literal name="trunc_ln73_1" val="!453"/>
<literal name="trunc_ln73_1" val="!454"/>
<literal name="trunc_ln73_1" val="!455"/>
<literal name="trunc_ln73_1" val="!456"/>
<literal name="trunc_ln73_1" val="!457"/>
<literal name="trunc_ln73_1" val="!458"/>
<literal name="trunc_ln73_1" val="!459"/>
<literal name="trunc_ln73_1" val="!460"/>
<literal name="trunc_ln73_1" val="!461"/>
<literal name="trunc_ln73_1" val="!462"/>
<literal name="trunc_ln73_1" val="!463"/>
<literal name="trunc_ln73_1" val="!464"/>
<literal name="trunc_ln73_1" val="!465"/>
<literal name="trunc_ln73_1" val="!466"/>
<literal name="trunc_ln73_1" val="!467"/>
<literal name="trunc_ln73_1" val="!468"/>
<literal name="trunc_ln73_1" val="!469"/>
<literal name="trunc_ln73_1" val="!470"/>
<literal name="trunc_ln73_1" val="!471"/>
<literal name="trunc_ln73_1" val="!472"/>
<literal name="trunc_ln73_1" val="!473"/>
<literal name="trunc_ln73_1" val="!474"/>
<literal name="trunc_ln73_1" val="!475"/>
<literal name="trunc_ln73_1" val="!476"/>
<literal name="trunc_ln73_1" val="!477"/>
<literal name="trunc_ln73_1" val="!478"/>
<literal name="trunc_ln73_1" val="!479"/>
<literal name="trunc_ln73_1" val="!480"/>
<literal name="trunc_ln73_1" val="!481"/>
<literal name="trunc_ln73_1" val="!482"/>
<literal name="trunc_ln73_1" val="!483"/>
<literal name="trunc_ln73_1" val="!484"/>
<literal name="trunc_ln73_1" val="!485"/>
<literal name="trunc_ln73_1" val="!486"/>
<literal name="trunc_ln73_1" val="!487"/>
<literal name="trunc_ln73_1" val="!488"/>
<literal name="trunc_ln73_1" val="!489"/>
<literal name="trunc_ln73_1" val="!490"/>
<literal name="trunc_ln73_1" val="!491"/>
<literal name="trunc_ln73_1" val="!492"/>
<literal name="trunc_ln73_1" val="!493"/>
<literal name="trunc_ln73_1" val="!494"/>
<literal name="trunc_ln73_1" val="!495"/>
<literal name="trunc_ln73_1" val="!496"/>
<literal name="trunc_ln73_1" val="!497"/>
<literal name="trunc_ln73_1" val="!498"/>
<literal name="trunc_ln73_1" val="!499"/>
<literal name="trunc_ln73_1" val="!500"/>
<literal name="trunc_ln73_1" val="!501"/>
<literal name="trunc_ln73_1" val="!502"/>
<literal name="trunc_ln73_1" val="!503"/>
<literal name="trunc_ln73_1" val="!504"/>
<literal name="trunc_ln73_1" val="!505"/>
<literal name="trunc_ln73_1" val="!506"/>
<literal name="trunc_ln73_1" val="!507"/>
<literal name="trunc_ln73_1" val="!508"/>
<literal name="trunc_ln73_1" val="!509"/>
<literal name="trunc_ln73_1" val="!510"/>
<literal name="trunc_ln73_1" val="!511"/>
<literal name="trunc_ln73_1" val="!512"/>
<literal name="trunc_ln73_1" val="!513"/>
<literal name="trunc_ln73_1" val="!514"/>
<literal name="trunc_ln73_1" val="!515"/>
<literal name="trunc_ln73_1" val="!516"/>
<literal name="trunc_ln73_1" val="!517"/>
<literal name="trunc_ln73_1" val="!518"/>
<literal name="trunc_ln73_1" val="!519"/>
<literal name="trunc_ln73_1" val="!520"/>
<literal name="trunc_ln73_1" val="!521"/>
<literal name="trunc_ln73_1" val="!522"/>
<literal name="trunc_ln73_1" val="!523"/>
<literal name="trunc_ln73_1" val="!524"/>
<literal name="trunc_ln73_1" val="!525"/>
<literal name="trunc_ln73_1" val="!526"/>
<literal name="trunc_ln73_1" val="!527"/>
<literal name="trunc_ln73_1" val="!528"/>
<literal name="trunc_ln73_1" val="!529"/>
<literal name="trunc_ln73_1" val="!530"/>
<literal name="trunc_ln73_1" val="!531"/>
<literal name="trunc_ln73_1" val="!532"/>
<literal name="trunc_ln73_1" val="!533"/>
<literal name="trunc_ln73_1" val="!534"/>
<literal name="trunc_ln73_1" val="!535"/>
<literal name="trunc_ln73_1" val="!536"/>
<literal name="trunc_ln73_1" val="!537"/>
<literal name="trunc_ln73_1" val="!538"/>
<literal name="trunc_ln73_1" val="!539"/>
<literal name="trunc_ln73_1" val="!540"/>
<literal name="trunc_ln73_1" val="!541"/>
<literal name="trunc_ln73_1" val="!542"/>
<literal name="trunc_ln73_1" val="!543"/>
<literal name="trunc_ln73_1" val="!544"/>
<literal name="trunc_ln73_1" val="!545"/>
<literal name="trunc_ln73_1" val="!546"/>
<literal name="trunc_ln73_1" val="!547"/>
<literal name="trunc_ln73_1" val="!548"/>
<literal name="trunc_ln73_1" val="!549"/>
<literal name="trunc_ln73_1" val="!550"/>
<literal name="trunc_ln73_1" val="!551"/>
<literal name="trunc_ln73_1" val="!552"/>
<literal name="trunc_ln73_1" val="!553"/>
<literal name="trunc_ln73_1" val="!554"/>
<literal name="trunc_ln73_1" val="!555"/>
<literal name="trunc_ln73_1" val="!556"/>
<literal name="trunc_ln73_1" val="!557"/>
<literal name="trunc_ln73_1" val="!558"/>
<literal name="trunc_ln73_1" val="!559"/>
<literal name="trunc_ln73_1" val="!560"/>
<literal name="trunc_ln73_1" val="!561"/>
<literal name="trunc_ln73_1" val="!562"/>
<literal name="trunc_ln73_1" val="!563"/>
<literal name="trunc_ln73_1" val="!564"/>
<literal name="trunc_ln73_1" val="!565"/>
<literal name="trunc_ln73_1" val="!566"/>
<literal name="trunc_ln73_1" val="!567"/>
<literal name="trunc_ln73_1" val="!568"/>
<literal name="trunc_ln73_1" val="!569"/>
<literal name="trunc_ln73_1" val="!570"/>
<literal name="trunc_ln73_1" val="!571"/>
<literal name="trunc_ln73_1" val="!572"/>
<literal name="trunc_ln73_1" val="!573"/>
<literal name="trunc_ln73_1" val="!574"/>
<literal name="trunc_ln73_1" val="!575"/>
<literal name="trunc_ln73_1" val="!576"/>
<literal name="trunc_ln73_1" val="!577"/>
<literal name="trunc_ln73_1" val="!578"/>
<literal name="trunc_ln73_1" val="!579"/>
<literal name="trunc_ln73_1" val="!580"/>
<literal name="trunc_ln73_1" val="!581"/>
<literal name="trunc_ln73_1" val="!582"/>
<literal name="trunc_ln73_1" val="!583"/>
<literal name="trunc_ln73_1" val="!584"/>
<literal name="trunc_ln73_1" val="!585"/>
<literal name="trunc_ln73_1" val="!586"/>
<literal name="trunc_ln73_1" val="!587"/>
<literal name="trunc_ln73_1" val="!588"/>
<literal name="trunc_ln73_1" val="!589"/>
<literal name="trunc_ln73_1" val="!590"/>
<literal name="trunc_ln73_1" val="!591"/>
<literal name="trunc_ln73_1" val="!592"/>
<literal name="trunc_ln73_1" val="!593"/>
<literal name="trunc_ln73_1" val="!594"/>
<literal name="trunc_ln73_1" val="!595"/>
<literal name="trunc_ln73_1" val="!596"/>
<literal name="trunc_ln73_1" val="!597"/>
<literal name="trunc_ln73_1" val="!598"/>
<literal name="trunc_ln73_1" val="!599"/>
<literal name="trunc_ln73_1" val="!600"/>
<literal name="trunc_ln73_1" val="!601"/>
<literal name="trunc_ln73_1" val="!602"/>
<literal name="trunc_ln73_1" val="!603"/>
<literal name="trunc_ln73_1" val="!604"/>
<literal name="trunc_ln73_1" val="!605"/>
<literal name="trunc_ln73_1" val="!606"/>
<literal name="trunc_ln73_1" val="!607"/>
<literal name="trunc_ln73_1" val="!608"/>
<literal name="trunc_ln73_1" val="!609"/>
<literal name="trunc_ln73_1" val="!610"/>
<literal name="trunc_ln73_1" val="!611"/>
<literal name="trunc_ln73_1" val="!612"/>
<literal name="trunc_ln73_1" val="!613"/>
<literal name="trunc_ln73_1" val="!614"/>
<literal name="trunc_ln73_1" val="!615"/>
<literal name="trunc_ln73_1" val="!616"/>
<literal name="trunc_ln73_1" val="!617"/>
<literal name="trunc_ln73_1" val="!618"/>
<literal name="trunc_ln73_1" val="!619"/>
<literal name="trunc_ln73_1" val="!620"/>
<literal name="trunc_ln73_1" val="!621"/>
<literal name="trunc_ln73_1" val="!622"/>
<literal name="trunc_ln73_1" val="!623"/>
<literal name="xor_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0">
<![CDATA[
branch1873:1 %br_ln73 = br void %branch6243176

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="4524" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="!0"/>
<literal name="trunc_ln73_1" val="!1"/>
<literal name="trunc_ln73_1" val="!2"/>
<literal name="trunc_ln73_1" val="!3"/>
<literal name="trunc_ln73_1" val="!4"/>
<literal name="trunc_ln73_1" val="!5"/>
<literal name="trunc_ln73_1" val="!6"/>
<literal name="trunc_ln73_1" val="!7"/>
<literal name="trunc_ln73_1" val="!8"/>
<literal name="trunc_ln73_1" val="!9"/>
<literal name="trunc_ln73_1" val="!10"/>
<literal name="trunc_ln73_1" val="!11"/>
<literal name="trunc_ln73_1" val="!12"/>
<literal name="trunc_ln73_1" val="!13"/>
<literal name="trunc_ln73_1" val="!14"/>
<literal name="trunc_ln73_1" val="!15"/>
<literal name="trunc_ln73_1" val="!16"/>
<literal name="trunc_ln73_1" val="!17"/>
<literal name="trunc_ln73_1" val="!18"/>
<literal name="trunc_ln73_1" val="!19"/>
<literal name="trunc_ln73_1" val="!20"/>
<literal name="trunc_ln73_1" val="!21"/>
<literal name="trunc_ln73_1" val="!22"/>
<literal name="trunc_ln73_1" val="!23"/>
<literal name="trunc_ln73_1" val="!24"/>
<literal name="trunc_ln73_1" val="!25"/>
<literal name="trunc_ln73_1" val="!26"/>
<literal name="trunc_ln73_1" val="!27"/>
<literal name="trunc_ln73_1" val="!28"/>
<literal name="trunc_ln73_1" val="!29"/>
<literal name="trunc_ln73_1" val="!30"/>
<literal name="trunc_ln73_1" val="!31"/>
<literal name="trunc_ln73_1" val="!32"/>
<literal name="trunc_ln73_1" val="!33"/>
<literal name="trunc_ln73_1" val="!34"/>
<literal name="trunc_ln73_1" val="!35"/>
<literal name="trunc_ln73_1" val="!36"/>
<literal name="trunc_ln73_1" val="!37"/>
<literal name="trunc_ln73_1" val="!38"/>
<literal name="trunc_ln73_1" val="!39"/>
<literal name="trunc_ln73_1" val="!40"/>
<literal name="trunc_ln73_1" val="!41"/>
<literal name="trunc_ln73_1" val="!42"/>
<literal name="trunc_ln73_1" val="!43"/>
<literal name="trunc_ln73_1" val="!44"/>
<literal name="trunc_ln73_1" val="!45"/>
<literal name="trunc_ln73_1" val="!46"/>
<literal name="trunc_ln73_1" val="!47"/>
<literal name="trunc_ln73_1" val="!48"/>
<literal name="trunc_ln73_1" val="!49"/>
<literal name="trunc_ln73_1" val="!50"/>
<literal name="trunc_ln73_1" val="!51"/>
<literal name="trunc_ln73_1" val="!52"/>
<literal name="trunc_ln73_1" val="!53"/>
<literal name="trunc_ln73_1" val="!54"/>
<literal name="trunc_ln73_1" val="!55"/>
<literal name="trunc_ln73_1" val="!56"/>
<literal name="trunc_ln73_1" val="!57"/>
<literal name="trunc_ln73_1" val="!58"/>
<literal name="trunc_ln73_1" val="!59"/>
<literal name="trunc_ln73_1" val="!60"/>
<literal name="trunc_ln73_1" val="!61"/>
<literal name="trunc_ln73_1" val="!62"/>
<literal name="trunc_ln73_1" val="!63"/>
<literal name="trunc_ln73_1" val="!64"/>
<literal name="trunc_ln73_1" val="!65"/>
<literal name="trunc_ln73_1" val="!66"/>
<literal name="trunc_ln73_1" val="!67"/>
<literal name="trunc_ln73_1" val="!68"/>
<literal name="trunc_ln73_1" val="!69"/>
<literal name="trunc_ln73_1" val="!70"/>
<literal name="trunc_ln73_1" val="!71"/>
<literal name="trunc_ln73_1" val="!72"/>
<literal name="trunc_ln73_1" val="!73"/>
<literal name="trunc_ln73_1" val="!74"/>
<literal name="trunc_ln73_1" val="!75"/>
<literal name="trunc_ln73_1" val="!76"/>
<literal name="trunc_ln73_1" val="!77"/>
<literal name="trunc_ln73_1" val="!78"/>
<literal name="trunc_ln73_1" val="!79"/>
<literal name="trunc_ln73_1" val="!80"/>
<literal name="trunc_ln73_1" val="!81"/>
<literal name="trunc_ln73_1" val="!82"/>
<literal name="trunc_ln73_1" val="!83"/>
<literal name="trunc_ln73_1" val="!84"/>
<literal name="trunc_ln73_1" val="!85"/>
<literal name="trunc_ln73_1" val="!86"/>
<literal name="trunc_ln73_1" val="!87"/>
<literal name="trunc_ln73_1" val="!88"/>
<literal name="trunc_ln73_1" val="!89"/>
<literal name="trunc_ln73_1" val="!90"/>
<literal name="trunc_ln73_1" val="!91"/>
<literal name="trunc_ln73_1" val="!92"/>
<literal name="trunc_ln73_1" val="!93"/>
<literal name="trunc_ln73_1" val="!94"/>
<literal name="trunc_ln73_1" val="!95"/>
<literal name="trunc_ln73_1" val="!96"/>
<literal name="trunc_ln73_1" val="!97"/>
<literal name="trunc_ln73_1" val="!98"/>
<literal name="trunc_ln73_1" val="!99"/>
<literal name="trunc_ln73_1" val="!100"/>
<literal name="trunc_ln73_1" val="!101"/>
<literal name="trunc_ln73_1" val="!102"/>
<literal name="trunc_ln73_1" val="!103"/>
<literal name="trunc_ln73_1" val="!104"/>
<literal name="trunc_ln73_1" val="!105"/>
<literal name="trunc_ln73_1" val="!106"/>
<literal name="trunc_ln73_1" val="!107"/>
<literal name="trunc_ln73_1" val="!108"/>
<literal name="trunc_ln73_1" val="!109"/>
<literal name="trunc_ln73_1" val="!110"/>
<literal name="trunc_ln73_1" val="!111"/>
<literal name="trunc_ln73_1" val="!112"/>
<literal name="trunc_ln73_1" val="!113"/>
<literal name="trunc_ln73_1" val="!114"/>
<literal name="trunc_ln73_1" val="!115"/>
<literal name="trunc_ln73_1" val="!116"/>
<literal name="trunc_ln73_1" val="!117"/>
<literal name="trunc_ln73_1" val="!118"/>
<literal name="trunc_ln73_1" val="!119"/>
<literal name="trunc_ln73_1" val="!120"/>
<literal name="trunc_ln73_1" val="!121"/>
<literal name="trunc_ln73_1" val="!122"/>
<literal name="trunc_ln73_1" val="!123"/>
<literal name="trunc_ln73_1" val="!124"/>
<literal name="trunc_ln73_1" val="!125"/>
<literal name="trunc_ln73_1" val="!126"/>
<literal name="trunc_ln73_1" val="!127"/>
<literal name="trunc_ln73_1" val="!128"/>
<literal name="trunc_ln73_1" val="!129"/>
<literal name="trunc_ln73_1" val="!130"/>
<literal name="trunc_ln73_1" val="!131"/>
<literal name="trunc_ln73_1" val="!132"/>
<literal name="trunc_ln73_1" val="!133"/>
<literal name="trunc_ln73_1" val="!134"/>
<literal name="trunc_ln73_1" val="!135"/>
<literal name="trunc_ln73_1" val="!136"/>
<literal name="trunc_ln73_1" val="!137"/>
<literal name="trunc_ln73_1" val="!138"/>
<literal name="trunc_ln73_1" val="!139"/>
<literal name="trunc_ln73_1" val="!140"/>
<literal name="trunc_ln73_1" val="!141"/>
<literal name="trunc_ln73_1" val="!142"/>
<literal name="trunc_ln73_1" val="!143"/>
<literal name="trunc_ln73_1" val="!144"/>
<literal name="trunc_ln73_1" val="!145"/>
<literal name="trunc_ln73_1" val="!146"/>
<literal name="trunc_ln73_1" val="!147"/>
<literal name="trunc_ln73_1" val="!148"/>
<literal name="trunc_ln73_1" val="!149"/>
<literal name="trunc_ln73_1" val="!150"/>
<literal name="trunc_ln73_1" val="!151"/>
<literal name="trunc_ln73_1" val="!152"/>
<literal name="trunc_ln73_1" val="!153"/>
<literal name="trunc_ln73_1" val="!154"/>
<literal name="trunc_ln73_1" val="!155"/>
<literal name="trunc_ln73_1" val="!156"/>
<literal name="trunc_ln73_1" val="!157"/>
<literal name="trunc_ln73_1" val="!158"/>
<literal name="trunc_ln73_1" val="!159"/>
<literal name="trunc_ln73_1" val="!160"/>
<literal name="trunc_ln73_1" val="!161"/>
<literal name="trunc_ln73_1" val="!162"/>
<literal name="trunc_ln73_1" val="!163"/>
<literal name="trunc_ln73_1" val="!164"/>
<literal name="trunc_ln73_1" val="!165"/>
<literal name="trunc_ln73_1" val="!166"/>
<literal name="trunc_ln73_1" val="!167"/>
<literal name="trunc_ln73_1" val="!168"/>
<literal name="trunc_ln73_1" val="!169"/>
<literal name="trunc_ln73_1" val="!170"/>
<literal name="trunc_ln73_1" val="!171"/>
<literal name="trunc_ln73_1" val="!172"/>
<literal name="trunc_ln73_1" val="!173"/>
<literal name="trunc_ln73_1" val="!174"/>
<literal name="trunc_ln73_1" val="!175"/>
<literal name="trunc_ln73_1" val="!176"/>
<literal name="trunc_ln73_1" val="!177"/>
<literal name="trunc_ln73_1" val="!178"/>
<literal name="trunc_ln73_1" val="!179"/>
<literal name="trunc_ln73_1" val="!180"/>
<literal name="trunc_ln73_1" val="!181"/>
<literal name="trunc_ln73_1" val="!182"/>
<literal name="trunc_ln73_1" val="!183"/>
<literal name="trunc_ln73_1" val="!184"/>
<literal name="trunc_ln73_1" val="!185"/>
<literal name="trunc_ln73_1" val="!186"/>
<literal name="trunc_ln73_1" val="!187"/>
<literal name="trunc_ln73_1" val="!188"/>
<literal name="trunc_ln73_1" val="!189"/>
<literal name="trunc_ln73_1" val="!190"/>
<literal name="trunc_ln73_1" val="!191"/>
<literal name="trunc_ln73_1" val="!192"/>
<literal name="trunc_ln73_1" val="!193"/>
<literal name="trunc_ln73_1" val="!194"/>
<literal name="trunc_ln73_1" val="!195"/>
<literal name="trunc_ln73_1" val="!196"/>
<literal name="trunc_ln73_1" val="!197"/>
<literal name="trunc_ln73_1" val="!198"/>
<literal name="trunc_ln73_1" val="!199"/>
<literal name="trunc_ln73_1" val="!200"/>
<literal name="trunc_ln73_1" val="!201"/>
<literal name="trunc_ln73_1" val="!202"/>
<literal name="trunc_ln73_1" val="!203"/>
<literal name="trunc_ln73_1" val="!204"/>
<literal name="trunc_ln73_1" val="!205"/>
<literal name="trunc_ln73_1" val="!206"/>
<literal name="trunc_ln73_1" val="!207"/>
<literal name="trunc_ln73_1" val="!208"/>
<literal name="trunc_ln73_1" val="!209"/>
<literal name="trunc_ln73_1" val="!210"/>
<literal name="trunc_ln73_1" val="!211"/>
<literal name="trunc_ln73_1" val="!212"/>
<literal name="trunc_ln73_1" val="!213"/>
<literal name="trunc_ln73_1" val="!214"/>
<literal name="trunc_ln73_1" val="!215"/>
<literal name="trunc_ln73_1" val="!216"/>
<literal name="trunc_ln73_1" val="!217"/>
<literal name="trunc_ln73_1" val="!218"/>
<literal name="trunc_ln73_1" val="!219"/>
<literal name="trunc_ln73_1" val="!220"/>
<literal name="trunc_ln73_1" val="!221"/>
<literal name="trunc_ln73_1" val="!222"/>
<literal name="trunc_ln73_1" val="!223"/>
<literal name="trunc_ln73_1" val="!224"/>
<literal name="trunc_ln73_1" val="!225"/>
<literal name="trunc_ln73_1" val="!226"/>
<literal name="trunc_ln73_1" val="!227"/>
<literal name="trunc_ln73_1" val="!228"/>
<literal name="trunc_ln73_1" val="!229"/>
<literal name="trunc_ln73_1" val="!230"/>
<literal name="trunc_ln73_1" val="!231"/>
<literal name="trunc_ln73_1" val="!232"/>
<literal name="trunc_ln73_1" val="!233"/>
<literal name="trunc_ln73_1" val="!234"/>
<literal name="trunc_ln73_1" val="!235"/>
<literal name="trunc_ln73_1" val="!236"/>
<literal name="trunc_ln73_1" val="!237"/>
<literal name="trunc_ln73_1" val="!238"/>
<literal name="trunc_ln73_1" val="!239"/>
<literal name="trunc_ln73_1" val="!240"/>
<literal name="trunc_ln73_1" val="!241"/>
<literal name="trunc_ln73_1" val="!242"/>
<literal name="trunc_ln73_1" val="!243"/>
<literal name="trunc_ln73_1" val="!244"/>
<literal name="trunc_ln73_1" val="!245"/>
<literal name="trunc_ln73_1" val="!246"/>
<literal name="trunc_ln73_1" val="!247"/>
<literal name="trunc_ln73_1" val="!248"/>
<literal name="trunc_ln73_1" val="!249"/>
<literal name="trunc_ln73_1" val="!250"/>
<literal name="trunc_ln73_1" val="!251"/>
<literal name="trunc_ln73_1" val="!252"/>
<literal name="trunc_ln73_1" val="!253"/>
<literal name="trunc_ln73_1" val="!254"/>
<literal name="trunc_ln73_1" val="!255"/>
<literal name="trunc_ln73_1" val="!256"/>
<literal name="trunc_ln73_1" val="!257"/>
<literal name="trunc_ln73_1" val="!258"/>
<literal name="trunc_ln73_1" val="!259"/>
<literal name="trunc_ln73_1" val="!260"/>
<literal name="trunc_ln73_1" val="!261"/>
<literal name="trunc_ln73_1" val="!262"/>
<literal name="trunc_ln73_1" val="!263"/>
<literal name="trunc_ln73_1" val="!264"/>
<literal name="trunc_ln73_1" val="!265"/>
<literal name="trunc_ln73_1" val="!266"/>
<literal name="trunc_ln73_1" val="!267"/>
<literal name="trunc_ln73_1" val="!268"/>
<literal name="trunc_ln73_1" val="!269"/>
<literal name="trunc_ln73_1" val="!270"/>
<literal name="trunc_ln73_1" val="!271"/>
<literal name="trunc_ln73_1" val="!272"/>
<literal name="trunc_ln73_1" val="!273"/>
<literal name="trunc_ln73_1" val="!274"/>
<literal name="trunc_ln73_1" val="!275"/>
<literal name="trunc_ln73_1" val="!276"/>
<literal name="trunc_ln73_1" val="!277"/>
<literal name="trunc_ln73_1" val="!278"/>
<literal name="trunc_ln73_1" val="!279"/>
<literal name="trunc_ln73_1" val="!280"/>
<literal name="trunc_ln73_1" val="!281"/>
<literal name="trunc_ln73_1" val="!282"/>
<literal name="trunc_ln73_1" val="!283"/>
<literal name="trunc_ln73_1" val="!284"/>
<literal name="trunc_ln73_1" val="!285"/>
<literal name="trunc_ln73_1" val="!286"/>
<literal name="trunc_ln73_1" val="!287"/>
<literal name="trunc_ln73_1" val="!288"/>
<literal name="trunc_ln73_1" val="!289"/>
<literal name="trunc_ln73_1" val="!290"/>
<literal name="trunc_ln73_1" val="!291"/>
<literal name="trunc_ln73_1" val="!292"/>
<literal name="trunc_ln73_1" val="!293"/>
<literal name="trunc_ln73_1" val="!294"/>
<literal name="trunc_ln73_1" val="!295"/>
<literal name="trunc_ln73_1" val="!296"/>
<literal name="trunc_ln73_1" val="!297"/>
<literal name="trunc_ln73_1" val="!298"/>
<literal name="trunc_ln73_1" val="!299"/>
<literal name="trunc_ln73_1" val="!300"/>
<literal name="trunc_ln73_1" val="!301"/>
<literal name="trunc_ln73_1" val="!302"/>
<literal name="trunc_ln73_1" val="!303"/>
<literal name="trunc_ln73_1" val="!304"/>
<literal name="trunc_ln73_1" val="!305"/>
<literal name="trunc_ln73_1" val="!306"/>
<literal name="trunc_ln73_1" val="!307"/>
<literal name="trunc_ln73_1" val="!308"/>
<literal name="trunc_ln73_1" val="!309"/>
<literal name="trunc_ln73_1" val="!310"/>
<literal name="trunc_ln73_1" val="!311"/>
<literal name="trunc_ln73_1" val="!312"/>
<literal name="trunc_ln73_1" val="!313"/>
<literal name="trunc_ln73_1" val="!314"/>
<literal name="trunc_ln73_1" val="!315"/>
<literal name="trunc_ln73_1" val="!316"/>
<literal name="trunc_ln73_1" val="!317"/>
<literal name="trunc_ln73_1" val="!318"/>
<literal name="trunc_ln73_1" val="!319"/>
<literal name="trunc_ln73_1" val="!320"/>
<literal name="trunc_ln73_1" val="!321"/>
<literal name="trunc_ln73_1" val="!322"/>
<literal name="trunc_ln73_1" val="!323"/>
<literal name="trunc_ln73_1" val="!324"/>
<literal name="trunc_ln73_1" val="!325"/>
<literal name="trunc_ln73_1" val="!326"/>
<literal name="trunc_ln73_1" val="!327"/>
<literal name="trunc_ln73_1" val="!328"/>
<literal name="trunc_ln73_1" val="!329"/>
<literal name="trunc_ln73_1" val="!330"/>
<literal name="trunc_ln73_1" val="!331"/>
<literal name="trunc_ln73_1" val="!332"/>
<literal name="trunc_ln73_1" val="!333"/>
<literal name="trunc_ln73_1" val="!334"/>
<literal name="trunc_ln73_1" val="!335"/>
<literal name="trunc_ln73_1" val="!336"/>
<literal name="trunc_ln73_1" val="!337"/>
<literal name="trunc_ln73_1" val="!338"/>
<literal name="trunc_ln73_1" val="!339"/>
<literal name="trunc_ln73_1" val="!340"/>
<literal name="trunc_ln73_1" val="!341"/>
<literal name="trunc_ln73_1" val="!342"/>
<literal name="trunc_ln73_1" val="!343"/>
<literal name="trunc_ln73_1" val="!344"/>
<literal name="trunc_ln73_1" val="!345"/>
<literal name="trunc_ln73_1" val="!346"/>
<literal name="trunc_ln73_1" val="!347"/>
<literal name="trunc_ln73_1" val="!348"/>
<literal name="trunc_ln73_1" val="!349"/>
<literal name="trunc_ln73_1" val="!350"/>
<literal name="trunc_ln73_1" val="!351"/>
<literal name="trunc_ln73_1" val="!352"/>
<literal name="trunc_ln73_1" val="!353"/>
<literal name="trunc_ln73_1" val="!354"/>
<literal name="trunc_ln73_1" val="!355"/>
<literal name="trunc_ln73_1" val="!356"/>
<literal name="trunc_ln73_1" val="!357"/>
<literal name="trunc_ln73_1" val="!358"/>
<literal name="trunc_ln73_1" val="!359"/>
<literal name="trunc_ln73_1" val="!360"/>
<literal name="trunc_ln73_1" val="!361"/>
<literal name="trunc_ln73_1" val="!362"/>
<literal name="trunc_ln73_1" val="!363"/>
<literal name="trunc_ln73_1" val="!364"/>
<literal name="trunc_ln73_1" val="!365"/>
<literal name="trunc_ln73_1" val="!366"/>
<literal name="trunc_ln73_1" val="!367"/>
<literal name="trunc_ln73_1" val="!368"/>
<literal name="trunc_ln73_1" val="!369"/>
<literal name="trunc_ln73_1" val="!370"/>
<literal name="trunc_ln73_1" val="!371"/>
<literal name="trunc_ln73_1" val="!372"/>
<literal name="trunc_ln73_1" val="!373"/>
<literal name="trunc_ln73_1" val="!374"/>
<literal name="trunc_ln73_1" val="!375"/>
<literal name="trunc_ln73_1" val="!376"/>
<literal name="trunc_ln73_1" val="!377"/>
<literal name="trunc_ln73_1" val="!378"/>
<literal name="trunc_ln73_1" val="!379"/>
<literal name="trunc_ln73_1" val="!380"/>
<literal name="trunc_ln73_1" val="!381"/>
<literal name="trunc_ln73_1" val="!382"/>
<literal name="trunc_ln73_1" val="!383"/>
<literal name="trunc_ln73_1" val="!384"/>
<literal name="trunc_ln73_1" val="!385"/>
<literal name="trunc_ln73_1" val="!386"/>
<literal name="trunc_ln73_1" val="!387"/>
<literal name="trunc_ln73_1" val="!388"/>
<literal name="trunc_ln73_1" val="!389"/>
<literal name="trunc_ln73_1" val="!390"/>
<literal name="trunc_ln73_1" val="!391"/>
<literal name="trunc_ln73_1" val="!392"/>
<literal name="trunc_ln73_1" val="!393"/>
<literal name="trunc_ln73_1" val="!394"/>
<literal name="trunc_ln73_1" val="!395"/>
<literal name="trunc_ln73_1" val="!396"/>
<literal name="trunc_ln73_1" val="!397"/>
<literal name="trunc_ln73_1" val="!398"/>
<literal name="trunc_ln73_1" val="!399"/>
<literal name="trunc_ln73_1" val="!400"/>
<literal name="trunc_ln73_1" val="!401"/>
<literal name="trunc_ln73_1" val="!402"/>
<literal name="trunc_ln73_1" val="!403"/>
<literal name="trunc_ln73_1" val="!404"/>
<literal name="trunc_ln73_1" val="!405"/>
<literal name="trunc_ln73_1" val="!406"/>
<literal name="trunc_ln73_1" val="!407"/>
<literal name="trunc_ln73_1" val="!408"/>
<literal name="trunc_ln73_1" val="!409"/>
<literal name="trunc_ln73_1" val="!410"/>
<literal name="trunc_ln73_1" val="!411"/>
<literal name="trunc_ln73_1" val="!412"/>
<literal name="trunc_ln73_1" val="!413"/>
<literal name="trunc_ln73_1" val="!414"/>
<literal name="trunc_ln73_1" val="!415"/>
<literal name="trunc_ln73_1" val="!416"/>
<literal name="trunc_ln73_1" val="!417"/>
<literal name="trunc_ln73_1" val="!418"/>
<literal name="trunc_ln73_1" val="!419"/>
<literal name="trunc_ln73_1" val="!420"/>
<literal name="trunc_ln73_1" val="!421"/>
<literal name="trunc_ln73_1" val="!422"/>
<literal name="trunc_ln73_1" val="!423"/>
<literal name="trunc_ln73_1" val="!424"/>
<literal name="trunc_ln73_1" val="!425"/>
<literal name="trunc_ln73_1" val="!426"/>
<literal name="trunc_ln73_1" val="!427"/>
<literal name="trunc_ln73_1" val="!428"/>
<literal name="trunc_ln73_1" val="!429"/>
<literal name="trunc_ln73_1" val="!430"/>
<literal name="trunc_ln73_1" val="!431"/>
<literal name="trunc_ln73_1" val="!432"/>
<literal name="trunc_ln73_1" val="!433"/>
<literal name="trunc_ln73_1" val="!434"/>
<literal name="trunc_ln73_1" val="!435"/>
<literal name="trunc_ln73_1" val="!436"/>
<literal name="trunc_ln73_1" val="!437"/>
<literal name="trunc_ln73_1" val="!438"/>
<literal name="trunc_ln73_1" val="!439"/>
<literal name="trunc_ln73_1" val="!440"/>
<literal name="trunc_ln73_1" val="!441"/>
<literal name="trunc_ln73_1" val="!442"/>
<literal name="trunc_ln73_1" val="!443"/>
<literal name="trunc_ln73_1" val="!444"/>
<literal name="trunc_ln73_1" val="!445"/>
<literal name="trunc_ln73_1" val="!446"/>
<literal name="trunc_ln73_1" val="!447"/>
<literal name="trunc_ln73_1" val="!448"/>
<literal name="trunc_ln73_1" val="!449"/>
<literal name="trunc_ln73_1" val="!450"/>
<literal name="trunc_ln73_1" val="!451"/>
<literal name="trunc_ln73_1" val="!452"/>
<literal name="trunc_ln73_1" val="!453"/>
<literal name="trunc_ln73_1" val="!454"/>
<literal name="trunc_ln73_1" val="!455"/>
<literal name="trunc_ln73_1" val="!456"/>
<literal name="trunc_ln73_1" val="!457"/>
<literal name="trunc_ln73_1" val="!458"/>
<literal name="trunc_ln73_1" val="!459"/>
<literal name="trunc_ln73_1" val="!460"/>
<literal name="trunc_ln73_1" val="!461"/>
<literal name="trunc_ln73_1" val="!462"/>
<literal name="trunc_ln73_1" val="!463"/>
<literal name="trunc_ln73_1" val="!464"/>
<literal name="trunc_ln73_1" val="!465"/>
<literal name="trunc_ln73_1" val="!466"/>
<literal name="trunc_ln73_1" val="!467"/>
<literal name="trunc_ln73_1" val="!468"/>
<literal name="trunc_ln73_1" val="!469"/>
<literal name="trunc_ln73_1" val="!470"/>
<literal name="trunc_ln73_1" val="!471"/>
<literal name="trunc_ln73_1" val="!472"/>
<literal name="trunc_ln73_1" val="!473"/>
<literal name="trunc_ln73_1" val="!474"/>
<literal name="trunc_ln73_1" val="!475"/>
<literal name="trunc_ln73_1" val="!476"/>
<literal name="trunc_ln73_1" val="!477"/>
<literal name="trunc_ln73_1" val="!478"/>
<literal name="trunc_ln73_1" val="!479"/>
<literal name="trunc_ln73_1" val="!480"/>
<literal name="trunc_ln73_1" val="!481"/>
<literal name="trunc_ln73_1" val="!482"/>
<literal name="trunc_ln73_1" val="!483"/>
<literal name="trunc_ln73_1" val="!484"/>
<literal name="trunc_ln73_1" val="!485"/>
<literal name="trunc_ln73_1" val="!486"/>
<literal name="trunc_ln73_1" val="!487"/>
<literal name="trunc_ln73_1" val="!488"/>
<literal name="trunc_ln73_1" val="!489"/>
<literal name="trunc_ln73_1" val="!490"/>
<literal name="trunc_ln73_1" val="!491"/>
<literal name="trunc_ln73_1" val="!492"/>
<literal name="trunc_ln73_1" val="!493"/>
<literal name="trunc_ln73_1" val="!494"/>
<literal name="trunc_ln73_1" val="!495"/>
<literal name="trunc_ln73_1" val="!496"/>
<literal name="trunc_ln73_1" val="!497"/>
<literal name="trunc_ln73_1" val="!498"/>
<literal name="trunc_ln73_1" val="!499"/>
<literal name="trunc_ln73_1" val="!500"/>
<literal name="trunc_ln73_1" val="!501"/>
<literal name="trunc_ln73_1" val="!502"/>
<literal name="trunc_ln73_1" val="!503"/>
<literal name="trunc_ln73_1" val="!504"/>
<literal name="trunc_ln73_1" val="!505"/>
<literal name="trunc_ln73_1" val="!506"/>
<literal name="trunc_ln73_1" val="!507"/>
<literal name="trunc_ln73_1" val="!508"/>
<literal name="trunc_ln73_1" val="!509"/>
<literal name="trunc_ln73_1" val="!510"/>
<literal name="trunc_ln73_1" val="!511"/>
<literal name="trunc_ln73_1" val="!512"/>
<literal name="trunc_ln73_1" val="!513"/>
<literal name="trunc_ln73_1" val="!514"/>
<literal name="trunc_ln73_1" val="!515"/>
<literal name="trunc_ln73_1" val="!516"/>
<literal name="trunc_ln73_1" val="!517"/>
<literal name="trunc_ln73_1" val="!518"/>
<literal name="trunc_ln73_1" val="!519"/>
<literal name="trunc_ln73_1" val="!520"/>
<literal name="trunc_ln73_1" val="!521"/>
<literal name="trunc_ln73_1" val="!522"/>
<literal name="trunc_ln73_1" val="!523"/>
<literal name="trunc_ln73_1" val="!524"/>
<literal name="trunc_ln73_1" val="!525"/>
<literal name="trunc_ln73_1" val="!526"/>
<literal name="trunc_ln73_1" val="!527"/>
<literal name="trunc_ln73_1" val="!528"/>
<literal name="trunc_ln73_1" val="!529"/>
<literal name="trunc_ln73_1" val="!530"/>
<literal name="trunc_ln73_1" val="!531"/>
<literal name="trunc_ln73_1" val="!532"/>
<literal name="trunc_ln73_1" val="!533"/>
<literal name="trunc_ln73_1" val="!534"/>
<literal name="trunc_ln73_1" val="!535"/>
<literal name="trunc_ln73_1" val="!536"/>
<literal name="trunc_ln73_1" val="!537"/>
<literal name="trunc_ln73_1" val="!538"/>
<literal name="trunc_ln73_1" val="!539"/>
<literal name="trunc_ln73_1" val="!540"/>
<literal name="trunc_ln73_1" val="!541"/>
<literal name="trunc_ln73_1" val="!542"/>
<literal name="trunc_ln73_1" val="!543"/>
<literal name="trunc_ln73_1" val="!544"/>
<literal name="trunc_ln73_1" val="!545"/>
<literal name="trunc_ln73_1" val="!546"/>
<literal name="trunc_ln73_1" val="!547"/>
<literal name="trunc_ln73_1" val="!548"/>
<literal name="trunc_ln73_1" val="!549"/>
<literal name="trunc_ln73_1" val="!550"/>
<literal name="trunc_ln73_1" val="!551"/>
<literal name="trunc_ln73_1" val="!552"/>
<literal name="trunc_ln73_1" val="!553"/>
<literal name="trunc_ln73_1" val="!554"/>
<literal name="trunc_ln73_1" val="!555"/>
<literal name="trunc_ln73_1" val="!556"/>
<literal name="trunc_ln73_1" val="!557"/>
<literal name="trunc_ln73_1" val="!558"/>
<literal name="trunc_ln73_1" val="!559"/>
<literal name="trunc_ln73_1" val="!560"/>
<literal name="trunc_ln73_1" val="!561"/>
<literal name="trunc_ln73_1" val="!562"/>
<literal name="trunc_ln73_1" val="!563"/>
<literal name="trunc_ln73_1" val="!564"/>
<literal name="trunc_ln73_1" val="!565"/>
<literal name="trunc_ln73_1" val="!566"/>
<literal name="trunc_ln73_1" val="!567"/>
<literal name="trunc_ln73_1" val="!568"/>
<literal name="trunc_ln73_1" val="!569"/>
<literal name="trunc_ln73_1" val="!570"/>
<literal name="trunc_ln73_1" val="!571"/>
<literal name="trunc_ln73_1" val="!572"/>
<literal name="trunc_ln73_1" val="!573"/>
<literal name="trunc_ln73_1" val="!574"/>
<literal name="trunc_ln73_1" val="!575"/>
<literal name="trunc_ln73_1" val="!576"/>
<literal name="trunc_ln73_1" val="!577"/>
<literal name="trunc_ln73_1" val="!578"/>
<literal name="trunc_ln73_1" val="!579"/>
<literal name="trunc_ln73_1" val="!580"/>
<literal name="trunc_ln73_1" val="!581"/>
<literal name="trunc_ln73_1" val="!582"/>
<literal name="trunc_ln73_1" val="!583"/>
<literal name="trunc_ln73_1" val="!584"/>
<literal name="trunc_ln73_1" val="!585"/>
<literal name="trunc_ln73_1" val="!586"/>
<literal name="trunc_ln73_1" val="!587"/>
<literal name="trunc_ln73_1" val="!588"/>
<literal name="trunc_ln73_1" val="!589"/>
<literal name="trunc_ln73_1" val="!590"/>
<literal name="trunc_ln73_1" val="!591"/>
<literal name="trunc_ln73_1" val="!592"/>
<literal name="trunc_ln73_1" val="!593"/>
<literal name="trunc_ln73_1" val="!594"/>
<literal name="trunc_ln73_1" val="!595"/>
<literal name="trunc_ln73_1" val="!596"/>
<literal name="trunc_ln73_1" val="!597"/>
<literal name="trunc_ln73_1" val="!598"/>
<literal name="trunc_ln73_1" val="!599"/>
<literal name="trunc_ln73_1" val="!600"/>
<literal name="trunc_ln73_1" val="!601"/>
<literal name="trunc_ln73_1" val="!602"/>
<literal name="trunc_ln73_1" val="!603"/>
<literal name="trunc_ln73_1" val="!604"/>
<literal name="trunc_ln73_1" val="!605"/>
<literal name="trunc_ln73_1" val="!606"/>
<literal name="trunc_ln73_1" val="!607"/>
<literal name="trunc_ln73_1" val="!608"/>
<literal name="trunc_ln73_1" val="!609"/>
<literal name="trunc_ln73_1" val="!610"/>
<literal name="trunc_ln73_1" val="!611"/>
<literal name="trunc_ln73_1" val="!612"/>
<literal name="trunc_ln73_1" val="!613"/>
<literal name="trunc_ln73_1" val="!614"/>
<literal name="trunc_ln73_1" val="!615"/>
<literal name="trunc_ln73_1" val="!616"/>
<literal name="trunc_ln73_1" val="!617"/>
<literal name="trunc_ln73_1" val="!618"/>
<literal name="trunc_ln73_1" val="!619"/>
<literal name="trunc_ln73_1" val="!620"/>
<literal name="trunc_ln73_1" val="!621"/>
<literal name="trunc_ln73_1" val="!622"/>
<literal name="trunc_ln73_1" val="!623"/>
<literal name="xor_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1874:0 %store_ln73 = store i32 %conv2, i32 %Layer3_Neurons_CPU_624_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="4525" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="!0"/>
<literal name="trunc_ln73_1" val="!1"/>
<literal name="trunc_ln73_1" val="!2"/>
<literal name="trunc_ln73_1" val="!3"/>
<literal name="trunc_ln73_1" val="!4"/>
<literal name="trunc_ln73_1" val="!5"/>
<literal name="trunc_ln73_1" val="!6"/>
<literal name="trunc_ln73_1" val="!7"/>
<literal name="trunc_ln73_1" val="!8"/>
<literal name="trunc_ln73_1" val="!9"/>
<literal name="trunc_ln73_1" val="!10"/>
<literal name="trunc_ln73_1" val="!11"/>
<literal name="trunc_ln73_1" val="!12"/>
<literal name="trunc_ln73_1" val="!13"/>
<literal name="trunc_ln73_1" val="!14"/>
<literal name="trunc_ln73_1" val="!15"/>
<literal name="trunc_ln73_1" val="!16"/>
<literal name="trunc_ln73_1" val="!17"/>
<literal name="trunc_ln73_1" val="!18"/>
<literal name="trunc_ln73_1" val="!19"/>
<literal name="trunc_ln73_1" val="!20"/>
<literal name="trunc_ln73_1" val="!21"/>
<literal name="trunc_ln73_1" val="!22"/>
<literal name="trunc_ln73_1" val="!23"/>
<literal name="trunc_ln73_1" val="!24"/>
<literal name="trunc_ln73_1" val="!25"/>
<literal name="trunc_ln73_1" val="!26"/>
<literal name="trunc_ln73_1" val="!27"/>
<literal name="trunc_ln73_1" val="!28"/>
<literal name="trunc_ln73_1" val="!29"/>
<literal name="trunc_ln73_1" val="!30"/>
<literal name="trunc_ln73_1" val="!31"/>
<literal name="trunc_ln73_1" val="!32"/>
<literal name="trunc_ln73_1" val="!33"/>
<literal name="trunc_ln73_1" val="!34"/>
<literal name="trunc_ln73_1" val="!35"/>
<literal name="trunc_ln73_1" val="!36"/>
<literal name="trunc_ln73_1" val="!37"/>
<literal name="trunc_ln73_1" val="!38"/>
<literal name="trunc_ln73_1" val="!39"/>
<literal name="trunc_ln73_1" val="!40"/>
<literal name="trunc_ln73_1" val="!41"/>
<literal name="trunc_ln73_1" val="!42"/>
<literal name="trunc_ln73_1" val="!43"/>
<literal name="trunc_ln73_1" val="!44"/>
<literal name="trunc_ln73_1" val="!45"/>
<literal name="trunc_ln73_1" val="!46"/>
<literal name="trunc_ln73_1" val="!47"/>
<literal name="trunc_ln73_1" val="!48"/>
<literal name="trunc_ln73_1" val="!49"/>
<literal name="trunc_ln73_1" val="!50"/>
<literal name="trunc_ln73_1" val="!51"/>
<literal name="trunc_ln73_1" val="!52"/>
<literal name="trunc_ln73_1" val="!53"/>
<literal name="trunc_ln73_1" val="!54"/>
<literal name="trunc_ln73_1" val="!55"/>
<literal name="trunc_ln73_1" val="!56"/>
<literal name="trunc_ln73_1" val="!57"/>
<literal name="trunc_ln73_1" val="!58"/>
<literal name="trunc_ln73_1" val="!59"/>
<literal name="trunc_ln73_1" val="!60"/>
<literal name="trunc_ln73_1" val="!61"/>
<literal name="trunc_ln73_1" val="!62"/>
<literal name="trunc_ln73_1" val="!63"/>
<literal name="trunc_ln73_1" val="!64"/>
<literal name="trunc_ln73_1" val="!65"/>
<literal name="trunc_ln73_1" val="!66"/>
<literal name="trunc_ln73_1" val="!67"/>
<literal name="trunc_ln73_1" val="!68"/>
<literal name="trunc_ln73_1" val="!69"/>
<literal name="trunc_ln73_1" val="!70"/>
<literal name="trunc_ln73_1" val="!71"/>
<literal name="trunc_ln73_1" val="!72"/>
<literal name="trunc_ln73_1" val="!73"/>
<literal name="trunc_ln73_1" val="!74"/>
<literal name="trunc_ln73_1" val="!75"/>
<literal name="trunc_ln73_1" val="!76"/>
<literal name="trunc_ln73_1" val="!77"/>
<literal name="trunc_ln73_1" val="!78"/>
<literal name="trunc_ln73_1" val="!79"/>
<literal name="trunc_ln73_1" val="!80"/>
<literal name="trunc_ln73_1" val="!81"/>
<literal name="trunc_ln73_1" val="!82"/>
<literal name="trunc_ln73_1" val="!83"/>
<literal name="trunc_ln73_1" val="!84"/>
<literal name="trunc_ln73_1" val="!85"/>
<literal name="trunc_ln73_1" val="!86"/>
<literal name="trunc_ln73_1" val="!87"/>
<literal name="trunc_ln73_1" val="!88"/>
<literal name="trunc_ln73_1" val="!89"/>
<literal name="trunc_ln73_1" val="!90"/>
<literal name="trunc_ln73_1" val="!91"/>
<literal name="trunc_ln73_1" val="!92"/>
<literal name="trunc_ln73_1" val="!93"/>
<literal name="trunc_ln73_1" val="!94"/>
<literal name="trunc_ln73_1" val="!95"/>
<literal name="trunc_ln73_1" val="!96"/>
<literal name="trunc_ln73_1" val="!97"/>
<literal name="trunc_ln73_1" val="!98"/>
<literal name="trunc_ln73_1" val="!99"/>
<literal name="trunc_ln73_1" val="!100"/>
<literal name="trunc_ln73_1" val="!101"/>
<literal name="trunc_ln73_1" val="!102"/>
<literal name="trunc_ln73_1" val="!103"/>
<literal name="trunc_ln73_1" val="!104"/>
<literal name="trunc_ln73_1" val="!105"/>
<literal name="trunc_ln73_1" val="!106"/>
<literal name="trunc_ln73_1" val="!107"/>
<literal name="trunc_ln73_1" val="!108"/>
<literal name="trunc_ln73_1" val="!109"/>
<literal name="trunc_ln73_1" val="!110"/>
<literal name="trunc_ln73_1" val="!111"/>
<literal name="trunc_ln73_1" val="!112"/>
<literal name="trunc_ln73_1" val="!113"/>
<literal name="trunc_ln73_1" val="!114"/>
<literal name="trunc_ln73_1" val="!115"/>
<literal name="trunc_ln73_1" val="!116"/>
<literal name="trunc_ln73_1" val="!117"/>
<literal name="trunc_ln73_1" val="!118"/>
<literal name="trunc_ln73_1" val="!119"/>
<literal name="trunc_ln73_1" val="!120"/>
<literal name="trunc_ln73_1" val="!121"/>
<literal name="trunc_ln73_1" val="!122"/>
<literal name="trunc_ln73_1" val="!123"/>
<literal name="trunc_ln73_1" val="!124"/>
<literal name="trunc_ln73_1" val="!125"/>
<literal name="trunc_ln73_1" val="!126"/>
<literal name="trunc_ln73_1" val="!127"/>
<literal name="trunc_ln73_1" val="!128"/>
<literal name="trunc_ln73_1" val="!129"/>
<literal name="trunc_ln73_1" val="!130"/>
<literal name="trunc_ln73_1" val="!131"/>
<literal name="trunc_ln73_1" val="!132"/>
<literal name="trunc_ln73_1" val="!133"/>
<literal name="trunc_ln73_1" val="!134"/>
<literal name="trunc_ln73_1" val="!135"/>
<literal name="trunc_ln73_1" val="!136"/>
<literal name="trunc_ln73_1" val="!137"/>
<literal name="trunc_ln73_1" val="!138"/>
<literal name="trunc_ln73_1" val="!139"/>
<literal name="trunc_ln73_1" val="!140"/>
<literal name="trunc_ln73_1" val="!141"/>
<literal name="trunc_ln73_1" val="!142"/>
<literal name="trunc_ln73_1" val="!143"/>
<literal name="trunc_ln73_1" val="!144"/>
<literal name="trunc_ln73_1" val="!145"/>
<literal name="trunc_ln73_1" val="!146"/>
<literal name="trunc_ln73_1" val="!147"/>
<literal name="trunc_ln73_1" val="!148"/>
<literal name="trunc_ln73_1" val="!149"/>
<literal name="trunc_ln73_1" val="!150"/>
<literal name="trunc_ln73_1" val="!151"/>
<literal name="trunc_ln73_1" val="!152"/>
<literal name="trunc_ln73_1" val="!153"/>
<literal name="trunc_ln73_1" val="!154"/>
<literal name="trunc_ln73_1" val="!155"/>
<literal name="trunc_ln73_1" val="!156"/>
<literal name="trunc_ln73_1" val="!157"/>
<literal name="trunc_ln73_1" val="!158"/>
<literal name="trunc_ln73_1" val="!159"/>
<literal name="trunc_ln73_1" val="!160"/>
<literal name="trunc_ln73_1" val="!161"/>
<literal name="trunc_ln73_1" val="!162"/>
<literal name="trunc_ln73_1" val="!163"/>
<literal name="trunc_ln73_1" val="!164"/>
<literal name="trunc_ln73_1" val="!165"/>
<literal name="trunc_ln73_1" val="!166"/>
<literal name="trunc_ln73_1" val="!167"/>
<literal name="trunc_ln73_1" val="!168"/>
<literal name="trunc_ln73_1" val="!169"/>
<literal name="trunc_ln73_1" val="!170"/>
<literal name="trunc_ln73_1" val="!171"/>
<literal name="trunc_ln73_1" val="!172"/>
<literal name="trunc_ln73_1" val="!173"/>
<literal name="trunc_ln73_1" val="!174"/>
<literal name="trunc_ln73_1" val="!175"/>
<literal name="trunc_ln73_1" val="!176"/>
<literal name="trunc_ln73_1" val="!177"/>
<literal name="trunc_ln73_1" val="!178"/>
<literal name="trunc_ln73_1" val="!179"/>
<literal name="trunc_ln73_1" val="!180"/>
<literal name="trunc_ln73_1" val="!181"/>
<literal name="trunc_ln73_1" val="!182"/>
<literal name="trunc_ln73_1" val="!183"/>
<literal name="trunc_ln73_1" val="!184"/>
<literal name="trunc_ln73_1" val="!185"/>
<literal name="trunc_ln73_1" val="!186"/>
<literal name="trunc_ln73_1" val="!187"/>
<literal name="trunc_ln73_1" val="!188"/>
<literal name="trunc_ln73_1" val="!189"/>
<literal name="trunc_ln73_1" val="!190"/>
<literal name="trunc_ln73_1" val="!191"/>
<literal name="trunc_ln73_1" val="!192"/>
<literal name="trunc_ln73_1" val="!193"/>
<literal name="trunc_ln73_1" val="!194"/>
<literal name="trunc_ln73_1" val="!195"/>
<literal name="trunc_ln73_1" val="!196"/>
<literal name="trunc_ln73_1" val="!197"/>
<literal name="trunc_ln73_1" val="!198"/>
<literal name="trunc_ln73_1" val="!199"/>
<literal name="trunc_ln73_1" val="!200"/>
<literal name="trunc_ln73_1" val="!201"/>
<literal name="trunc_ln73_1" val="!202"/>
<literal name="trunc_ln73_1" val="!203"/>
<literal name="trunc_ln73_1" val="!204"/>
<literal name="trunc_ln73_1" val="!205"/>
<literal name="trunc_ln73_1" val="!206"/>
<literal name="trunc_ln73_1" val="!207"/>
<literal name="trunc_ln73_1" val="!208"/>
<literal name="trunc_ln73_1" val="!209"/>
<literal name="trunc_ln73_1" val="!210"/>
<literal name="trunc_ln73_1" val="!211"/>
<literal name="trunc_ln73_1" val="!212"/>
<literal name="trunc_ln73_1" val="!213"/>
<literal name="trunc_ln73_1" val="!214"/>
<literal name="trunc_ln73_1" val="!215"/>
<literal name="trunc_ln73_1" val="!216"/>
<literal name="trunc_ln73_1" val="!217"/>
<literal name="trunc_ln73_1" val="!218"/>
<literal name="trunc_ln73_1" val="!219"/>
<literal name="trunc_ln73_1" val="!220"/>
<literal name="trunc_ln73_1" val="!221"/>
<literal name="trunc_ln73_1" val="!222"/>
<literal name="trunc_ln73_1" val="!223"/>
<literal name="trunc_ln73_1" val="!224"/>
<literal name="trunc_ln73_1" val="!225"/>
<literal name="trunc_ln73_1" val="!226"/>
<literal name="trunc_ln73_1" val="!227"/>
<literal name="trunc_ln73_1" val="!228"/>
<literal name="trunc_ln73_1" val="!229"/>
<literal name="trunc_ln73_1" val="!230"/>
<literal name="trunc_ln73_1" val="!231"/>
<literal name="trunc_ln73_1" val="!232"/>
<literal name="trunc_ln73_1" val="!233"/>
<literal name="trunc_ln73_1" val="!234"/>
<literal name="trunc_ln73_1" val="!235"/>
<literal name="trunc_ln73_1" val="!236"/>
<literal name="trunc_ln73_1" val="!237"/>
<literal name="trunc_ln73_1" val="!238"/>
<literal name="trunc_ln73_1" val="!239"/>
<literal name="trunc_ln73_1" val="!240"/>
<literal name="trunc_ln73_1" val="!241"/>
<literal name="trunc_ln73_1" val="!242"/>
<literal name="trunc_ln73_1" val="!243"/>
<literal name="trunc_ln73_1" val="!244"/>
<literal name="trunc_ln73_1" val="!245"/>
<literal name="trunc_ln73_1" val="!246"/>
<literal name="trunc_ln73_1" val="!247"/>
<literal name="trunc_ln73_1" val="!248"/>
<literal name="trunc_ln73_1" val="!249"/>
<literal name="trunc_ln73_1" val="!250"/>
<literal name="trunc_ln73_1" val="!251"/>
<literal name="trunc_ln73_1" val="!252"/>
<literal name="trunc_ln73_1" val="!253"/>
<literal name="trunc_ln73_1" val="!254"/>
<literal name="trunc_ln73_1" val="!255"/>
<literal name="trunc_ln73_1" val="!256"/>
<literal name="trunc_ln73_1" val="!257"/>
<literal name="trunc_ln73_1" val="!258"/>
<literal name="trunc_ln73_1" val="!259"/>
<literal name="trunc_ln73_1" val="!260"/>
<literal name="trunc_ln73_1" val="!261"/>
<literal name="trunc_ln73_1" val="!262"/>
<literal name="trunc_ln73_1" val="!263"/>
<literal name="trunc_ln73_1" val="!264"/>
<literal name="trunc_ln73_1" val="!265"/>
<literal name="trunc_ln73_1" val="!266"/>
<literal name="trunc_ln73_1" val="!267"/>
<literal name="trunc_ln73_1" val="!268"/>
<literal name="trunc_ln73_1" val="!269"/>
<literal name="trunc_ln73_1" val="!270"/>
<literal name="trunc_ln73_1" val="!271"/>
<literal name="trunc_ln73_1" val="!272"/>
<literal name="trunc_ln73_1" val="!273"/>
<literal name="trunc_ln73_1" val="!274"/>
<literal name="trunc_ln73_1" val="!275"/>
<literal name="trunc_ln73_1" val="!276"/>
<literal name="trunc_ln73_1" val="!277"/>
<literal name="trunc_ln73_1" val="!278"/>
<literal name="trunc_ln73_1" val="!279"/>
<literal name="trunc_ln73_1" val="!280"/>
<literal name="trunc_ln73_1" val="!281"/>
<literal name="trunc_ln73_1" val="!282"/>
<literal name="trunc_ln73_1" val="!283"/>
<literal name="trunc_ln73_1" val="!284"/>
<literal name="trunc_ln73_1" val="!285"/>
<literal name="trunc_ln73_1" val="!286"/>
<literal name="trunc_ln73_1" val="!287"/>
<literal name="trunc_ln73_1" val="!288"/>
<literal name="trunc_ln73_1" val="!289"/>
<literal name="trunc_ln73_1" val="!290"/>
<literal name="trunc_ln73_1" val="!291"/>
<literal name="trunc_ln73_1" val="!292"/>
<literal name="trunc_ln73_1" val="!293"/>
<literal name="trunc_ln73_1" val="!294"/>
<literal name="trunc_ln73_1" val="!295"/>
<literal name="trunc_ln73_1" val="!296"/>
<literal name="trunc_ln73_1" val="!297"/>
<literal name="trunc_ln73_1" val="!298"/>
<literal name="trunc_ln73_1" val="!299"/>
<literal name="trunc_ln73_1" val="!300"/>
<literal name="trunc_ln73_1" val="!301"/>
<literal name="trunc_ln73_1" val="!302"/>
<literal name="trunc_ln73_1" val="!303"/>
<literal name="trunc_ln73_1" val="!304"/>
<literal name="trunc_ln73_1" val="!305"/>
<literal name="trunc_ln73_1" val="!306"/>
<literal name="trunc_ln73_1" val="!307"/>
<literal name="trunc_ln73_1" val="!308"/>
<literal name="trunc_ln73_1" val="!309"/>
<literal name="trunc_ln73_1" val="!310"/>
<literal name="trunc_ln73_1" val="!311"/>
<literal name="trunc_ln73_1" val="!312"/>
<literal name="trunc_ln73_1" val="!313"/>
<literal name="trunc_ln73_1" val="!314"/>
<literal name="trunc_ln73_1" val="!315"/>
<literal name="trunc_ln73_1" val="!316"/>
<literal name="trunc_ln73_1" val="!317"/>
<literal name="trunc_ln73_1" val="!318"/>
<literal name="trunc_ln73_1" val="!319"/>
<literal name="trunc_ln73_1" val="!320"/>
<literal name="trunc_ln73_1" val="!321"/>
<literal name="trunc_ln73_1" val="!322"/>
<literal name="trunc_ln73_1" val="!323"/>
<literal name="trunc_ln73_1" val="!324"/>
<literal name="trunc_ln73_1" val="!325"/>
<literal name="trunc_ln73_1" val="!326"/>
<literal name="trunc_ln73_1" val="!327"/>
<literal name="trunc_ln73_1" val="!328"/>
<literal name="trunc_ln73_1" val="!329"/>
<literal name="trunc_ln73_1" val="!330"/>
<literal name="trunc_ln73_1" val="!331"/>
<literal name="trunc_ln73_1" val="!332"/>
<literal name="trunc_ln73_1" val="!333"/>
<literal name="trunc_ln73_1" val="!334"/>
<literal name="trunc_ln73_1" val="!335"/>
<literal name="trunc_ln73_1" val="!336"/>
<literal name="trunc_ln73_1" val="!337"/>
<literal name="trunc_ln73_1" val="!338"/>
<literal name="trunc_ln73_1" val="!339"/>
<literal name="trunc_ln73_1" val="!340"/>
<literal name="trunc_ln73_1" val="!341"/>
<literal name="trunc_ln73_1" val="!342"/>
<literal name="trunc_ln73_1" val="!343"/>
<literal name="trunc_ln73_1" val="!344"/>
<literal name="trunc_ln73_1" val="!345"/>
<literal name="trunc_ln73_1" val="!346"/>
<literal name="trunc_ln73_1" val="!347"/>
<literal name="trunc_ln73_1" val="!348"/>
<literal name="trunc_ln73_1" val="!349"/>
<literal name="trunc_ln73_1" val="!350"/>
<literal name="trunc_ln73_1" val="!351"/>
<literal name="trunc_ln73_1" val="!352"/>
<literal name="trunc_ln73_1" val="!353"/>
<literal name="trunc_ln73_1" val="!354"/>
<literal name="trunc_ln73_1" val="!355"/>
<literal name="trunc_ln73_1" val="!356"/>
<literal name="trunc_ln73_1" val="!357"/>
<literal name="trunc_ln73_1" val="!358"/>
<literal name="trunc_ln73_1" val="!359"/>
<literal name="trunc_ln73_1" val="!360"/>
<literal name="trunc_ln73_1" val="!361"/>
<literal name="trunc_ln73_1" val="!362"/>
<literal name="trunc_ln73_1" val="!363"/>
<literal name="trunc_ln73_1" val="!364"/>
<literal name="trunc_ln73_1" val="!365"/>
<literal name="trunc_ln73_1" val="!366"/>
<literal name="trunc_ln73_1" val="!367"/>
<literal name="trunc_ln73_1" val="!368"/>
<literal name="trunc_ln73_1" val="!369"/>
<literal name="trunc_ln73_1" val="!370"/>
<literal name="trunc_ln73_1" val="!371"/>
<literal name="trunc_ln73_1" val="!372"/>
<literal name="trunc_ln73_1" val="!373"/>
<literal name="trunc_ln73_1" val="!374"/>
<literal name="trunc_ln73_1" val="!375"/>
<literal name="trunc_ln73_1" val="!376"/>
<literal name="trunc_ln73_1" val="!377"/>
<literal name="trunc_ln73_1" val="!378"/>
<literal name="trunc_ln73_1" val="!379"/>
<literal name="trunc_ln73_1" val="!380"/>
<literal name="trunc_ln73_1" val="!381"/>
<literal name="trunc_ln73_1" val="!382"/>
<literal name="trunc_ln73_1" val="!383"/>
<literal name="trunc_ln73_1" val="!384"/>
<literal name="trunc_ln73_1" val="!385"/>
<literal name="trunc_ln73_1" val="!386"/>
<literal name="trunc_ln73_1" val="!387"/>
<literal name="trunc_ln73_1" val="!388"/>
<literal name="trunc_ln73_1" val="!389"/>
<literal name="trunc_ln73_1" val="!390"/>
<literal name="trunc_ln73_1" val="!391"/>
<literal name="trunc_ln73_1" val="!392"/>
<literal name="trunc_ln73_1" val="!393"/>
<literal name="trunc_ln73_1" val="!394"/>
<literal name="trunc_ln73_1" val="!395"/>
<literal name="trunc_ln73_1" val="!396"/>
<literal name="trunc_ln73_1" val="!397"/>
<literal name="trunc_ln73_1" val="!398"/>
<literal name="trunc_ln73_1" val="!399"/>
<literal name="trunc_ln73_1" val="!400"/>
<literal name="trunc_ln73_1" val="!401"/>
<literal name="trunc_ln73_1" val="!402"/>
<literal name="trunc_ln73_1" val="!403"/>
<literal name="trunc_ln73_1" val="!404"/>
<literal name="trunc_ln73_1" val="!405"/>
<literal name="trunc_ln73_1" val="!406"/>
<literal name="trunc_ln73_1" val="!407"/>
<literal name="trunc_ln73_1" val="!408"/>
<literal name="trunc_ln73_1" val="!409"/>
<literal name="trunc_ln73_1" val="!410"/>
<literal name="trunc_ln73_1" val="!411"/>
<literal name="trunc_ln73_1" val="!412"/>
<literal name="trunc_ln73_1" val="!413"/>
<literal name="trunc_ln73_1" val="!414"/>
<literal name="trunc_ln73_1" val="!415"/>
<literal name="trunc_ln73_1" val="!416"/>
<literal name="trunc_ln73_1" val="!417"/>
<literal name="trunc_ln73_1" val="!418"/>
<literal name="trunc_ln73_1" val="!419"/>
<literal name="trunc_ln73_1" val="!420"/>
<literal name="trunc_ln73_1" val="!421"/>
<literal name="trunc_ln73_1" val="!422"/>
<literal name="trunc_ln73_1" val="!423"/>
<literal name="trunc_ln73_1" val="!424"/>
<literal name="trunc_ln73_1" val="!425"/>
<literal name="trunc_ln73_1" val="!426"/>
<literal name="trunc_ln73_1" val="!427"/>
<literal name="trunc_ln73_1" val="!428"/>
<literal name="trunc_ln73_1" val="!429"/>
<literal name="trunc_ln73_1" val="!430"/>
<literal name="trunc_ln73_1" val="!431"/>
<literal name="trunc_ln73_1" val="!432"/>
<literal name="trunc_ln73_1" val="!433"/>
<literal name="trunc_ln73_1" val="!434"/>
<literal name="trunc_ln73_1" val="!435"/>
<literal name="trunc_ln73_1" val="!436"/>
<literal name="trunc_ln73_1" val="!437"/>
<literal name="trunc_ln73_1" val="!438"/>
<literal name="trunc_ln73_1" val="!439"/>
<literal name="trunc_ln73_1" val="!440"/>
<literal name="trunc_ln73_1" val="!441"/>
<literal name="trunc_ln73_1" val="!442"/>
<literal name="trunc_ln73_1" val="!443"/>
<literal name="trunc_ln73_1" val="!444"/>
<literal name="trunc_ln73_1" val="!445"/>
<literal name="trunc_ln73_1" val="!446"/>
<literal name="trunc_ln73_1" val="!447"/>
<literal name="trunc_ln73_1" val="!448"/>
<literal name="trunc_ln73_1" val="!449"/>
<literal name="trunc_ln73_1" val="!450"/>
<literal name="trunc_ln73_1" val="!451"/>
<literal name="trunc_ln73_1" val="!452"/>
<literal name="trunc_ln73_1" val="!453"/>
<literal name="trunc_ln73_1" val="!454"/>
<literal name="trunc_ln73_1" val="!455"/>
<literal name="trunc_ln73_1" val="!456"/>
<literal name="trunc_ln73_1" val="!457"/>
<literal name="trunc_ln73_1" val="!458"/>
<literal name="trunc_ln73_1" val="!459"/>
<literal name="trunc_ln73_1" val="!460"/>
<literal name="trunc_ln73_1" val="!461"/>
<literal name="trunc_ln73_1" val="!462"/>
<literal name="trunc_ln73_1" val="!463"/>
<literal name="trunc_ln73_1" val="!464"/>
<literal name="trunc_ln73_1" val="!465"/>
<literal name="trunc_ln73_1" val="!466"/>
<literal name="trunc_ln73_1" val="!467"/>
<literal name="trunc_ln73_1" val="!468"/>
<literal name="trunc_ln73_1" val="!469"/>
<literal name="trunc_ln73_1" val="!470"/>
<literal name="trunc_ln73_1" val="!471"/>
<literal name="trunc_ln73_1" val="!472"/>
<literal name="trunc_ln73_1" val="!473"/>
<literal name="trunc_ln73_1" val="!474"/>
<literal name="trunc_ln73_1" val="!475"/>
<literal name="trunc_ln73_1" val="!476"/>
<literal name="trunc_ln73_1" val="!477"/>
<literal name="trunc_ln73_1" val="!478"/>
<literal name="trunc_ln73_1" val="!479"/>
<literal name="trunc_ln73_1" val="!480"/>
<literal name="trunc_ln73_1" val="!481"/>
<literal name="trunc_ln73_1" val="!482"/>
<literal name="trunc_ln73_1" val="!483"/>
<literal name="trunc_ln73_1" val="!484"/>
<literal name="trunc_ln73_1" val="!485"/>
<literal name="trunc_ln73_1" val="!486"/>
<literal name="trunc_ln73_1" val="!487"/>
<literal name="trunc_ln73_1" val="!488"/>
<literal name="trunc_ln73_1" val="!489"/>
<literal name="trunc_ln73_1" val="!490"/>
<literal name="trunc_ln73_1" val="!491"/>
<literal name="trunc_ln73_1" val="!492"/>
<literal name="trunc_ln73_1" val="!493"/>
<literal name="trunc_ln73_1" val="!494"/>
<literal name="trunc_ln73_1" val="!495"/>
<literal name="trunc_ln73_1" val="!496"/>
<literal name="trunc_ln73_1" val="!497"/>
<literal name="trunc_ln73_1" val="!498"/>
<literal name="trunc_ln73_1" val="!499"/>
<literal name="trunc_ln73_1" val="!500"/>
<literal name="trunc_ln73_1" val="!501"/>
<literal name="trunc_ln73_1" val="!502"/>
<literal name="trunc_ln73_1" val="!503"/>
<literal name="trunc_ln73_1" val="!504"/>
<literal name="trunc_ln73_1" val="!505"/>
<literal name="trunc_ln73_1" val="!506"/>
<literal name="trunc_ln73_1" val="!507"/>
<literal name="trunc_ln73_1" val="!508"/>
<literal name="trunc_ln73_1" val="!509"/>
<literal name="trunc_ln73_1" val="!510"/>
<literal name="trunc_ln73_1" val="!511"/>
<literal name="trunc_ln73_1" val="!512"/>
<literal name="trunc_ln73_1" val="!513"/>
<literal name="trunc_ln73_1" val="!514"/>
<literal name="trunc_ln73_1" val="!515"/>
<literal name="trunc_ln73_1" val="!516"/>
<literal name="trunc_ln73_1" val="!517"/>
<literal name="trunc_ln73_1" val="!518"/>
<literal name="trunc_ln73_1" val="!519"/>
<literal name="trunc_ln73_1" val="!520"/>
<literal name="trunc_ln73_1" val="!521"/>
<literal name="trunc_ln73_1" val="!522"/>
<literal name="trunc_ln73_1" val="!523"/>
<literal name="trunc_ln73_1" val="!524"/>
<literal name="trunc_ln73_1" val="!525"/>
<literal name="trunc_ln73_1" val="!526"/>
<literal name="trunc_ln73_1" val="!527"/>
<literal name="trunc_ln73_1" val="!528"/>
<literal name="trunc_ln73_1" val="!529"/>
<literal name="trunc_ln73_1" val="!530"/>
<literal name="trunc_ln73_1" val="!531"/>
<literal name="trunc_ln73_1" val="!532"/>
<literal name="trunc_ln73_1" val="!533"/>
<literal name="trunc_ln73_1" val="!534"/>
<literal name="trunc_ln73_1" val="!535"/>
<literal name="trunc_ln73_1" val="!536"/>
<literal name="trunc_ln73_1" val="!537"/>
<literal name="trunc_ln73_1" val="!538"/>
<literal name="trunc_ln73_1" val="!539"/>
<literal name="trunc_ln73_1" val="!540"/>
<literal name="trunc_ln73_1" val="!541"/>
<literal name="trunc_ln73_1" val="!542"/>
<literal name="trunc_ln73_1" val="!543"/>
<literal name="trunc_ln73_1" val="!544"/>
<literal name="trunc_ln73_1" val="!545"/>
<literal name="trunc_ln73_1" val="!546"/>
<literal name="trunc_ln73_1" val="!547"/>
<literal name="trunc_ln73_1" val="!548"/>
<literal name="trunc_ln73_1" val="!549"/>
<literal name="trunc_ln73_1" val="!550"/>
<literal name="trunc_ln73_1" val="!551"/>
<literal name="trunc_ln73_1" val="!552"/>
<literal name="trunc_ln73_1" val="!553"/>
<literal name="trunc_ln73_1" val="!554"/>
<literal name="trunc_ln73_1" val="!555"/>
<literal name="trunc_ln73_1" val="!556"/>
<literal name="trunc_ln73_1" val="!557"/>
<literal name="trunc_ln73_1" val="!558"/>
<literal name="trunc_ln73_1" val="!559"/>
<literal name="trunc_ln73_1" val="!560"/>
<literal name="trunc_ln73_1" val="!561"/>
<literal name="trunc_ln73_1" val="!562"/>
<literal name="trunc_ln73_1" val="!563"/>
<literal name="trunc_ln73_1" val="!564"/>
<literal name="trunc_ln73_1" val="!565"/>
<literal name="trunc_ln73_1" val="!566"/>
<literal name="trunc_ln73_1" val="!567"/>
<literal name="trunc_ln73_1" val="!568"/>
<literal name="trunc_ln73_1" val="!569"/>
<literal name="trunc_ln73_1" val="!570"/>
<literal name="trunc_ln73_1" val="!571"/>
<literal name="trunc_ln73_1" val="!572"/>
<literal name="trunc_ln73_1" val="!573"/>
<literal name="trunc_ln73_1" val="!574"/>
<literal name="trunc_ln73_1" val="!575"/>
<literal name="trunc_ln73_1" val="!576"/>
<literal name="trunc_ln73_1" val="!577"/>
<literal name="trunc_ln73_1" val="!578"/>
<literal name="trunc_ln73_1" val="!579"/>
<literal name="trunc_ln73_1" val="!580"/>
<literal name="trunc_ln73_1" val="!581"/>
<literal name="trunc_ln73_1" val="!582"/>
<literal name="trunc_ln73_1" val="!583"/>
<literal name="trunc_ln73_1" val="!584"/>
<literal name="trunc_ln73_1" val="!585"/>
<literal name="trunc_ln73_1" val="!586"/>
<literal name="trunc_ln73_1" val="!587"/>
<literal name="trunc_ln73_1" val="!588"/>
<literal name="trunc_ln73_1" val="!589"/>
<literal name="trunc_ln73_1" val="!590"/>
<literal name="trunc_ln73_1" val="!591"/>
<literal name="trunc_ln73_1" val="!592"/>
<literal name="trunc_ln73_1" val="!593"/>
<literal name="trunc_ln73_1" val="!594"/>
<literal name="trunc_ln73_1" val="!595"/>
<literal name="trunc_ln73_1" val="!596"/>
<literal name="trunc_ln73_1" val="!597"/>
<literal name="trunc_ln73_1" val="!598"/>
<literal name="trunc_ln73_1" val="!599"/>
<literal name="trunc_ln73_1" val="!600"/>
<literal name="trunc_ln73_1" val="!601"/>
<literal name="trunc_ln73_1" val="!602"/>
<literal name="trunc_ln73_1" val="!603"/>
<literal name="trunc_ln73_1" val="!604"/>
<literal name="trunc_ln73_1" val="!605"/>
<literal name="trunc_ln73_1" val="!606"/>
<literal name="trunc_ln73_1" val="!607"/>
<literal name="trunc_ln73_1" val="!608"/>
<literal name="trunc_ln73_1" val="!609"/>
<literal name="trunc_ln73_1" val="!610"/>
<literal name="trunc_ln73_1" val="!611"/>
<literal name="trunc_ln73_1" val="!612"/>
<literal name="trunc_ln73_1" val="!613"/>
<literal name="trunc_ln73_1" val="!614"/>
<literal name="trunc_ln73_1" val="!615"/>
<literal name="trunc_ln73_1" val="!616"/>
<literal name="trunc_ln73_1" val="!617"/>
<literal name="trunc_ln73_1" val="!618"/>
<literal name="trunc_ln73_1" val="!619"/>
<literal name="trunc_ln73_1" val="!620"/>
<literal name="trunc_ln73_1" val="!621"/>
<literal name="trunc_ln73_1" val="!622"/>
<literal name="trunc_ln73_1" val="!623"/>
<literal name="xor_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="0" op_0_bw="0">
<![CDATA[
branch1874:1 %br_ln73 = br void %branch6243176

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="4526" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="0">
<![CDATA[
:0 %ret_ln75 = ret

]]></Node>
<StgValue><ssdm name="ret_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
