#!/usr/bin/env python3

# Copyright 2022 The SiliFuzz Authors.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      https://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
r"""A self-contained script that generates source code.

The generated source code describes how to build Snapshots that will be used for
testing.

If you are running on x86_64, you may need to install GCC for AArch64.
sudo apt-get -y install gcc-aarch64-linux-gnu binutils-multiarch

To run:
./third_party/silifuzz/common/generate_tests.py | clang-format > \
third_party/silifuzz/common/snapshot_test_config.cc
"""

import argparse
import dataclasses
import os.path
import subprocess
import sys
import tempfile


@dataclasses.dataclass
class Arch:
  # The name in Snapshot::Architecture::* this Arch corresponds to.
  enum_name: str
  # The target triple you pass to clang to compile.
  clang_target: str
  # The arch you pass to objdump when dumping raw instructions.
  objdump_arch: str
  # The number of tests defined for this Arch. The memory location of each test
  # is different and derived from the test_count when the test is defined.
  # test_count is kept separate for each arch so that adding or removing a test
  # has a smaller impact on the generated memory layout (it's OK if tests for
  # different architechtures have the same memory addresses).
  test_count: int = 0


X86_64 = Arch(
    enum_name="kX86_64",
    clang_target="x86_64-none-eabi",
    objdump_arch="i386:x86-64",
)
AARCH64 = Arch(
    enum_name="kAArch64",
    clang_target="aarch64-none-eabi",
    objdump_arch="aarch64",
)

# Page number (i.e. address / page size) at the beginning of memory region
# used by test snapshots.
TEST_SNAPSHOTS_REGION_BASE = 0x12345

# The spacing between each test snapshot. Each test snapshot will fit its code
# and data in MAX_PAGES_PER_TEST page memory range.
# In practice, each test snapshot uses 2 pages of memory so this means there
# is some dead space between each test, but this isn't a problem.
MAX_PAGES_PER_TEST = 16

PAGE_SIZE = 4096


def test_snapshot_code_addr(index):
  return (TEST_SNAPSHOTS_REGION_BASE + index * MAX_PAGES_PER_TEST) * PAGE_SIZE


def src_to_instructions(src, arch, temp_dir, bin_filename):
  # Create the source file
  src_filename = os.path.join(temp_dir, "example.S")
  with open(src_filename, "w") as sf:
    src = src.rstrip()
    sf.write(src)

  obj_filename = os.path.join(temp_dir, "example.o")

  # Compile
  subprocess.check_call([
      "clang",
      "-target",
      arch.clang_target,
      "-c",
      src_filename,
      "-o",
      obj_filename,
  ])

  # Extract the compiled instructions
  subprocess.check_call(["objcopy", "-O", "binary", obj_filename, bin_filename])


def disassemble(bin_filename, arch, code_addr):
  if os.path.getsize(bin_filename) > 0:
    # Objdump the compiled instructions
    disam = subprocess.check_output([
        "objdump",
        "-m",
        arch.objdump_arch,
        "-D",
        "-b",
        "binary",
        f"--adjust-vma={hex(code_addr)}",
        bin_filename,
    ]).decode("utf8")
    disam = disam.rstrip()
    # Trim off the preamble
    disam = "\n".join(disam.splitlines()[7:])
  else:
    # Objdump can't handle an empty input, so fake it
    disam = f"{code_addr:12x}:\t<empty>"

  # objdump outputs tabs
  disam = disam.expandtabs(8)

  return disam


@dataclasses.dataclass
class TestSnapshot:
  name: str
  arch: Arch
  normal_end: bool
  code_addr: int
  code_num_bytes: int
  data_addr: int
  data_num_bytes: int
  instruction_bytes: bytes
  disassembly: str
  oss_strip: bool


class Builder:

  def __init__(self):
    self.snapshots = []

  # Build a single test snapshot
  def snapshot(
      self,
      name,
      arch,
      normal_end=True,
      src=None,
      raw_bytes=None,
      oss_strip=False,
  ):
    with tempfile.TemporaryDirectory() as temp_dir:
      bin_filename = os.path.join(temp_dir, "example.bin")

      code_addr = test_snapshot_code_addr(arch.test_count)

      if src is not None:
        src_to_instructions(src, arch, temp_dir, bin_filename)
      elif raw_bytes is not None:
        # Directly specify the compiled instructions
        with open(bin_filename, "wb") as bf:
          bf.write(bytes(raw_bytes))
      else:
        raise Exception("Must specify src or raw_bytes")

      disassembly = disassemble(bin_filename, arch, code_addr)

      with open(bin_filename, "rb") as bf:
        instruction_bytes = bf.read()

      self.snapshots.append(
          TestSnapshot(
              name=name,
              arch=arch,
              normal_end=normal_end,
              code_addr=code_addr,
              code_num_bytes=PAGE_SIZE,
              data_addr=code_addr + PAGE_SIZE,
              data_num_bytes=PAGE_SIZE,
              instruction_bytes=instruction_bytes,
              disassembly=disassembly,
              oss_strip=oss_strip,
          )
      )

      arch.test_count += 1


def build_test_snapshots_x86_64(b):
  b.snapshot(name="Empty", arch=X86_64, normal_end=True, src="")

  b.snapshot(
      name="EndsAsExpected",
      arch=X86_64,
      normal_end=True,
      src="""
nop
""",
  )

  b.snapshot(
      name="EndsUnexpectedly",
      arch=X86_64,
      normal_end=False,
      src="""
// The endpoint generated below has address that is after the last
// instruction byte of `bytecode`. By making code be the trap instruction,
// we guarantee that the actual endpoint instruction address will not
// match the expected one.
//
// Currently this is the same `bytecode` as for kBreakpoint below because of
// how we implement endpoint detection. However, the intentions
// behind kBreakpoint and kEndsUnexpectedly are different.
int3
""",
  )

  b.snapshot(
      name="RegsMismatch",
      arch=X86_64,
      src="""
// rsp has non-0 bits so, this modifies rax
xor %rsp, %rax
""",
  )

  b.snapshot(
      name="MemoryMismatch",
      arch=X86_64,
      src="""
// save flags
pushfq
push %rax

// make RAX -1
xor %rax, %rax
not %rax

// put non-0 RAX into stack thus mutating
// the 0-initialized memory.
push %rax
pop %rax

// restore registers and flags
pop %rax
popfq
""",
  )

  b.snapshot(
      name="RegsAndMemoryMismatch",
      arch=X86_64,
      src="""
// deterministically mutate regs and memory
xor %rsp, %rbx
xor %rax, %rax
not %rax
push %rax
""",
  )

  b.snapshot(
      name="RegsMismatchRandom",
      arch=X86_64,
      src="""
// The snapshot looks at CPUID (non-deterministic but stable) and then
// runs RDRAND %RAX if supported else RDTSC. This ensures this snapshot
// produces a random value in %EAX under Unicorn (does not support
// RDRAND), on all production platforms and under seccomp(2) which
// disables RDTSC(P) via CR4.TSD.
movq $0x1, %rax
cpuid
// Check RDRAND bit (CPUID.01H:ECX.RDRAND[bit 30]).
andl $(1 << 30), %ecx
jz 1f
rdrand %rax
jmp 2f
1: rdtsc
2:
""",
  )

  b.snapshot(
      name="MemoryMismatchRandom",
      arch=X86_64,
      src="""
// save flags and registers
pushfq
push %rax
push %rdx

// place a random number in edx:eax
rdtsc

// put the random value onto stack  thus guaranteeing
// there's a random value on the stack that can never
// be matched by any expected memory state.
push %rax

// restore registers and flags
pop %rax
pop %rdx
pop %rax
popfq
""",
  )

  b.snapshot(
      name="RegsAndMemoryMismatchRandom",
      arch=X86_64,
      src="""
// place a random number in EAX:EDX and stack
rdtsc
push %rax
""",
  )

  b.snapshot(name="ICEBP", arch=X86_64, normal_end=False, raw_bytes=[0xF1])

  # Note that this is the same `bytecode` as snapshot.trap_instruction().
  b.snapshot(name="Breakpoint", arch=X86_64, normal_end=False, raw_bytes=[0xCC])

  b.snapshot(
      name="INT3_CD03", arch=X86_64, normal_end=False, raw_bytes=[0xCD, 0x03]
  )

  b.snapshot(
      name="SigIll",
      arch=X86_64,
      normal_end=False,
      src="""
ud2
""",
  )

  b.snapshot(
      name="SigSegvWrite",
      arch=X86_64,
      normal_end=False,
      src="""
xor %rax, %rax
mov %rbx, 0(%rax)
""",
  )
  b.snapshot(
      name="SigSegvWriteFixable",
      arch=X86_64,
      normal_end=False,
      src="""
movq $0x10000, %rax
mov %rbx, 0(%rax)
""",
  )

  b.snapshot(
      name="SigSegvRead",
      arch=X86_64,
      normal_end=False,
      src="""
xor %rax, %rax
mov 0(%rax), %rbx
""",
  )

  b.snapshot(
      name="SigSegvReadFixable",
      arch=X86_64,
      normal_end=False,
      src="""
movq $0x10000, %rax
mov 0(%rax), %rbx
""",
  )

  b.snapshot(
      name="SigSegvExec",
      arch=X86_64,
      normal_end=False,
      src="""
// Jump to a data page to also test that
// snap maker does not create the page.
movq $0x20000, %rax
jmp *%rax
""",
  )

  b.snapshot(
      name="Syscall",
      arch=X86_64,
      src="""
xor %rsi, %rsi
xor %rdi, %rdi
// 0x135 == 309 == SYS_getcpu
mov $0x135, %rax
syscall

// erases any result whatever it may be so that
// the snapshot always ends deterministically
xor %rax, %rax
""",
  )

  b.snapshot(
      name="GeneralProtectionFault",
      arch=X86_64,
      normal_end=False,
      src="""
fxsave 1(%rip)
""",
  )

  b.snapshot(
      name="ChangesSegmentReg",
      arch=X86_64,
      src="""
// The 0x3 value matters here. There choice
// of possible values is limited by LDT/GDT.
// Values <= 3 are always fair game according
// to the ISA though.
// CS can only be loaded with a RET. SS is
// very special wrt checks performed by the CPU
movw $0x3, %ax
movw %ax, %es
movw %ax, %ds
movw %ax, %gs
movw %ax, %fs
""",
  )

  b.snapshot(
      name="In",
      arch=X86_64,
      normal_end=False,
      src="""
in %dx, %eax
""",
  )

  b.snapshot(
      name="Runaway",
      arch=X86_64,
      normal_end=False,
      src="""
// A trivial infinite loop (can only have one end-point rip value when
// interrupted):
jmp .
""",
  )

  b.snapshot(
      name="SplitLock",
      arch=X86_64,
      src="""
// x86 L1 cache line size is 64b typically. Just in
// case future CPUs have wider cache lines, align down
// to 256b boundary from stack top.
movq %rsp, %rax
dec %rax
xorb %al,%al
lock incl -1(%rax)
""",
  )

  b.snapshot(
      name="SetThreeRegisters",
      arch=X86_64,
      src="""
// Use 'add' so we can detect if an instruction executes twice.
add $0x2, %rdx
add $0x3, %rcx
add $0x4, %r8
""",
  )

  b.snapshot(
      name="VSyscallRegionAccess",
      arch=X86_64,
      src="""
// Beginning of vsycall region
movq $0xffffffffff600000, %rax
// This may fault if legacy vsyscall API is not configured in kernel.
movq (%rax), %rbx
""",
  )


def build_test_snapshots_aarch64(b):
  b.snapshot(name="Empty", arch=AARCH64, normal_end=True, src="")

  b.snapshot(
      name="EndsAsExpected",
      arch=AARCH64,
      normal_end=True,
      src="""
nop
""",
  )

  b.snapshot(
      name="EndsUnexpectedly",
      arch=AARCH64,
      normal_end=False,
      src="""
// The same invalid instruction we use to pad executable memory in Snaps.
udf 0
""",
  )

  b.snapshot(
      name="RegsMismatch",
      arch=AARCH64,
      src="""
// x0 = ~x0
mvn x0, x0
""",
  )

  b.snapshot(
      name="MemoryMismatch",
      arch=AARCH64,
      src="""
// Save x0
str x0, [sp, #-8]

// Load -1 into x0
mvn x0, xzr

// Write to the stack in a place the exit sequence shouldn't clobber
str x0, [sp, #-64]

// Restore x0
ldr x0, [sp, #-8]
""",
  )

  b.snapshot(
      name="RegsMismatchRandom",
      arch=AARCH64,
      src="""
// CNTVCT_EL0 is a timer that should tick every ~1-100ns (depends on the system)
// and is not tied to the lifetime of the process. Strictly speaking this
// instruction is not "random" but will behave non-deterministically as long as
// there are 1000-ish instructions between invocations. This should be true for
// the snap maker because it uses execv when looking for non-determinism.
// Using this as a source of non-determinism may be tempting fate, but it's the
// best we have right now.
// Use x1 since it won't get spilled onto the stack by the exit sequence.
mrs x1, CNTVCT_EL0
""",
  )

  b.snapshot(
      name="MemoryMismatchRandom",
      arch=AARCH64,
      src="""
str x1, [sp]
mrs x1, CNTVCT_EL0
str x1, [sp, #-64]
ldr x1, [sp]
""",
  )

  b.snapshot(
      name="RegsAndMemoryMismatchRandom",
      arch=AARCH64,
      src="""
mrs x1, CNTVCT_EL0
stp x1, x1, [sp, #-16]!
""",
  )

  b.snapshot(
      name="Breakpoint",
      arch=AARCH64,
      normal_end=False,
      src="""
brk 0
""",
  )

  b.snapshot(
      name="SigSegvWrite",
      arch=AARCH64,
      normal_end=False,
      src="""
mov x0, xzr
str x1, [x0]
""",
  )

  b.snapshot(
      name="SigSegvWriteFixable",
      arch=AARCH64,
      normal_end=False,
      src="""
mov x0, #0x10000
str x1, [x0]
""",
  )

  b.snapshot(
      name="SigSegvRead",
      arch=AARCH64,
      normal_end=False,
      src="""
mov x0, xzr
ldr x0, [x0]
""",
  )

  b.snapshot(
      name="SigSegvReadFixable",
      arch=AARCH64,
      normal_end=False,
      src="""
mov x0, #0x10000
ldr x0, [x0]
""",
  )

  b.snapshot(
      name="SigSegvExec",
      arch=AARCH64,
      normal_end=False,
      src="""
// Jump to a data page to also test that
// snap maker does not create the page.
mov x0, #0x700000000
br x0
""",
  )

  b.snapshot(
      name="Syscall",
      arch=AARCH64,
      src="""
mov x0, xzr
mov x1, xzr
mov x2, xzr
// 0x135 == 309 == SYS_getcpu
mov x8, #0x135
svc 0
// erases any result whatever it may be so that
// the snapshot always ends deterministically
mov x0, xzr
""",
  )

  b.snapshot(
      name="Runaway",
      arch=AARCH64,
      normal_end=False,
      src="""
// A trivial infinite loop (can only have one end-point value when interrupted):
b .
""",
  )

  b.snapshot(
      name="SetThreeRegisters",
      arch=AARCH64,
      normal_end=True,
      src="""
// Use 'add' so we can detect if an instruction executes twice.
add x2, x2, #0x2
add x3, x3, #0x3
add x4, x4, #0x4
""",
  )

  b.snapshot(
      name="ExitGroup",
      arch=AARCH64,
      src="""
mov x0, xzr
// SYS_exit_group
mov x8, #94
svc 0
""",
  )


def generate_source(b, out):
  out.write(f"""\
// Copyright 2022 The SiliFuzz Authors.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//      https://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "third_party/silifuzz/common/snapshot_test_config.h"

#include <cstddef>

#include "third_party/silifuzz/common/snapshot_test_enum.h"
#include "third_party/silifuzz/util/arch.h"
#include "third_party/silifuzz/util/checks.h"

namespace silifuzz {{
namespace {{

// This file is generated by generate_tests.py. Do not edit this file by hand.

const TestSnapshotConfig configs[{len(b.snapshots)}] = {{
""")

  for s in b.snapshots:
    if s.oss_strip:
      # String literal is broken in the middle intentionally to avoid confusing
      # OSS export tool.
      out.write("// oss" + ":strip-begin\n")

    out.write(f"""\
    {{
        .type = TestSnapshot::k{s.name},
        .arch = ArchitectureId::{s.arch.enum_name},
        .code_addr = {hex(s.code_addr)},
        .code_num_bytes = {hex(s.code_num_bytes)},
        .data_addr = {hex(s.data_addr)},
        .data_num_bytes = {hex(s.data_num_bytes)},
""")

    for line in s.disassembly.splitlines():
      # Strip out comments from the disassembly because clang-format deals badly
      # with comments inside of comments.
      line = line.split("//", 1)[0].rstrip()
      out.write(f"        // {line}\n")

    byte_list = ", ".join([hex(byte) for byte in s.instruction_bytes])
    out.write(f"""\
        .instruction_bytes = {{{byte_list}}},
        .normal_end = {repr(bool(s.normal_end)).lower()},
    }},
""")

    if s.oss_strip:
      # String literal is broken in the middle intentionally to avoid confusing
      # OSS export tool.
      out.write("// oss" + ":strip-end\n")

  out.write("""};

}  // namespace

const TestSnapshotConfig* GetTestSnapshotConfig(ArchitectureId arch,
                                                TestSnapshot type) {
  for (size_t i = 0; i < sizeof(configs) / sizeof(TestSnapshotConfig); i++) {
    if (configs[i].arch == arch && configs[i].type == type) {
        return &configs[i];
    }
  }
  return nullptr;
}

}  // namespace silifuzz
""")


def main():
  parser = argparse.ArgumentParser()
  parser.add_argument("--test", action="store_true")
  args = parser.parse_args()

  b = Builder()
  # If this is a test, mock the functionality we can't run in CI.
  if not args.test:
    build_test_snapshots_x86_64(b)
    build_test_snapshots_aarch64(b)
  else:
    code_addr = test_snapshot_code_addr(0)
    b.snapshots.append(
        TestSnapshot(
            name="Test",
            arch=X86_64,
            normal_end=True,
            code_addr=code_addr,
            code_num_bytes=PAGE_SIZE,
            data_addr=code_addr + PAGE_SIZE,
            data_num_bytes=PAGE_SIZE,
            instruction_bytes=bytes([1, 2, 3, 4]),
            disassembly="Mock disassembly",
            oss_strip=False,
        )
    )
  generate_source(b, sys.stdout)


if __name__ == "__main__":
  main()
