/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [22:0] _03_;
  wire [22:0] _04_;
  wire [2:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire [9:0] celloutsig_0_94z;
  wire [8:0] celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_7z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_3z ? in_data[190] : celloutsig_1_1z;
  assign celloutsig_0_20z = celloutsig_0_16z ? celloutsig_0_15z[2] : celloutsig_0_5z[5];
  assign celloutsig_0_34z = ~(celloutsig_0_33z & celloutsig_0_9z[0]);
  assign celloutsig_0_44z = ~(celloutsig_0_31z & celloutsig_0_5z[2]);
  assign celloutsig_1_19z = ~(_00_ & celloutsig_1_11z);
  assign celloutsig_0_54z = !(celloutsig_0_20z ? celloutsig_0_16z : celloutsig_0_7z);
  assign celloutsig_0_32z = !(celloutsig_0_1z[3] ? _01_ : celloutsig_0_12z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[12] | celloutsig_1_0z[8]) & (celloutsig_1_1z | in_data[130]));
  assign celloutsig_0_48z = _02_ | ~(celloutsig_0_31z);
  assign celloutsig_1_7z = celloutsig_1_0z[10] | ~(celloutsig_1_2z);
  assign celloutsig_0_2z = celloutsig_0_0z[0] | ~(celloutsig_0_1z[4]);
  assign celloutsig_0_33z = celloutsig_0_1z[4] | celloutsig_0_10z;
  assign celloutsig_0_35z = celloutsig_0_33z | celloutsig_0_12z;
  assign celloutsig_1_1z = celloutsig_1_0z[16] ^ in_data[108];
  assign celloutsig_0_22z = celloutsig_0_6z ^ celloutsig_0_2z;
  assign celloutsig_1_3z = ~(in_data[175] ^ celloutsig_1_0z[13]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z[2] ^ in_data[7]);
  reg [22:0] _23_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _23_ <= 23'h000000;
    else _23_ <= { celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_20z, celloutsig_0_7z, _03_[18:15], _01_, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_0z };
  assign { _04_[22:11], _02_, _04_[9:0] } = _23_;
  reg [2:0] _24_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[160])
    if (!clkin_data[160]) _24_ <= 3'h0;
    else _24_ <= in_data[110:108];
  assign { _05_[2:1], _00_ } = _24_;
  reg [4:0] _25_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _25_ <= 5'h00;
    else _25_ <= { celloutsig_0_14z[10:8], celloutsig_0_14z[10], celloutsig_0_6z };
  assign { _03_[18:15], _01_ } = _25_;
  assign celloutsig_0_8z = { in_data[32:30], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } === { celloutsig_0_5z[3:1], celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[87], celloutsig_0_1z } === { in_data[92], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_31z = { in_data[45:41], celloutsig_0_22z, celloutsig_0_15z } <= { celloutsig_0_25z[8:1], celloutsig_0_22z, celloutsig_0_10z };
  assign celloutsig_0_11z = { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z } && { celloutsig_0_9z[6:4], celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_5z } && { in_data[36:31], celloutsig_0_7z };
  assign celloutsig_0_38z = { celloutsig_0_25z[8:2], celloutsig_0_31z } % { 1'h1, celloutsig_0_4z, celloutsig_0_11z, _03_[18:15], _01_ };
  assign celloutsig_0_1z = in_data[68:64] % { 1'h1, in_data[32], celloutsig_0_0z };
  assign celloutsig_0_0z = ~ in_data[43:41];
  assign celloutsig_0_5z = ~ { in_data[43:40], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_72z = ~ { _04_[16:11], _02_, _04_[9:4], celloutsig_0_54z, celloutsig_0_31z };
  assign celloutsig_0_9z = ~ { in_data[1:0], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_94z = ~ { celloutsig_0_25z[7:0], celloutsig_0_49z, celloutsig_0_48z };
  assign celloutsig_0_15z = ~ { celloutsig_0_5z[5], celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_20z & celloutsig_0_12z;
  assign celloutsig_0_7z = | { celloutsig_0_6z, celloutsig_0_5z[2], celloutsig_0_3z };
  assign celloutsig_0_93z = | { celloutsig_0_87z, celloutsig_0_72z[10:7], celloutsig_0_33z };
  assign celloutsig_1_18z = | { celloutsig_1_7z, celloutsig_1_1z, in_data[106] };
  assign celloutsig_0_16z = | { celloutsig_0_15z[3:1], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z[2], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_6z = ^ { in_data[83:70], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_87z = celloutsig_0_38z[5:3] >> celloutsig_0_1z[4:2];
  assign celloutsig_1_0z = in_data[140:120] >> in_data[135:115];
  assign celloutsig_0_25z = { celloutsig_0_14z[8], celloutsig_0_14z[10:9], celloutsig_0_14z[5:0] } ^ celloutsig_0_9z;
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_2z) | in_data[62]);
  assign celloutsig_0_49z = ~((celloutsig_0_24z & celloutsig_0_25z[5]) | celloutsig_0_44z);
  assign { celloutsig_0_14z[8], celloutsig_0_14z[10:9], celloutsig_0_14z[5:0] } = ~ { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _03_[22:19], _03_[14:0] } = { celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_20z, celloutsig_0_7z, _01_, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_0z };
  assign _04_[10] = _02_;
  assign _05_[0] = _00_;
  assign celloutsig_0_14z[7:6] = celloutsig_0_14z[10:9];
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
