{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607079698943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607079698943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 19:01:38 2020 " "Processing started: Fri Dec 04 19:01:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607079698943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1607079698943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6Task4 -c Lab6Task4_top --analyze_file=C:/E2_CAS/Lab6/Task4/FSM.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6Task4 -c Lab6Task4_top --analyze_file=C:/E2_CAS/Lab6/Task4/FSM.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1607079698943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1607079699181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1607079699181 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 fsm.v(10) " "Verilog HDL Expression warning at fsm.v(10): truncated literal to match 1 bits" {  } { { "fsm.v" "" { Text "C:/E2_CAS/Lab6/Task4/fsm.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1607079704585 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "ï fsm.v(26) " "Verilog HDL syntax error at fsm.v(26) near text: ï. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.v" "" { Text "C:/E2_CAS/Lab6/Task4/fsm.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1607079704585 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ï\";  expecting \";\" fsm.v(26) " "Verilog HDL syntax error at fsm.v(26) near text: \"ï\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.v" "" { Text "C:/E2_CAS/Lab6/Task4/fsm.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1607079704585 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¼ fsm.v(26) " "Verilog HDL syntax error at fsm.v(26) near text: ¼. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.v" "" { Text "C:/E2_CAS/Lab6/Task4/fsm.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1607079704585 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "› fsm.v(26) " "Verilog HDL syntax error at fsm.v(26) near text: ›. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.v" "" { Text "C:/E2_CAS/Lab6/Task4/fsm.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1607079704585 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm.v(19) " "Verilog HDL information at fsm.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "fsm.v" "" { Text "C:/E2_CAS/Lab6/Task4/fsm.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1607079704585 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FSM fsm.v(1) " "Ignored design unit \"FSM\" at fsm.v(1) due to previous errors" {  } { { "fsm.v" "" { Text "C:/E2_CAS/Lab6/Task4/fsm.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1607079704601 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 5 s 2 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607079704602 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 04 19:01:44 2020 " "Processing ended: Fri Dec 04 19:01:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607079704602 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607079704602 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607079704602 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1607079704602 ""}
