<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p324" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_324{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_324{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_324{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_324{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_324{left:422px;bottom:1094px;}
#t6_324{left:437px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_324{left:95px;bottom:1071px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t8_324{left:69px;bottom:1045px;}
#t9_324{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_324{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#tb_324{left:342px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#tc_324{left:95px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#td_324{left:95px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.29px;}
#te_324{left:95px;bottom:975px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#tf_324{left:95px;bottom:958px;letter-spacing:-0.16px;word-spacing:-0.34px;}
#tg_324{left:69px;bottom:932px;}
#th_324{left:95px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_324{left:95px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tj_324{left:95px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tk_324{left:95px;bottom:885px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tl_324{left:95px;bottom:862px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#tm_324{left:95px;bottom:845px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_324{left:95px;bottom:828px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_324{left:674px;bottom:826px;}
#tp_324{left:688px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tq_324{left:95px;bottom:811px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tr_324{left:95px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_324{left:95px;bottom:771px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#tt_324{left:95px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_324{left:69px;bottom:728px;}
#tv_324{left:95px;bottom:732px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_324{left:480px;bottom:738px;}
#tx_324{left:491px;bottom:732px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_324{left:95px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_324{left:95px;bottom:698px;letter-spacing:-0.26px;word-spacing:-0.37px;}
#t10_324{left:69px;bottom:674px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t11_324{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t12_324{left:69px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t13_324{left:69px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_324{left:69px;bottom:597px;}
#t15_324{left:95px;bottom:600px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t16_324{left:95px;bottom:584px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t17_324{left:95px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t18_324{left:69px;bottom:540px;}
#t19_324{left:95px;bottom:544px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1a_324{left:95px;bottom:527px;letter-spacing:-0.17px;word-spacing:-0.34px;}
#t1b_324{left:69px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_324{left:69px;bottom:478px;letter-spacing:-0.16px;}
#t1d_324{left:95px;bottom:478px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1e_324{left:95px;bottom:454px;}
#t1f_324{left:121px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_324{left:121px;bottom:437px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1h_324{left:95px;bottom:412px;}
#t1i_324{left:121px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_324{left:121px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#t1k_324{left:121px;bottom:379px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1l_324{left:69px;bottom:354px;letter-spacing:-0.15px;}
#t1m_324{left:95px;bottom:354px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1n_324{left:95px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1o_324{left:95px;bottom:321px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#t1p_324{left:95px;bottom:304px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#t1q_324{left:95px;bottom:287px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1r_324{left:95px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1s_324{left:69px;bottom:246px;letter-spacing:-0.19px;word-spacing:-0.38px;}
#t1t_324{left:69px;bottom:229px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t1u_324{left:69px;bottom:212px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1v_324{left:69px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1w_324{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1x_324{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t1y_324{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_324{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_324{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_324{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_324{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_324{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_324{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s7_324{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts324" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg324Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg324" style="-webkit-user-select: none;"><object width="935" height="1210" data="324/324.svg" type="image/svg+xml" id="pdf324" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_324" class="t s1_324">13-6 </span><span id="t2_324" class="t s1_324">Vol. 1 </span>
<span id="t3_324" class="t s2_324">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_324" class="t s3_324">Set And XSAVE State Components,” of the Intel </span>
<span id="t5_324" class="t s4_324">® </span>
<span id="t6_324" class="t s3_324">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t7_324" class="t s3_324">Volume 3A, for how system software can avoid this penalty. </span>
<span id="t8_324" class="t s5_324">• </span><span id="t9_324" class="t s3_324">XCR0[9] is associated with PKRU state (see Section 13.5.7). Software can use the XSAVE feature set to </span>
<span id="ta_324" class="t s3_324">manage PKRU state only if XCR0[9] </span><span id="tb_324" class="t s3_324">= 1. The value of XCR0[9] in no way determines whether software can use </span>
<span id="tc_324" class="t s3_324">protection keys or execute other instructions that access PKRU state (these instructions can be executed even </span>
<span id="td_324" class="t s3_324">if XCR0[9] = 0). </span>
<span id="te_324" class="t s3_324">XCR0[9] is 0 coming out of RESET. As noted in Section 13.2, a processor allows software to set XCR0[9] if and </span>
<span id="tf_324" class="t s3_324">only if CPUID.(EAX=0DH,ECX=0):EAX[9] = 1. </span>
<span id="tg_324" class="t s5_324">• </span><span id="th_324" class="t s3_324">XCR0[18:17] are associated with AMX state (see Section 13.5.5). Software can use the XSAVE feature set to </span>
<span id="ti_324" class="t s3_324">manage AMX state only if XCR0[18:17] = 11b. In addition, software can execute Intel AMX instructions only if </span>
<span id="tj_324" class="t s3_324">CR4.OSXSAVE = 1 and XCR0[18:17] = 11b. Otherwise, any execution of an Intel AMX instruction causes an </span>
<span id="tk_324" class="t s3_324">invalid-opcode exception (#UD). </span>
<span id="tl_324" class="t s3_324">XCR0[18:17] have value 00b coming out of RESET. As noted in Section 13.2, a processor allows software to set </span>
<span id="tm_324" class="t s3_324">XCR0[18:17] to 11b if and only if CPUID.(EAX=0DH,ECX=0):EAX[18:17] = 11b. In addition, executing the </span>
<span id="tn_324" class="t s3_324">XSETBV instruction causes a general-protection fault (#GP) if ECX = 0 and EAX[17] </span><span id="to_324" class="t s6_324">≠ </span><span id="tp_324" class="t s3_324">EAX[18] (TILECFG and </span>
<span id="tq_324" class="t s3_324">TILEDATA must be enabled together). This implies that the value of XCR0[18:17] is always either 00b or 11b. </span>
<span id="tr_324" class="t s3_324">While Intel AMX instructions can be executed only in 64-bit mode, instructions of the XSAVE feature set can </span>
<span id="ts_324" class="t s3_324">operate on TILECFG and TILEDATA in any mode. It is recommended that only 64-bit operating systems enable </span>
<span id="tt_324" class="t s3_324">Intel AMX by setting XCR0[18:17]. </span>
<span id="tu_324" class="t s5_324">• </span><span id="tv_324" class="t s3_324">XCR0[63:19], XCR0[16:10], and XCR0[8] are reserved. </span>
<span id="tw_324" class="t s4_324">1 </span>
<span id="tx_324" class="t s3_324">Executing the XSETBV instruction causes a general- </span>
<span id="ty_324" class="t s3_324">protection fault (#GP) if ECX = 0 and any corresponding bit in EDX:EAX is not 0. These bits in XCR0 are all 0 </span>
<span id="tz_324" class="t s3_324">coming out of RESET. </span>
<span id="t10_324" class="t s3_324">Software operating with CPL &gt; 0 may need to determine whether the XSAVE feature set and certain XSAVE- </span>
<span id="t11_324" class="t s3_324">enabled features have been enabled. If CPL &gt; 0, execution of the MOV from CR4 instruction causes a general- </span>
<span id="t12_324" class="t s3_324">protection fault (#GP). The following alternative mechanisms allow software to discover the enabling of the XSAVE </span>
<span id="t13_324" class="t s3_324">feature set regardless of CPL: </span>
<span id="t14_324" class="t s5_324">• </span><span id="t15_324" class="t s3_324">The value of CR4.OSXSAVE is returned in CPUID.1:ECX.OSXSAVE[bit 27]. If software determines that </span>
<span id="t16_324" class="t s3_324">CPUID.1:ECX.OSXSAVE = 1, the processor supports the XSAVE feature set and the feature set has been </span>
<span id="t17_324" class="t s3_324">enabled in CR4. </span>
<span id="t18_324" class="t s5_324">• </span><span id="t19_324" class="t s3_324">Executing the XGETBV instruction with ECX = 0 returns the value of XCR0 in EDX:EAX. XGETBV can be </span>
<span id="t1a_324" class="t s3_324">executed if CR4.OSXSAVE = 1 (if CPUID.1:ECX.OSXSAVE = 1), regardless of CPL. </span>
<span id="t1b_324" class="t s3_324">Thus, software can use the following algorithm to determine the support and enabling for the XSAVE feature set: </span>
<span id="t1c_324" class="t s3_324">1. </span><span id="t1d_324" class="t s3_324">Use CPUID to discover the value of CPUID.1:ECX.OSXSAVE. </span>
<span id="t1e_324" class="t s3_324">— </span><span id="t1f_324" class="t s3_324">If the bit is 0, either the XSAVE feature set is not supported by the processor or has not been enabled by </span>
<span id="t1g_324" class="t s3_324">software. Either way, the XSAVE feature set is not available, nor are XSAVE-enabled features such as AVX. </span>
<span id="t1h_324" class="t s3_324">— </span><span id="t1i_324" class="t s3_324">If the bit is 1, the processor supports the XSAVE feature set — including the XGETBV instruction — and it </span>
<span id="t1j_324" class="t s3_324">has been enabled by software. The XSAVE feature set can be used to manage x87 state (because XCR0[0] </span>
<span id="t1k_324" class="t s3_324">is always 1). Software requiring more detailed information can go on to the next step. </span>
<span id="t1l_324" class="t s3_324">2. </span><span id="t1m_324" class="t s3_324">Execute XGETBV with ECX = 0 to discover the value of XCR0. If XCR0[1] = 1, the XSAVE feature set can be </span>
<span id="t1n_324" class="t s3_324">used to manage SSE state. If XCR0[2] = 1, the XSAVE feature set can be used to manage AVX state and </span>
<span id="t1o_324" class="t s3_324">software can execute Intel AVX instructions. If XCR0[4:3] is 11b, the XSAVE feature set can be used to manage </span>
<span id="t1p_324" class="t s3_324">MPX state and software can execute Intel MPX instructions. If XCR0[7:5] is 111b, the XSAVE feature set can be </span>
<span id="t1q_324" class="t s3_324">used to manage AVX-512 state and software can execute Intel AVX-512 instructions. If XCR0[9] = 1, the </span>
<span id="t1r_324" class="t s3_324">XSAVE feature set can be used to manage PKRU state. </span>
<span id="t1s_324" class="t s3_324">The IA32_XSS MSR (with MSR index DA0H) is zero coming out of RESET. If CR4.OSXSAVE = 1, </span>
<span id="t1t_324" class="t s3_324">CPUID.(EAX=0DH,ECX=1):EAX[3] = 1, and CPL = 0, executing the WRMSR instruction with ECX = DA0H writes </span>
<span id="t1u_324" class="t s3_324">the 64-bit value in EDX:EAX to the IA32_XSS MSR (EAX is written to IA32_XSS[31:0] and EDX to </span>
<span id="t1v_324" class="t s3_324">IA32_XSS[63:32]). The following items provide details regarding individual bits in the IA32_XSS MSR: </span>
<span id="t1w_324" class="t s7_324">1. </span><span id="t1x_324" class="t s7_324">Bit 8 and bits 16:10 correspond to supervisor state components. Since bits can be set in XCR0 only for user state components, those </span>
<span id="t1y_324" class="t s7_324">bits of XCR0 must be 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
