{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539970790128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539970790128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 12:39:49 2018 " "Processing started: Fri Oct 19 12:39:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539970790128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539970790128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu_v1 -c Alu_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu_v1 -c Alu_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539970790128 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539970790697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu_v1-Alu_v1_arc " "Found design unit 1: Alu_v1-Alu_v1_arc" {  } { { "Alu_v1.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Alu/Alu_v1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539970791418 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu_v1 " "Found entity 1: Alu_v1" {  } { { "Alu_v1.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Alu/Alu_v1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539970791418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539970791418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu_v1 " "Elaborating entity \"Alu_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539970791459 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] Alu_v1.vhd(31) " "Inferred latch for \"C\[0\]\" at Alu_v1.vhd(31)" {  } { { "Alu_v1.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Alu/Alu_v1.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539970791462 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] Alu_v1.vhd(31) " "Inferred latch for \"C\[1\]\" at Alu_v1.vhd(31)" {  } { { "Alu_v1.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Alu/Alu_v1.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539970791462 "|Alu_v1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "C\[0\]\$latch " "LATCH primitive \"C\[0\]\$latch\" is permanently enabled" {  } { { "Alu_v1.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Alu/Alu_v1.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1539970791574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "C\[1\]\$latch " "LATCH primitive \"C\[1\]\$latch\" is permanently enabled" {  } { { "Alu_v1.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Alu/Alu_v1.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1539970791574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539970792150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539970792150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539970792198 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539970792198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539970792198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539970792198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539970792222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 12:39:52 2018 " "Processing ended: Fri Oct 19 12:39:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539970792222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539970792222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539970792222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539970792222 ""}
