Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements1/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0d8a27b7e28f4e8ab662796ce1b7306d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot final_test_behav xil_defaultlib.final_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
