{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411508988785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411508988785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 23 17:49:48 2014 " "Processing started: Tue Sep 23 17:49:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411508988785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411508988785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411508988786 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1411508989086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(25) " "Verilog HDL information at Timer.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1411508989138 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(124) " "Verilog HDL information at Timer.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1411508989138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 5 5 " "Found 5 design units, including 5 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411508989140 ""} { "Info" "ISGN_ENTITY_NAME" "2 TFlipFlop " "Found entity 2: TFlipFlop" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411508989140 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2_7seg " "Found entity 3: dec2_7seg" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411508989140 ""} { "Info" "ISGN_ENTITY_NAME" "4 countSecond " "Found entity 4: countSecond" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411508989140 ""} { "Info" "ISGN_ENTITY_NAME" "5 countDown " "Found entity 5: countDown" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411508989140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411508989140 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Timer.v(19) " "Verilog HDL Instantiation warning at Timer.v(19): instance has no name" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1411508989140 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Timer.v(20) " "Verilog HDL Instantiation warning at Timer.v(20): instance has no name" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1411508989140 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Timer.v(21) " "Verilog HDL Instantiation warning at Timer.v(21): instance has no name" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1411508989141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1411508989170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Timer.v(40) " "Verilog HDL assignment warning at Timer.v(40): truncated value with size 32 to match size of target (6)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411508989172 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Timer.v(43) " "Verilog HDL assignment warning at Timer.v(43): truncated value with size 32 to match size of target (6)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411508989172 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Timer.v(57) " "Verilog HDL assignment warning at Timer.v(57): truncated value with size 32 to match size of target (7)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411508989172 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Timer.v(60) " "Verilog HDL assignment warning at Timer.v(60): truncated value with size 32 to match size of target (7)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411508989172 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Timer.v(29) " "Verilog HDL Case Statement warning at Timer.v(29): incomplete case statement has no default case item" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1411508989173 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state Timer.v(25) " "Verilog HDL Always Construct warning at Timer.v(25): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411508989173 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR Timer.v(25) " "Verilog HDL Always Construct warning at Timer.v(25): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411508989173 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minutes Timer.v(25) " "Verilog HDL Always Construct warning at Timer.v(25): inferring latch(es) for variable \"minutes\", which holds its previous value in one or more paths through the always construct" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411508989173 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seconds Timer.v(25) " "Verilog HDL Always Construct warning at Timer.v(25): inferring latch(es) for variable \"seconds\", which holds its previous value in one or more paths through the always construct" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411508989173 "|Timer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "X\[2\] 0 Timer.v(15) " "Net \"X\[2\]\" at Timer.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1411508989174 "|Timer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Timer.v(6) " "Output port \"HEX1\" at Timer.v(6) has no driver" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1411508989174 "|Timer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Timer.v(7) " "Output port \"HEX2\" at Timer.v(7) has no driver" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1411508989174 "|Timer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Timer.v(8) " "Output port \"HEX3\" at Timer.v(8) has no driver" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1411508989174 "|Timer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Timer.v(11) " "Output port \"LEDG\" at Timer.v(11) has no driver" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1411508989174 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] Timer.v(25) " "Inferred latch for \"LEDR\[0\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989174 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] Timer.v(25) " "Inferred latch for \"LEDR\[1\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989174 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] Timer.v(25) " "Inferred latch for \"LEDR\[2\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989175 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] Timer.v(25) " "Inferred latch for \"LEDR\[3\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989175 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] Timer.v(25) " "Inferred latch for \"LEDR\[4\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989175 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] Timer.v(25) " "Inferred latch for \"LEDR\[5\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989175 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] Timer.v(25) " "Inferred latch for \"LEDR\[6\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989175 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] Timer.v(25) " "Inferred latch for \"LEDR\[7\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989175 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] Timer.v(25) " "Inferred latch for \"LEDR\[8\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989175 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] Timer.v(25) " "Inferred latch for \"LEDR\[9\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989175 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] Timer.v(25) " "Inferred latch for \"state\[0\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989175 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] Timer.v(25) " "Inferred latch for \"state\[1\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989176 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] Timer.v(25) " "Inferred latch for \"state\[2\]\" at Timer.v(25)" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411508989176 "|Timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFlipFlop TFlipFlop:comb_3 " "Elaborating entity \"TFlipFlop\" for hierarchy \"TFlipFlop:comb_3\"" {  } { { "Timer.v" "comb_3" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411508989191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:comb_5 " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:comb_5\"" {  } { { "Timer.v" "comb_5" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411508989202 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1411508989828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state\[1\] " "Latch state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[2\] " "Ports D and ENA on the latch are fed by the same signal state\[2\]" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411508989838 ""}  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411508989838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state\[0\] " "Latch state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411508989838 ""}  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411508989838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state\[2\] " "Latch state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411508989838 ""}  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411508989838 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411508989856 "|Timer|LEDG[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1411508989856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/output_files/Timer.map.smsg " "Generated suppressed messages file X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/output_files/Timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1411508989964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1411508990122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Timer.v" "" { Text "X:/Users/Adam/Dropbox/Homework/CS 3220/Project 1/Quartus/Timer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411508990351 "|Timer|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1411508990351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1411508990352 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1411508990352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1411508990352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1411508990352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411508990427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 23 17:49:50 2014 " "Processing ended: Tue Sep 23 17:49:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411508990427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411508990427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411508990427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411508990427 ""}
