<stg><name>axi_stream_counter</name>


<trans_list>

<trans id="13" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:4 %counterValue_load = load i32 %counterValue

]]></Node>
<StgValue><ssdm name="counterValue_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln5 = add i32 %counterValue_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:6 %store_ln5 = store i32 %add_ln5, i32 %counterValue

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %write_ln6 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %counter_output, i32 %add_ln5

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %counter_output, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %counter_output

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %write_ln6 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %counter_output, i32 %add_ln5

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32">
<![CDATA[
:8 %ret_ln7 = ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="14" name="counter_output" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="counter_output"/></StgValue>
</port>
<port id="15" name="counterValue" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="counterValue"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="16" from="counterValue" to="counterValue_load" fromId="15" toId="3">
</dataflow>
<dataflow id="17" from="counterValue_load" to="add_ln5" fromId="3" toId="4">
</dataflow>
<dataflow id="19" from="StgValue_18" to="add_ln5" fromId="18" toId="4">
</dataflow>
<dataflow id="20" from="add_ln5" to="store_ln5" fromId="4" toId="5">
</dataflow>
<dataflow id="21" from="counterValue" to="store_ln5" fromId="15" toId="5">
</dataflow>
<dataflow id="23" from="_ssdm_op_Write.axis.volatile.i32P128A" to="write_ln6" fromId="22" toId="6">
</dataflow>
<dataflow id="24" from="counter_output" to="write_ln6" fromId="14" toId="6">
</dataflow>
<dataflow id="25" from="add_ln5" to="write_ln6" fromId="4" toId="6">
</dataflow>
<dataflow id="27" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="26" toId="7">
</dataflow>
<dataflow id="29" from="StgValue_28" to="specbitsmap_ln0" fromId="28" toId="7">
</dataflow>
<dataflow id="31" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="30" toId="8">
</dataflow>
<dataflow id="33" from="empty_2" to="spectopmodule_ln0" fromId="32" toId="8">
</dataflow>
<dataflow id="35" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="34" toId="9">
</dataflow>
<dataflow id="36" from="counter_output" to="specinterface_ln0" fromId="14" toId="9">
</dataflow>
<dataflow id="38" from="empty" to="specinterface_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="39" from="StgValue_18" to="specinterface_ln0" fromId="18" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_18" to="specinterface_ln0" fromId="18" toId="9">
</dataflow>
<dataflow id="42" from="empty_0" to="specinterface_ln0" fromId="41" toId="9">
</dataflow>
<dataflow id="43" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="44" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="46" from="empty_1" to="specinterface_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="47" from="empty_1" to="specinterface_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="48" from="empty_1" to="specinterface_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="50" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="51" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="52" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="53" from="empty_1" to="specinterface_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="54" from="empty_1" to="specinterface_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="26" toId="10">
</dataflow>
<dataflow id="56" from="counter_output" to="specbitsmap_ln0" fromId="14" toId="10">
</dataflow>
<dataflow id="57" from="_ssdm_op_Write.axis.volatile.i32P128A" to="write_ln6" fromId="22" toId="11">
</dataflow>
<dataflow id="58" from="counter_output" to="write_ln6" fromId="14" toId="11">
</dataflow>
<dataflow id="59" from="add_ln5" to="write_ln6" fromId="4" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_28" to="ret_ln7" fromId="28" toId="12">
</dataflow>
</dataflows>


</stg>
