$date
	Sun Oct 23 05:21:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#567586
b100 &
b100 %
1$
b100 !
1"
#567587
0"
#567590
b10 &
b10 %
#567594
b1 &
b1 %
1#
#567598
b0 &
0#
b0 %
0$
#1600781
b110 !
1"
#1600782
b110 &
b110 %
1$
#1600783
0"
#1600786
b11 &
b11 %
#1600790
b1010 &
b1010 %
#1600794
b101 &
b101 %
#1600798
b10000 &
b10000 %
#1600802
b1000 &
b1000 %
#1600806
b100 &
b100 %
#1600810
b10 &
b10 %
#1600814
b1 &
1#
b1 %
#1600818
b0 &
b0 %
0#
0$
#2532067
b11110 !
1"
#2532070
b11110 &
b11110 %
1$
#2532071
0"
#2532074
b1111 &
b1111 %
#2532078
b101110 &
b101110 %
#2532082
b10111 &
b10111 %
#2532086
b1000110 &
b1000110 %
#2532090
b100011 &
b100011 %
#2532094
b1101010 &
b1101010 %
#2532098
b110101 &
b110101 %
#2532102
b10100000 &
b10100000 %
#2532106
b1010000 &
b1010000 %
#2532110
b101000 &
b101000 %
#2532114
b10100 &
b10100 %
#2532118
b1010 &
b1010 %
#2532122
b101 &
b101 %
#2532126
b10000 &
b10000 %
#2532130
b1000 &
b1000 %
#2532134
b100 &
b100 %
#2532138
b10 &
b10 %
#2532142
b1 &
1#
b1 %
#2532146
b0 &
b0 %
0#
0$
#4500012
