{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512579338031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512579338037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 17:55:37 2017 " "Processing started: Wed Dec 06 17:55:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512579338037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512579338037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lauflicht_Final -c Lauflicht_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lauflicht_Final -c Lauflicht_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512579338038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512579338645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysymbols/speed_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysymbols/speed_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_control-count " "Found design unit 1: speed_control-count" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339111 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579339111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysymbols/seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysymbols/seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-segment_control " "Found design unit 1: seven_segment_decoder-segment_control" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339165 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579339165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysymbols/run_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysymbols/run_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 run_control-run " "Found design unit 1: run_control-run" {  } { { "MySymbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/run_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339217 ""} { "Info" "ISGN_ENTITY_NAME" "1 run_control " "Found entity 1: run_control" {  } { { "MySymbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/run_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579339217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysymbols/reverse_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysymbols/reverse_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_control-switch " "Found design unit 1: reverse_control-switch" {  } { { "MySymbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/reverse_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339304 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_control " "Found entity 1: reverse_control" {  } { { "MySymbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/reverse_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579339304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysymbols/lauflichtv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysymbols/lauflichtv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LauflichtV2-laufen " "Found design unit 1: LauflichtV2-laufen" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339353 ""} { "Info" "ISGN_ENTITY_NAME" "1 LauflichtV2 " "Found entity 1: LauflichtV2" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579339353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lauflicht_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lauflicht_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lauflicht_Final " "Found entity 1: Lauflicht_Final" {  } { { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579339405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579339405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lauflicht_Final " "Elaborating entity \"Lauflicht_Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512579339488 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "rythm\[27..0\] LauflichtV2 inst \"counter\[31..0\]\" (ID speed_control:inst4) " "Width mismatch in port \"rythm\[27..0\]\" of instance \"inst\" and type LauflichtV2 -- source is \"\"counter\[31..0\]\" (ID speed_control:inst4)\"" {  } { { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 456 344 416 456 "" "" } { 280 416 416 456 "" "" } { 280 416 456 280 "" "" } { 424 136 344 536 "inst4" "" } { 184 456 680 328 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1512579339490 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1512579339491 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512579340175 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 06 17:55:40 2017 " "Processing ended: Wed Dec 06 17:55:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512579340175 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512579340175 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512579340175 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512579340175 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512579341107 ""}
