{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551491667978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551491667981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  1 17:54:27 2019 " "Processing started: Fri Mar  1 17:54:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551491667981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551491667981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551491667982 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1551491668465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_system_up_clocks_0 " "Found entity 1: sdram_system_up_clocks_0" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551491668687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_system_new_sdram_controller_0_test_component.v(234) " "Verilog HDL warning at sdram_system_new_sdram_controller_0_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1551491668703 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_system_new_sdram_controller_0_test_component.v(235) " "Verilog HDL warning at sdram_system_new_sdram_controller_0_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1551491668704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_system_new_sdram_controller_0_test_component_ram_module " "Found entity 1: sdram_system_new_sdram_controller_0_test_component_ram_module" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668706 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_system_new_sdram_controller_0_test_component " "Found entity 2: sdram_system_new_sdram_controller_0_test_component" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551491668706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_system_new_sdram_controller_0_input_efifo_module " "Found entity 1: sdram_system_new_sdram_controller_0_input_efifo_module" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668727 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_system_new_sdram_controller_0 " "Found entity 2: sdram_system_new_sdram_controller_0" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551491668727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sdram_system/simulation/submodules/sdram_system_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sdram_system/simulation/submodules/sdram_system_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_system_bridge_0 " "Found entity 1: sdram_system_bridge_0" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_bridge_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_bridge_0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551491668770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sdram_system/simulation/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sdram_system/simulation/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/sdram_system/simulation/submodules/altera_reset_synchronizer.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551491668796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sdram_system/simulation/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sdram_system/simulation/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/sdram_system/simulation/submodules/altera_reset_controller.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551491668831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sdram_system/simulation/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sdram_system/simulation/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/sdram_system/simulation/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551491668872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sdram_system/simulation/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sdram_system/simulation/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/sdram_system/simulation/submodules/altera_merlin_master_translator.sv" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551491668894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sdram_system/simulation/sdram_system.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sdram_system/simulation/sdram_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_system " "Found entity 1: sdram_system" {  } { { "qsys/sdram_system/simulation/sdram_system.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/sdram_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551491668909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "rtl/top.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551491668920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551491668920 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_system_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1551491668925 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_system_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1551491668925 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_system_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1551491668925 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_system_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1551491668929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551491669126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_system sdram_system:u0 " "Elaborating entity \"sdram_system\" for hierarchy \"sdram_system:u0\"" {  } { { "rtl/top.v" "u0" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_system_up_clocks_0 sdram_system:u0\|sdram_system_up_clocks_0:up_clocks_0 " "Elaborating entity \"sdram_system_up_clocks_0\" for hierarchy \"sdram_system:u0\|sdram_system_up_clocks_0:up_clocks_0\"" {  } { { "qsys/sdram_system/simulation/sdram_system.v" "up_clocks_0" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/sdram_system.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK sdram_system_up_clocks_0.v(97) " "Verilog HDL or VHDL warning at sdram_system_up_clocks_0.v(97): object \"VGA_CLK\" assigned a value but never read" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551491669185 "|top|sdram_system:u0|sdram_system_up_clocks_0:up_clocks_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_system:u0\|sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"sdram_system:u0\|sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" "DE_Clock_Generator_System" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_system:u0\|sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"sdram_system:u0\|sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551491669421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_system:u0\|sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"sdram_system:u0\|sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669423 ""}  } { { "qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551491669423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_system_new_sdram_controller_0 sdram_system:u0\|sdram_system_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"sdram_system_new_sdram_controller_0\" for hierarchy \"sdram_system:u0\|sdram_system_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "qsys/sdram_system/simulation/sdram_system.v" "new_sdram_controller_0" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/sdram_system.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_system_new_sdram_controller_0_input_efifo_module sdram_system:u0\|sdram_system_new_sdram_controller_0:new_sdram_controller_0\|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"sdram_system_new_sdram_controller_0_input_efifo_module\" for hierarchy \"sdram_system:u0\|sdram_system_new_sdram_controller_0:new_sdram_controller_0\|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module\"" {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" "the_sdram_system_new_sdram_controller_0_input_efifo_module" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_system_bridge_0 sdram_system:u0\|sdram_system_bridge_0:bridge_0 " "Elaborating entity \"sdram_system_bridge_0\" for hierarchy \"sdram_system:u0\|sdram_system_bridge_0:bridge_0\"" {  } { { "qsys/sdram_system/simulation/sdram_system.v" "bridge_0" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/sdram_system.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdram_system:u0\|altera_merlin_master_translator:bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdram_system:u0\|altera_merlin_master_translator:bridge_0_avalon_master_translator\"" {  } { { "qsys/sdram_system/simulation/sdram_system.v" "bridge_0_avalon_master_translator" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/sdram_system.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdram_system:u0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdram_system:u0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "qsys/sdram_system/simulation/sdram_system.v" "new_sdram_controller_0_s1_translator" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/sdram_system.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "qsys/sdram_system/simulation/sdram_system.v" "rst_controller" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/sdram_system.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/sdram_system/simulation/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551491669529 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" "DE_Clock_Generator_System" { Text "/media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/submodules/sdram_system_up_clocks_0.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1551491669655 "|top|sdram_system:u0|sdram_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/sf_FPGA_Projects/SDRAM/output_files/top.map.smsg " "Generated suppressed messages file /media/sf_FPGA_Projects/SDRAM/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1551491669948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551491669982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  1 17:54:29 2019 " "Processing ended: Fri Mar  1 17:54:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551491669982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551491669982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551491669982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551491669982 ""}
