// Seed: 3026634194
module module_0 (
    input tri1 id_0
    , id_5,
    output wire id_1,
    input supply1 id_2,
    input uwire id_3
);
  logic id_6;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1
    , id_12,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    input uwire id_7,
    input tri0 id_8,
    output supply0 id_9,
    output wand id_10
);
  wire id_13;
  assign id_1 = -1;
  assign id_1 = 1'b0;
  wire id_14, id_15;
  assign id_12 = -1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_4,
      id_4
  );
  assign id_1 = id_8;
endmodule
