lbl_80370634:
/* 80370634  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80370638  7C 08 02 A6 */	mflr r0
/* 8037063C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80370640  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80370644  7C 7F 1B 78 */	mr r31, r3
/* 80370648  80 03 00 14 */	lwz r0, 0x14(r3)
/* 8037064C  2C 00 00 00 */	cmpwi r0, 0
/* 80370650  40 82 00 0C */	bne lbl_8037065C
/* 80370654  4B FF FE CD */	bl cKF_FrameControl_stop_proc
/* 80370658  48 00 00 08 */	b lbl_80370660
lbl_8037065C:
/* 8037065C  4B FF FF 51 */	bl cKF_FrameControl_repeat_proc
lbl_80370660:
/* 80370660  2C 03 00 00 */	cmpwi r3, 0
/* 80370664  40 82 00 30 */	bne lbl_80370694
/* 80370668  C0 3F 00 00 */	lfs f1, 0(r31)
/* 8037066C  C0 1F 00 04 */	lfs f0, 4(r31)
/* 80370670  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80370674  40 80 00 0C */	bge lbl_80370680
/* 80370678  C0 3F 00 0C */	lfs f1, 0xc(r31)
/* 8037067C  48 00 00 0C */	b lbl_80370688
lbl_80370680:
/* 80370680  C0 1F 00 0C */	lfs f0, 0xc(r31)
/* 80370684  FC 20 00 50 */	fneg f1, f0
lbl_80370688:
/* 80370688  C0 1F 00 10 */	lfs f0, 0x10(r31)
/* 8037068C  EC 00 08 2A */	fadds f0, f0, f1
/* 80370690  D0 1F 00 10 */	stfs f0, 0x10(r31)
lbl_80370694:
/* 80370694  3C 80 80 64 */	lis r4, data_80641174@ha /* 0x80641174@ha */
/* 80370698  C0 1F 00 10 */	lfs f0, 0x10(r31)
/* 8037069C  C0 24 11 74 */	lfs f1, data_80641174@l(r4)  /* 0x80641174@l */
/* 803706A0  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 803706A4  40 80 00 18 */	bge lbl_803706BC
/* 803706A8  EC 20 08 28 */	fsubs f1, f0, f1
/* 803706AC  C0 1F 00 08 */	lfs f0, 8(r31)
/* 803706B0  EC 01 00 2A */	fadds f0, f1, f0
/* 803706B4  D0 1F 00 10 */	stfs f0, 0x10(r31)
/* 803706B8  48 00 00 1C */	b lbl_803706D4
lbl_803706BC:
/* 803706BC  C0 5F 00 08 */	lfs f2, 8(r31)
/* 803706C0  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 803706C4  40 81 00 10 */	ble lbl_803706D4
/* 803706C8  EC 00 10 28 */	fsubs f0, f0, f2
/* 803706CC  EC 01 00 2A */	fadds f0, f1, f0
/* 803706D0  D0 1F 00 10 */	stfs f0, 0x10(r31)
lbl_803706D4:
/* 803706D4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 803706D8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 803706DC  7C 08 03 A6 */	mtlr r0
/* 803706E0  38 21 00 10 */	addi r1, r1, 0x10
/* 803706E4  4E 80 00 20 */	blr 
