// Seed: 3533478063
module module_0 (
    output tri1  id_0,
    input  wand  id_1,
    input  uwire id_2
);
  wand id_4 = id_4;
  wire id_5;
  initial id_0 = id_4;
  assign id_5 = id_5;
  assign id_4 = 1;
  id_6(
      1
  );
  assign id_0 = id_4 && id_1;
  tri0 id_7 = id_2;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    input  tri1 id_2,
    output wor  id_3,
    input  tri0 id_4
);
  assign id_3 = id_0;
  module_0(
      id_3, id_2, id_4
  );
  uwire id_6, id_7;
  assign id_6 = 1;
  wire id_8;
  tri0 id_9;
  if (1'b0) assign id_6 = id_9;
  else assign id_3 = id_1;
  wire id_10;
endmodule
