###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi07.engin.umich.edu)
#  Generated on:      Fri Mar 18 23:40:51 2022
#  Design:            mult_block
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
###############################################################
Path 1: MET Removal Check with Pin clk_r_REG20_S18/CK 
Endpoint:   clk_r_REG20_S18/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                       0.074
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.264
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.042 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.182 | 
     | clk_r_REG20_S18     | SN ^       | DFFSX2TR   | 0.002 |   0.264 |    0.184 | 
     +----------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin clk_r_REG21_S19/CK 
Endpoint:   clk_r_REG21_S19/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                       0.074
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.264
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.041 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.182 | 
     | clk_r_REG21_S19     | SN ^       | DFFSX2TR   | 0.002 |   0.264 |    0.184 | 
     +----------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin clk_r_REG19_S17/CK 
Endpoint:   clk_r_REG19_S17/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                       0.074
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.264
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.041 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.182 | 
     | clk_r_REG19_S17     | SN ^       | DFFSX2TR   | 0.002 |   0.264 |    0.184 | 
     +----------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin clk_r_REG52_S1/CK 
Endpoint:   clk_r_REG52_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Removal                       0.072
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.171
  Arrival Time                  0.263
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.029 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.170 | 
     | clk_r_REG52_S1      | SN ^       | DFFSX2TR   | 0.001 |   0.263 |    0.171 | 
     +----------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin clk_r_REG51_S1/CK 
Endpoint:   clk_r_REG51_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Removal                       0.072
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.171
  Arrival Time                  0.263
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.029 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.170 | 
     | clk_r_REG51_S1      | SN ^       | DFFSX2TR   | 0.001 |   0.263 |    0.171 | 
     +----------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin clk_r_REG50_S1/CK 
Endpoint:   clk_r_REG50_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Removal                       0.072
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.171
  Arrival Time                  0.263
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.029 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.170 | 
     | clk_r_REG50_S1      | SN ^       | DFFSX2TR   | 0.001 |   0.263 |    0.171 | 
     +----------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin clk_r_REG64_S1/CK 
Endpoint:   clk_r_REG64_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Removal                       0.072
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.173
  Arrival Time                  0.265
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.029 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.170 | 
     | clk_r_REG64_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.265 |    0.173 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin clk_r_REG61_S1/CK 
Endpoint:   clk_r_REG61_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Removal                       0.072
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.173
  Arrival Time                  0.265
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.028 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.169 | 
     | clk_r_REG61_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.265 |    0.173 | 
     +----------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin clk_r_REG53_S1/CK 
Endpoint:   clk_r_REG53_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time         -0.001
+ Removal                       0.072
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.171
  Arrival Time                  0.264
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.028 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.169 | 
     | clk_r_REG53_S1      | SN ^       | DFFSX2TR   | 0.002 |   0.264 |    0.171 | 
     +----------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin clk_r_REG63_S1/CK 
Endpoint:   clk_r_REG63_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Removal                       0.072
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.172
  Arrival Time                  0.265
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.028 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.169 | 
     | clk_r_REG63_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.265 |    0.172 | 
     +----------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin clk_r_REG54_S1/CK 
Endpoint:   clk_r_REG54_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Removal                       0.072
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.172
  Arrival Time                  0.265
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.028 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.169 | 
     | clk_r_REG54_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.265 |    0.172 | 
     +----------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin clk_r_REG62_S1/CK 
Endpoint:   clk_r_REG62_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Removal                       0.072
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.172
  Arrival Time                  0.265
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.028 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.169 | 
     | clk_r_REG62_S1      | SN ^       | DFFSX1TR   | 0.003 |   0.265 |    0.172 | 
     +----------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin clk_r_REG49_S1/CK 
Endpoint:   clk_r_REG49_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Removal                       0.072
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.172
  Arrival Time                  0.265
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.028 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.169 | 
     | clk_r_REG49_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.265 |    0.172 | 
     +----------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin clk_r_REG43_S3/CK 
Endpoint:   clk_r_REG43_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.261
  Slack Time                    0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG41_S2 | CK ^        |           |       |   0.008 |   -0.146 | 
     | clk_r_REG41_S2 | CK ^ -> Q v | DFFHQX4TR | 0.157 |   0.165 |    0.011 | 
     | U275           | B v -> Y v  | AND2X2TR  | 0.096 |   0.261 |    0.107 | 
     | clk_r_REG43_S3 | D v         | DFFQX1TR  | 0.000 |   0.261 |    0.107 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin clk_r_REG27_S3/CK 
Endpoint:   clk_r_REG27_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG26_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.249
  Slack Time                    0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG26_S2 | CK ^        |          |       |   0.008 |   -0.153 | 
     | clk_r_REG26_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.240 |   0.249 |    0.087 | 
     | clk_r_REG27_S3 | D ^         | DFFQX1TR | 0.000 |   0.249 |    0.087 | 
     +----------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin clk_r_REG24_S3/CK 
Endpoint:   clk_r_REG24_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.249
  Slack Time                    0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG23_S2 | CK ^        |          |       |   0.008 |   -0.153 | 
     | clk_r_REG23_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.241 |   0.249 |    0.087 | 
     | clk_r_REG24_S3 | D ^         | DFFQX1TR | 0.000 |   0.249 |    0.087 | 
     +----------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin mult_x_1_clk_r_REG86_S1/CK 
Endpoint:   mult_x_1_clk_r_REG86_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG85_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.251
  Slack Time                    0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                         |             |          |       |  Time   |   Time   | 
     |-------------------------+-------------+----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG85_S1 | CK ^        |          |       |   0.009 |   -0.154 | 
     | mult_x_1_clk_r_REG85_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.242 |   0.251 |    0.088 | 
     | mult_x_1_clk_r_REG86_S1 | D ^         | DFFQX1TR | 0.000 |   0.251 |    0.088 | 
     +-------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin clk_r_REG56_S1/CK 
Endpoint:   clk_r_REG56_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG55_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.243
  Slack Time                    0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG55_S1 | CK ^        |          |       |   0.001 |   -0.168 | 
     | clk_r_REG55_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.242 |   0.243 |    0.075 | 
     | clk_r_REG56_S1 | D ^         | DFFSX2TR | 0.000 |   0.243 |    0.075 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin clk_r_REG52_S1/CK 
Endpoint:   clk_r_REG52_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG51_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.243
  Slack Time                    0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG51_S1 | CK ^        |          |       |  -0.001 |   -0.171 | 
     | clk_r_REG51_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.243 |   0.243 |    0.073 | 
     | clk_r_REG52_S1 | D ^         | DFFSX2TR | 0.000 |   0.243 |    0.073 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin clk_r_REG4_S3/CK 
Endpoint:   clk_r_REG4_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG3_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.257
  Slack Time                    0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG3_S2 | CK ^        |          |       |   0.008 |   -0.162 | 
     | clk_r_REG3_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.248 |   0.257 |    0.086 | 
     | clk_r_REG4_S3 | D ^         | DFFQX1TR | 0.000 |   0.257 |    0.086 | 
     +---------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin clk_r_REG62_S1/CK 
Endpoint:   clk_r_REG62_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG61_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.248
  Slack Time                    0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG61_S1 | CK ^        |          |       |   0.000 |   -0.174 | 
     | clk_r_REG61_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.247 |   0.248 |    0.073 | 
     | clk_r_REG62_S1 | D ^         | DFFSX1TR | 0.000 |   0.248 |    0.073 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin clk_r_REG54_S1/CK 
Endpoint:   clk_r_REG54_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG53_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.248
  Slack Time                    0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG53_S1 | CK ^        |          |       |  -0.001 |   -0.176 | 
     | clk_r_REG53_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.249 |   0.248 |    0.073 | 
     | clk_r_REG54_S1 | D ^         | DFFSX2TR | 0.000 |   0.248 |    0.073 | 
     +----------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin clk_r_REG53_S1/CK 
Endpoint:   clk_r_REG53_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.248
  Slack Time                    0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG52_S1 | CK ^        |          |       |  -0.001 |   -0.176 | 
     | clk_r_REG52_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.249 |   0.248 |    0.072 | 
     | clk_r_REG53_S1 | D ^         | DFFSX2TR | 0.000 |   0.248 |    0.072 | 
     +----------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin clk_r_REG59_S1/CK 
Endpoint:   clk_r_REG59_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.252
  Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^        |          |       |   0.001 |   -0.177 | 
     | clk_r_REG58_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.251 |   0.252 |    0.074 | 
     | clk_r_REG59_S1 | D ^         | DFFSX2TR | 0.000 |   0.252 |    0.074 | 
     +----------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin mult_x_1_clk_r_REG68_S1/CK 
Endpoint:   mult_x_1_clk_r_REG68_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG84_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.288
  Slack Time                    0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                         |             |          |       |  Time   |   Time   | 
     |-------------------------+-------------+----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG84_S1 | CK ^        |          |       |   0.009 |   -0.170 | 
     | mult_x_1_clk_r_REG84_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.269 |    0.090 | 
     | U186                    | A ^ -> Y v  | INVX2TR  | 0.019 |   0.288 |    0.109 | 
     | mult_x_1_clk_r_REG68_S1 | D v         | DFFQX1TR | 0.000 |   0.288 |    0.109 | 
     +-------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin clk_r_REG51_S1/CK 
Endpoint:   clk_r_REG51_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG50_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.253
  Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG50_S1 | CK ^        |          |       |  -0.001 |   -0.181 | 
     | clk_r_REG50_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.253 |   0.253 |    0.072 | 
     | clk_r_REG51_S1 | D ^         | DFFSX2TR | 0.000 |   0.253 |    0.072 | 
     +----------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin clk_r_REG61_S1/CK 
Endpoint:   clk_r_REG61_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG60_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.254
  Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG60_S1 | CK ^        |          |       |   0.001 |   -0.180 | 
     | clk_r_REG60_S1 | CK ^ -> Q ^ | DFFRX1TR | 0.254 |   0.254 |    0.073 | 
     | clk_r_REG61_S1 | D ^         | DFFSX2TR | 0.000 |   0.254 |    0.073 | 
     +----------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin mult_x_1_clk_r_REG66_S1/CK 
Endpoint:   mult_x_1_clk_r_REG66_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG62_S1/Q          (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.271
  Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG62_S1          | CK ^        |           |       |   0.000 |   -0.181 | 
     | clk_r_REG62_S1          | CK ^ -> Q ^ | DFFSX1TR  | 0.271 |   0.271 |    0.090 | 
     | mult_x_1_clk_r_REG66_S1 | D ^         | DFFHQX4TR | 0.000 |   0.271 |    0.090 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin clk_r_REG50_S1/CK 
Endpoint:   clk_r_REG50_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG49_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.255
  Slack Time                    0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG49_S1 | CK ^        |          |       |   0.000 |   -0.183 | 
     | clk_r_REG49_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.255 |   0.255 |    0.072 | 
     | clk_r_REG50_S1 | D ^         | DFFSX2TR | 0.000 |   0.255 |    0.072 | 
     +----------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin clk_r_REG58_S1/CK 
Endpoint:   clk_r_REG58_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG57_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.258
  Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG57_S1 | CK ^        |          |       |   0.001 |   -0.184 | 
     | clk_r_REG57_S1 | CK ^ -> Q ^ | DFFRX1TR | 0.257 |   0.258 |    0.073 | 
     | clk_r_REG58_S1 | D ^         | DFFSX2TR | 0.000 |   0.258 |    0.073 | 
     +----------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin mult_x_1_clk_r_REG85_S1/CK 
Endpoint:   mult_x_1_clk_r_REG85_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG80_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.296
  Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG80_S1 | CK ^        |           |       |  -0.001 |   -0.189 | 
     | mult_x_1_clk_r_REG80_S1 | CK ^ -> Q v | DFFHQX4TR | 0.156 |   0.155 |   -0.033 | 
     | U263                    | B v -> Y ^  | NOR2X1TR  | 0.106 |   0.261 |    0.073 | 
     | U266                    | B ^ -> Y v  | NAND2X1TR | 0.035 |   0.296 |    0.108 | 
     | mult_x_1_clk_r_REG85_S1 | D v         | DFFQX1TR  | 0.000 |   0.296 |    0.108 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin mult_x_1_clk_r_REG94_S1/CK 
Endpoint:   mult_x_1_clk_r_REG94_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG124_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.296
  Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG124_S1 | CK ^        |           |       |   0.007 |   -0.181 | 
     | mult_x_1_clk_r_REG124_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.130 |   0.137 |   -0.051 | 
     | U359                     | A ^ -> Y v  | XOR2X1TR  | 0.048 |   0.185 |   -0.003 | 
     | U361                     | A v -> Y ^  | NAND2X1TR | 0.079 |   0.264 |    0.076 | 
     | U363                     | B ^ -> Y v  | NAND2X1TR | 0.033 |   0.296 |    0.109 | 
     | mult_x_1_clk_r_REG94_S1  | D v         | DFFQX1TR  | 0.000 |   0.296 |    0.109 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin clk_r_REG55_S1/CK 
Endpoint:   clk_r_REG55_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.261
  Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG54_S1 | CK ^        |          |       |  -0.000 |   -0.188 | 
     | clk_r_REG54_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.261 |   0.261 |    0.073 | 
     | clk_r_REG55_S1 | D ^         | DFFSX2TR | 0.000 |   0.261 |    0.073 | 
     +----------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin mult_x_1_clk_r_REG84_S1/CK 
Endpoint:   mult_x_1_clk_r_REG84_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG80_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.301
  Slack Time                    0.192
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG80_S1 | CK ^        |           |       |  -0.001 |   -0.193 | 
     | mult_x_1_clk_r_REG80_S1 | CK ^ -> Q v | DFFHQX4TR | 0.156 |   0.155 |   -0.037 | 
     | U263                    | B v -> Y ^  | NOR2X1TR  | 0.106 |   0.261 |    0.069 | 
     | U259                    | B ^ -> Y v  | NOR2X1TR  | 0.040 |   0.301 |    0.109 | 
     | mult_x_1_clk_r_REG84_S1 | D v         | DFFQX1TR  | 0.000 |   0.301 |    0.109 | 
     +--------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin mult_x_1_clk_r_REG103_S1/CK 
Endpoint:   mult_x_1_clk_r_REG103_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG124_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.303
  Slack Time                    0.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG124_S1 | CK ^        |           |       |   0.007 |   -0.193 | 
     | mult_x_1_clk_r_REG124_S1 | CK ^ -> Q v | DFFHQX4TR | 0.129 |   0.136 |   -0.064 | 
     | U386                     | B v -> Y ^  | NAND2X1TR | 0.054 |   0.189 |   -0.011 | 
     | U122                     | A ^ -> Y v  | NAND3X1TR | 0.054 |   0.244 |    0.044 | 
     | U91                      | B v -> Y ^  | NAND2X1TR | 0.059 |   0.303 |    0.103 | 
     | mult_x_1_clk_r_REG103_S1 | D ^         | DFFHQX4TR | 0.000 |   0.303 |    0.103 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin clk_r_REG63_S1/CK 
Endpoint:   clk_r_REG63_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG62_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.070
  Arrival Time                  0.271
  Slack Time                    0.201
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG62_S1 | CK ^        |          |       |   0.000 |   -0.201 | 
     | clk_r_REG62_S1 | CK ^ -> Q ^ | DFFSX1TR | 0.271 |   0.271 |    0.070 | 
     | clk_r_REG63_S1 | D ^         | DFFSX2TR | 0.000 |   0.271 |    0.070 | 
     +----------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin mult_x_1_clk_r_REG87_S1/CK 
Endpoint:   mult_x_1_clk_r_REG87_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG107_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.318
  Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                          |             |          |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG107_S1 | CK ^        |          |       |   0.009 |   -0.201 | 
     | mult_x_1_clk_r_REG107_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.282 |    0.072 | 
     | U205                     | B ^ -> Y v  | NOR2X1TR | 0.037 |   0.318 |    0.108 | 
     | mult_x_1_clk_r_REG87_S1  | D v         | DFFQX1TR | 0.000 |   0.318 |    0.108 | 
     +--------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin mult_x_1_clk_r_REG88_S1/CK 
Endpoint:   mult_x_1_clk_r_REG88_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG107_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.320
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG107_S1 | CK ^        |           |       |   0.009 |   -0.204 | 
     | mult_x_1_clk_r_REG107_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.282 |    0.069 | 
     | U95                      | B ^ -> Y v  | NAND2X1TR | 0.038 |   0.320 |    0.107 | 
     | mult_x_1_clk_r_REG88_S1  | D v         | DFFQX1TR  | 0.000 |   0.320 |    0.107 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin mult_x_1_clk_r_REG98_S1/CK 
Endpoint:   mult_x_1_clk_r_REG98_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG124_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.286
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG124_S1 | CK ^        |           |       |   0.007 |   -0.207 | 
     | mult_x_1_clk_r_REG124_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.130 |   0.137 |   -0.077 | 
     | U386                     | B ^ -> Y v  | NAND2X1TR | 0.034 |   0.171 |   -0.043 | 
     | U122                     | A v -> Y ^  | NAND3X1TR | 0.073 |   0.243 |    0.030 | 
     | U242                     | B ^ -> Y v  | NOR2X1TR  | 0.042 |   0.286 |    0.072 | 
     | mult_x_1_clk_r_REG98_S1  | D v         | DFFHQX2TR | 0.000 |   0.286 |    0.072 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin clk_r_REG29_S3/CK 
Endpoint:   clk_r_REG29_S3/D           (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG106_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.322
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG106_S1 | CK ^        |           |       |   0.008 |   -0.206 | 
     | mult_x_1_clk_r_REG106_S1 | CK ^ -> Q ^ | DFFHQX1TR | 0.166 |   0.174 |   -0.040 | 
     | U420                     | B ^ -> Y v  | XOR2X1TR  | 0.066 |   0.240 |    0.026 | 
     | U421                     | A v -> Y v  | AND2X2TR  | 0.081 |   0.322 |    0.107 | 
     | clk_r_REG29_S3           | D v         | DFFQX1TR  | 0.000 |   0.322 |    0.107 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin clk_r_REG64_S1/CK 
Endpoint:   clk_r_REG64_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.284
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG63_S1 | CK ^        |          |       |   0.000 |   -0.215 | 
     | clk_r_REG63_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.284 |   0.284 |    0.069 | 
     | clk_r_REG64_S1 | D ^         | DFFSX2TR | 0.000 |   0.284 |    0.069 | 
     +----------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin clk_r_REG3_S2/CK 
Endpoint:   clk_r_REG3_S2/D           (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG76_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.323
  Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG76_S1 | CK ^        |           |       |  -0.001 |   -0.218 | 
     | mult_x_1_clk_r_REG76_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.171 |   0.170 |   -0.047 | 
     | U277                    | B ^ -> Y v  | NOR2X1TR  | 0.056 |   0.226 |    0.008 | 
     | U276                    | A v -> Y v  | AND2X1TR  | 0.097 |   0.323 |    0.105 | 
     | clk_r_REG3_S2           | D v         | DFFQX1TR  | 0.000 |   0.323 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin clk_r_REG10_S9/CK 
Endpoint:   clk_r_REG10_S9/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG40_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.313
  Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG40_S1 | CK ^        |          |       |   0.009 |   -0.208 | 
     | clk_r_REG40_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.252 |   0.261 |    0.044 | 
     | U408           | B ^ -> Y v  | XOR2X1TR | 0.052 |   0.313 |    0.096 | 
     | clk_r_REG10_S9 | D v         | DFFSX2TR | 0.000 |   0.313 |    0.096 | 
     +----------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin clk_r_REG8_S7/CK 
Endpoint:   clk_r_REG8_S7/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG28_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.315
  Slack Time                    0.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG28_S4 | CK ^        |          |       |   0.009 |   -0.211 | 
     | clk_r_REG28_S4 | CK ^ -> Q ^ | DFFQX1TR | 0.251 |   0.260 |    0.040 | 
     | U407           | B ^ -> Y v  | XOR2X1TR | 0.055 |   0.315 |    0.095 | 
     | clk_r_REG8_S7  | D v         | DFFSX2TR | 0.000 |   0.315 |    0.095 | 
     +----------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin clk_r_REG42_S3/CK 
Endpoint:   clk_r_REG42_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.309
  Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                    |             |            |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG41_S2     | CK ^        |            |       |   0.008 |   -0.213 | 
     | clk_r_REG41_S2     | CK ^ -> Q v | DFFHQX4TR  | 0.157 |   0.165 |   -0.056 | 
     | PLACEDFE_OFC1_n421 | A v -> Y v  | CLKBUFX2TR | 0.143 |   0.309 |    0.088 | 
     | clk_r_REG42_S3     | D v         | DFFQX2TR   | 0.001 |   0.309 |    0.088 | 
     +----------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin clk_r_REG60_S1/CK 
Endpoint:   clk_r_REG60_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.296
  Slack Time                    0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG56_S1 | CK ^        |          |       |   0.001 |   -0.222 | 
     | clk_r_REG56_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.248 |   0.248 |    0.026 | 
     | U410           | B ^ -> Y v  | XOR2X1TR | 0.047 |   0.296 |    0.073 | 
     | clk_r_REG60_S1 | D v         | DFFRX1TR | 0.000 |   0.296 |    0.073 | 
     +----------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin clk_r_REG6_S5/CK 
Endpoint:   clk_r_REG6_S5/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG5_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.321
  Slack Time                    0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG5_S4 | CK ^        |          |       |   0.009 |   -0.217 | 
     | clk_r_REG5_S4 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.266 |    0.040 | 
     | U409          | B ^ -> Y v  | XOR2X1TR | 0.055 |   0.321 |    0.095 | 
     | clk_r_REG6_S5 | D v         | DFFSX2TR | 0.000 |   0.321 |    0.095 | 
     +---------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin mult_x_1_clk_r_REG132_S1/CK 
Endpoint:   mult_x_1_clk_r_REG132_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.334
  Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                          |             |             |       |  Time   |   Time   | 
     |--------------------------+-------------+-------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1  | CK ^        |             |       |   0.000 |   -0.229 | 
     | mult_x_1_clk_r_REG69_S1  | CK ^ -> Q ^ | DFFHQX4TR   | 0.177 |   0.177 |   -0.052 | 
     | U381                     | B ^ -> Y v  | NOR2X1TR    | 0.067 |   0.244 |    0.015 | 
     | U287                     | B v -> Y ^  | NAND2BX1TR  | 0.057 |   0.301 |    0.072 | 
     | U94                      | B0 ^ -> Y v | OAI2BB1X1TR | 0.034 |   0.334 |    0.105 | 
     | mult_x_1_clk_r_REG132_S1 | D v         | DFFQX1TR    | 0.000 |   0.334 |    0.105 | 
     +-----------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin clk_r_REG49_S1/CK 
Endpoint:   clk_r_REG49_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.017
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.314
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG64_S1 | CK ^        |          |       |   0.001 |   -0.230 | 
     | clk_r_REG64_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.267 |   0.268 |    0.037 | 
     | U279           | A ^ -> Y v  | XOR2X1TR | 0.046 |   0.314 |    0.083 | 
     | clk_r_REG49_S1 | D v         | DFFSX2TR | 0.000 |   0.314 |    0.083 | 
     +----------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin clk_r_REG15_S14/CK 
Endpoint:   clk_r_REG15_S14/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG14_S13/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.333
  Slack Time                    0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG14_S13 | CK ^        |          |       |   0.008 |   -0.228 | 
     | clk_r_REG14_S13 | CK ^ -> Q ^ | DFFSX2TR | 0.288 |   0.296 |    0.060 | 
     | U109            | A ^ -> Y v  | XOR2X1TR | 0.036 |   0.333 |    0.097 | 
     | clk_r_REG15_S14 | D v         | DFFSX2TR | 0.000 |   0.333 |    0.097 | 
     +-----------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin clk_r_REG12_S11/CK 
Endpoint:   clk_r_REG12_S11/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG11_S10/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.333
  Slack Time                    0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG11_S10 | CK ^        |          |       |   0.009 |   -0.228 | 
     | clk_r_REG11_S10 | CK ^ -> Q ^ | DFFSX2TR | 0.286 |   0.295 |    0.058 | 
     | U108            | A ^ -> Y v  | XOR2X1TR | 0.037 |   0.333 |    0.096 | 
     | clk_r_REG12_S11 | D v         | DFFSX2TR | 0.000 |   0.333 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin clk_r_REG21_S19/CK 
Endpoint:   clk_r_REG21_S19/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG20_S18/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.336
  Slack Time                    0.239
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG20_S18 | CK ^        |          |       |   0.010 |   -0.229 | 
     | clk_r_REG20_S18 | CK ^ -> Q ^ | DFFSX2TR | 0.290 |   0.300 |    0.061 | 
     | U351            | A ^ -> Y v  | XOR2X1TR | 0.036 |   0.336 |    0.097 | 
     | clk_r_REG21_S19 | D v         | DFFSX2TR | 0.000 |   0.336 |    0.097 | 
     +-----------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin mult_x_1_clk_r_REG115_S1/CK 
Endpoint:   mult_x_1_clk_r_REG115_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG71_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.346
  Slack Time                    0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                          |              |             |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG71_S1  | CK ^         |             |       |   0.001 |   -0.239 | 
     | mult_x_1_clk_r_REG71_S1  | CK ^ -> Q ^  | DFFHQX4TR   | 0.175 |   0.176 |   -0.064 | 
     | U140                     | A ^ -> Y v   | NOR2X1TR    | 0.059 |   0.234 |   -0.005 | 
     | U93                      | A0N v -> Y v | OAI2BB1X1TR | 0.112 |   0.346 |    0.107 | 
     | mult_x_1_clk_r_REG115_S1 | D v          | DFFQX1TR    | 0.000 |   0.346 |    0.107 | 
     +------------------------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin clk_r_REG41_S2/CK 
Endpoint:   clk_r_REG41_S2/D      (^) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.332
  Slack Time                    0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |           |       |   0.010 |   -0.229 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q ^ | DFFQX4TR  | 0.321 |   0.331 |    0.092 | 
     | clk_r_REG41_S2      | D ^         | DFFHQX4TR | 0.000 |   0.332 |    0.092 | 
     +----------------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin clk_r_REG14_S13/CK 
Endpoint:   clk_r_REG14_S13/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S12/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.335
  Slack Time                    0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG13_S12 | CK ^        |          |       |   0.008 |   -0.232 | 
     | clk_r_REG13_S12 | CK ^ -> Q ^ | DFFSX2TR | 0.289 |   0.297 |    0.056 | 
     | U106            | A ^ -> Y v  | XOR2X1TR | 0.038 |   0.335 |    0.095 | 
     | clk_r_REG14_S13 | D v         | DFFSX2TR | 0.000 |   0.335 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin clk_r_REG11_S10/CK 
Endpoint:   clk_r_REG11_S10/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG10_S9/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.337
  Slack Time                    0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG10_S9  | CK ^        |          |       |   0.009 |   -0.232 | 
     | clk_r_REG10_S9  | CK ^ -> Q ^ | DFFSX2TR | 0.289 |   0.298 |    0.056 | 
     | U107            | A ^ -> Y v  | XOR2X1TR | 0.039 |   0.337 |    0.095 | 
     | clk_r_REG11_S10 | D v         | DFFSX2TR | 0.000 |   0.337 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin clk_r_REG18_S16/CK 
Endpoint:   clk_r_REG18_S16/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG17_S15/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.338
  Slack Time                    0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG17_S15 | CK ^        |          |       |   0.010 |   -0.232 | 
     | clk_r_REG17_S15 | CK ^ -> Q ^ | DFFSX2TR | 0.290 |   0.300 |    0.058 | 
     | U348            | A ^ -> Y v  | XOR2X1TR | 0.038 |   0.338 |    0.096 | 
     | clk_r_REG18_S16 | D v         | DFFSX2TR | 0.000 |   0.338 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin clk_r_REG13_S12/CK 
Endpoint:   clk_r_REG13_S12/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG12_S11/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.337
  Slack Time                    0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG12_S11 | CK ^        |          |       |   0.009 |   -0.233 | 
     | clk_r_REG12_S11 | CK ^ -> Q ^ | DFFSX2TR | 0.291 |   0.300 |    0.058 | 
     | U105            | A ^ -> Y v  | XOR2X1TR | 0.037 |   0.337 |    0.095 | 
     | clk_r_REG13_S12 | D v         | DFFSX2TR | 0.000 |   0.337 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin clk_r_REG20_S18/CK 
Endpoint:   clk_r_REG20_S18/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG19_S17/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.341
  Slack Time                    0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG19_S17 | CK ^        |          |       |   0.010 |   -0.235 | 
     | clk_r_REG19_S17 | CK ^ -> Q ^ | DFFSX2TR | 0.292 |   0.301 |    0.057 | 
     | U340            | A ^ -> Y v  | XOR2X1TR | 0.039 |   0.341 |    0.096 | 
     | clk_r_REG20_S18 | D v         | DFFSX2TR | 0.000 |   0.341 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin R_12_clk_r_REG32_S2/CK 
Endpoint:   R_12_clk_r_REG32_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.339
  Slack Time                    0.246
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |          |       |   0.010 |   -0.235 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q v | DFFQX4TR | 0.328 |   0.338 |    0.093 | 
     | R_12_clk_r_REG32_S2 | D v         | DFFQX1TR | 0.000 |   0.339 |    0.093 | 
     +---------------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin mult_x_1_clk_r_REG99_S1/CK 
Endpoint:   mult_x_1_clk_r_REG99_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG116_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.323
  Slack Time                    0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG116_S1 | CK ^        |           |       |   0.009 |   -0.238 | 
     | mult_x_1_clk_r_REG116_S1 | CK ^ -> Q ^ | DFFHQX8TR | 0.128 |   0.138 |   -0.109 | 
     | U357                     | A ^ -> S ^  | ADDFX2TR  | 0.154 |   0.292 |    0.045 | 
     | U199                     | B ^ -> Y v  | NAND2X1TR | 0.031 |   0.323 |    0.076 | 
     | mult_x_1_clk_r_REG99_S1  | D v         | DFFHQX1TR | 0.000 |   0.323 |    0.076 | 
     +---------------------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin mult_x_1_clk_r_REG71_S1/CK 
Endpoint:   mult_x_1_clk_r_REG71_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG60_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.317
  Slack Time                    0.248
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG60_S1          | CK ^         |           |       |   0.001 |   -0.248 | 
     | clk_r_REG60_S1          | CK ^ -> QN v | DFFRX1TR  | 0.317 |   0.317 |    0.069 | 
     | mult_x_1_clk_r_REG71_S1 | D v          | DFFHQX4TR | 0.000 |   0.317 |    0.069 | 
     +---------------------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin mult_x_1_clk_r_REG93_S1/CK 
Endpoint:   mult_x_1_clk_r_REG93_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG116_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.322
  Slack Time                    0.249
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG116_S1 | CK ^        |           |       |   0.009 |   -0.240 | 
     | mult_x_1_clk_r_REG116_S1 | CK ^ -> Q ^ | DFFHQX8TR | 0.128 |   0.138 |   -0.112 | 
     | U357                     | A ^ -> S ^  | ADDFX2TR  | 0.154 |   0.292 |    0.042 | 
     | U96                      | A ^ -> Y v  | NOR2X1TR  | 0.030 |   0.322 |    0.072 | 
     | mult_x_1_clk_r_REG93_S1  | D v         | DFFHQX2TR | 0.000 |   0.322 |    0.072 | 
     +---------------------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin mult_x_1_clk_r_REG131_S1/CK 
Endpoint:   mult_x_1_clk_r_REG131_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.342
  Slack Time                    0.250
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1  | CK ^        |           |       |  -0.001 |   -0.250 | 
     | mult_x_1_clk_r_REG81_S1  | CK ^ -> Q ^ | DFFHQX8TR | 0.148 |   0.147 |   -0.102 | 
     | U154                     | B ^ -> Y v  | NOR2X2TR  | 0.043 |   0.191 |   -0.059 | 
     | U377                     | A v -> S ^  | ADDHX2TR  | 0.065 |   0.256 |    0.006 | 
     | U379                     | CI ^ -> S ^ | ADDFHX2TR | 0.086 |   0.342 |    0.093 | 
     | mult_x_1_clk_r_REG131_S1 | D ^         | DFFHQX2TR | 0.000 |   0.342 |    0.093 | 
     +---------------------------------------------------------------------------------+ 
Path 65: MET Removal Check with Pin clk_r_REG6_S5/CK 
Endpoint:   clk_r_REG6_S5/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.187
  Arrival Time                  0.438
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.130 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.010 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.181 | 
     | clk_r_REG6_S5       | SN ^       | DFFSX2TR   | 0.006 |   0.438 |    0.187 | 
     +----------------------------------------------------------------------------+ 
Path 66: MET Removal Check with Pin clk_r_REG7_S6/CK 
Endpoint:   clk_r_REG7_S6/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.187
  Arrival Time                  0.438
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.130 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.010 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.181 | 
     | clk_r_REG7_S6       | SN ^       | DFFSX2TR   | 0.006 |   0.438 |    0.187 | 
     +----------------------------------------------------------------------------+ 
Path 67: MET Removal Check with Pin clk_r_REG8_S7/CK 
Endpoint:   clk_r_REG8_S7/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.187
  Arrival Time                  0.438
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.131 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.010 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.180 | 
     | clk_r_REG8_S7       | SN ^       | DFFSX2TR   | 0.006 |   0.438 |    0.187 | 
     +----------------------------------------------------------------------------+ 
Path 68: MET Removal Check with Pin clk_r_REG9_S8/CK 
Endpoint:   clk_r_REG9_S8/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.187
  Arrival Time                  0.438
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.131 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.010 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.180 | 
     | clk_r_REG9_S8       | SN ^       | DFFSX2TR   | 0.006 |   0.438 |    0.187 | 
     +----------------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin clk_r_REG16_S15/CK 
Endpoint:   clk_r_REG16_S15/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG15_S14/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.352
  Slack Time                    0.255
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG15_S14 | CK ^        |          |       |   0.010 |   -0.245 | 
     | clk_r_REG15_S14 | CK ^ -> Q ^ | DFFSX2TR | 0.301 |   0.312 |    0.057 | 
     | U405            | A ^ -> Y v  | XOR2X1TR | 0.040 |   0.352 |    0.097 | 
     | clk_r_REG16_S15 | D v         | DFFSX1TR | 0.000 |   0.352 |    0.097 | 
     +-----------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin clk_r_REG44_S4/CK 
Endpoint:   clk_r_REG44_S4/D           (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG102_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.365
  Slack Time                    0.255
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG102_S1 | CK ^        |            |       |   0.009 |   -0.246 | 
     | mult_x_1_clk_r_REG102_S1 | CK ^ -> Q v | DFFHQX1TR  | 0.161 |   0.170 |   -0.085 | 
     | U228                     | B v -> Y ^  | NAND2BX1TR | 0.064 |   0.235 |   -0.021 | 
     | U227                     | B ^ -> Y v  | XOR2X1TR   | 0.054 |   0.289 |    0.033 | 
     | U188                     | A v -> Y v  | AND2X2TR   | 0.076 |   0.365 |    0.109 | 
     | clk_r_REG44_S4           | D v         | DFFQX1TR   | 0.000 |   0.365 |    0.109 | 
     +----------------------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin clk_r_REG17_S15/CK 
Endpoint:   clk_r_REG17_S15/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG15_S14/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.352
  Slack Time                    0.256
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG15_S14 | CK ^        |          |       |   0.010 |   -0.246 | 
     | clk_r_REG15_S14 | CK ^ -> Q ^ | DFFSX2TR | 0.301 |   0.312 |    0.056 | 
     | U345            | A ^ -> Y v  | XOR2X1TR | 0.041 |   0.352 |    0.096 | 
     | clk_r_REG17_S15 | D v         | DFFSX2TR | 0.000 |   0.352 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin mult_x_1_clk_r_REG72_S1/CK 
Endpoint:   mult_x_1_clk_r_REG72_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG57_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.058
  Arrival Time                  0.315
  Slack Time                    0.257
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG57_S1          | CK ^         |           |       |   0.001 |   -0.256 | 
     | clk_r_REG57_S1          | CK ^ -> QN v | DFFRX1TR  | 0.314 |   0.315 |    0.058 | 
     | mult_x_1_clk_r_REG72_S1 | D v          | DFFHQX2TR | 0.000 |   0.315 |    0.058 | 
     +---------------------------------------------------------------------------------+ 
Path 73: MET Removal Check with Pin clk_r_REG59_S1/CK 
Endpoint:   clk_r_REG59_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Removal                       0.075
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.177
  Arrival Time                  0.435
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.137 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.004 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.174 | 
     | clk_r_REG59_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.435 |    0.177 | 
     +----------------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin clk_r_REG57_S1/CK 
Endpoint:   clk_r_REG57_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.329
  Slack Time                    0.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG64_S1 | CK ^        |          |       |   0.001 |   -0.257 | 
     | clk_r_REG64_S1 | CK ^ -> Q ^ | DFFSX2TR | 0.267 |   0.268 |    0.010 | 
     | U406           | B ^ -> Y v  | XOR2X1TR | 0.061 |   0.329 |    0.071 | 
     | clk_r_REG57_S1 | D v         | DFFRX1TR | 0.000 |   0.329 |    0.071 | 
     +----------------------------------------------------------------------+ 
Path 75: MET Removal Check with Pin clk_r_REG55_S1/CK 
Endpoint:   clk_r_REG55_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Removal                       0.075
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.176
  Arrival Time                  0.435
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.138 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.003 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.173 | 
     | clk_r_REG55_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.435 |    0.176 | 
     +----------------------------------------------------------------------------+ 
Path 76: MET Removal Check with Pin clk_r_REG56_S1/CK 
Endpoint:   clk_r_REG56_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Removal                       0.075
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.176
  Arrival Time                  0.435
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.138 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.003 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.173 | 
     | clk_r_REG56_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.435 |    0.176 | 
     +----------------------------------------------------------------------------+ 
Path 77: MET Removal Check with Pin clk_r_REG58_S1/CK 
Endpoint:   clk_r_REG58_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Removal                       0.075
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.177
  Arrival Time                  0.436
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.138 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.003 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.173 | 
     | clk_r_REG58_S1      | SN ^       | DFFSX2TR   | 0.004 |   0.436 |    0.177 | 
     +----------------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin mult_x_1_clk_r_REG134_S1/CK 
Endpoint:   mult_x_1_clk_r_REG134_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG82_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.328
  Slack Time                    0.260
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                          |             |             |       |  Time   |   Time   | 
     |--------------------------+-------------+-------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG82_S1  | CK ^        |             |       |   0.001 |   -0.259 | 
     | mult_x_1_clk_r_REG82_S1  | CK ^ -> Q ^ | DFFHQX4TR   | 0.182 |   0.183 |   -0.077 | 
     | U384                     | B ^ -> Y v  | NOR2X1TR    | 0.063 |   0.246 |   -0.014 | 
     | U121                     | B0 v -> Y ^ | OAI21X1TR   | 0.049 |   0.295 |    0.035 | 
     | U97                      | B0 ^ -> Y v | OAI2BB1X1TR | 0.033 |   0.328 |    0.069 | 
     | mult_x_1_clk_r_REG134_S1 | D v         | DFFHQX2TR   | 0.000 |   0.328 |    0.069 | 
     +-----------------------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin mult_x_1_clk_r_REG65_S1/CK 
Endpoint:   mult_x_1_clk_r_REG65_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S1/Q          (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.047
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.054
  Arrival Time                  0.314
  Slack Time                    0.260
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG64_S1          | CK ^        |           |       |   0.001 |   -0.259 | 
     | clk_r_REG64_S1          | CK ^ -> Q ^ | DFFSX2TR  | 0.267 |   0.268 |    0.008 | 
     | U279                    | A ^ -> Y v  | XOR2X1TR  | 0.046 |   0.314 |    0.054 | 
     | mult_x_1_clk_r_REG65_S1 | D v         | DFFHQX2TR | 0.000 |   0.314 |    0.054 | 
     +--------------------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin mult_x_1_clk_r_REG81_S1/CK 
Endpoint:   mult_x_1_clk_r_REG81_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG51_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.332
  Slack Time                    0.261
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG51_S1          | CK ^         |           |       |  -0.001 |   -0.262 | 
     | clk_r_REG51_S1          | CK ^ -> QN v | DFFSX2TR  | 0.332 |   0.332 |    0.071 | 
     | mult_x_1_clk_r_REG81_S1 | D v          | DFFHQX8TR | 0.000 |   0.332 |    0.071 | 
     +---------------------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin mult_x_1_R_0_clk_r_REG112_S1/CK 
Endpoint:   mult_x_1_R_0_clk_r_REG112_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG73_S1/Q      (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.334
  Slack Time                    0.261
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG73_S1      | CK ^        |           |       |   0.000 |   -0.261 | 
     | mult_x_1_clk_r_REG73_S1      | CK ^ -> Q ^ | DFFHQX4TR | 0.166 |   0.166 |   -0.095 | 
     | U367                         | B ^ -> Y v  | NOR2X1TR  | 0.058 |   0.224 |   -0.037 | 
     | U369                         | CI v -> S v | ADDFHX2TR | 0.110 |   0.334 |    0.073 | 
     | mult_x_1_R_0_clk_r_REG112_S1 | D v         | DFFHQX1TR | 0.000 |   0.334 |    0.073 | 
     +-------------------------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin mult_x_1_clk_r_REG82_S1/CK 
Endpoint:   mult_x_1_clk_r_REG82_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.331
  Slack Time                    0.262
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG56_S1          | CK ^         |           |       |   0.001 |   -0.261 | 
     | clk_r_REG56_S1          | CK ^ -> QN v | DFFSX2TR  | 0.330 |   0.331 |    0.069 | 
     | mult_x_1_clk_r_REG82_S1 | D v          | DFFHQX4TR | 0.000 |   0.331 |    0.069 | 
     +---------------------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin mult_x_1_clk_r_REG75_S1/CK 
Endpoint:   mult_x_1_clk_r_REG75_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.332
  Slack Time                    0.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG58_S1          | CK ^         |           |       |   0.001 |   -0.262 | 
     | clk_r_REG58_S1          | CK ^ -> QN v | DFFSX2TR  | 0.331 |   0.332 |    0.069 | 
     | mult_x_1_clk_r_REG75_S1 | D v          | DFFHQX4TR | 0.000 |   0.332 |    0.069 | 
     +---------------------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin mult_x_1_clk_r_REG70_S1/CK 
Endpoint:   mult_x_1_clk_r_REG70_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG50_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.067
  Arrival Time                  0.330
  Slack Time                    0.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG50_S1          | CK ^         |           |       |  -0.001 |   -0.264 | 
     | clk_r_REG50_S1          | CK ^ -> QN v | DFFSX2TR  | 0.331 |   0.330 |    0.067 | 
     | mult_x_1_clk_r_REG70_S1 | D v          | DFFHQX4TR | 0.000 |   0.330 |    0.067 | 
     +---------------------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin mult_x_1_clk_r_REG69_S1/CK 
Endpoint:   mult_x_1_clk_r_REG69_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG61_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.068
  Arrival Time                  0.331
  Slack Time                    0.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG61_S1          | CK ^         |           |       |   0.000 |   -0.263 | 
     | clk_r_REG61_S1          | CK ^ -> QN v | DFFSX2TR  | 0.330 |   0.331 |    0.068 | 
     | mult_x_1_clk_r_REG69_S1 | D v          | DFFHQX4TR | 0.000 |   0.331 |    0.068 | 
     +---------------------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin mult_x_1_clk_r_REG73_S1/CK 
Endpoint:   mult_x_1_clk_r_REG73_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG49_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.068
  Arrival Time                  0.333
  Slack Time                    0.265
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG49_S1          | CK ^         |           |       |   0.000 |   -0.265 | 
     | clk_r_REG49_S1          | CK ^ -> QN v | DFFSX2TR  | 0.333 |   0.333 |    0.068 | 
     | mult_x_1_clk_r_REG73_S1 | D v          | DFFHQX4TR | 0.000 |   0.333 |    0.068 | 
     +---------------------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin mult_x_1_clk_r_REG111_S1/CK 
Endpoint:   mult_x_1_clk_r_REG111_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG80_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.370
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG80_S1  | CK ^        |           |       |  -0.001 |   -0.268 | 
     | mult_x_1_clk_r_REG80_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.173 |   0.172 |   -0.095 | 
     | U135                     | B ^ -> Y v  | NOR2X2TR  | 0.043 |   0.215 |   -0.051 | 
     | U368                     | B v -> CO v | ADDFX2TR  | 0.155 |   0.370 |    0.104 | 
     | mult_x_1_clk_r_REG111_S1 | D v         | DFFQX1TR  | 0.000 |   0.370 |    0.104 | 
     +---------------------------------------------------------------------------------+ 
Path 88: MET Removal Check with Pin clk_r_REG22_S20/CK 
Endpoint:   clk_r_REG22_S20/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                      -0.113
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                -0.003
  Arrival Time                  0.264
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.146 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.005 | 
     | clk_r_REG22_S20     | RN ^       | DFFRX1TR   | 0.002 |   0.264 |   -0.003 | 
     +----------------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin mult_x_1_clk_r_REG78_S1/CK 
Endpoint:   mult_x_1_clk_r_REG78_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG55_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.068
  Arrival Time                  0.335
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG55_S1          | CK ^         |           |       |   0.001 |   -0.266 | 
     | clk_r_REG55_S1          | CK ^ -> QN v | DFFSX2TR  | 0.334 |   0.335 |    0.068 | 
     | mult_x_1_clk_r_REG78_S1 | D v          | DFFHQX4TR | 0.000 |   0.335 |    0.068 | 
     +---------------------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin mult_x_1_clk_r_REG128_S1/CK 
Endpoint:   mult_x_1_clk_r_REG128_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.341
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1  | CK ^        |           |       |   0.000 |   -0.269 | 
     | mult_x_1_clk_r_REG69_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.177 |   0.177 |   -0.092 | 
     | U127                     | B ^ -> Y v  | NOR2X1TR  | 0.057 |   0.234 |   -0.035 | 
     | U324                     | CI v -> S v | ADDFHX2TR | 0.107 |   0.341 |    0.072 | 
     | mult_x_1_clk_r_REG128_S1 | D v         | DFFHQX1TR | 0.000 |   0.341 |    0.072 | 
     +---------------------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin mult_x_1_clk_r_REG77_S1/CK 
Endpoint:   mult_x_1_clk_r_REG77_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.066
  Arrival Time                  0.336
  Slack Time                    0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S1          | CK ^         |           |       |  -0.001 |   -0.271 | 
     | clk_r_REG52_S1          | CK ^ -> QN v | DFFSX2TR  | 0.336 |   0.336 |    0.066 | 
     | mult_x_1_clk_r_REG77_S1 | D v          | DFFHQX4TR | 0.000 |   0.336 |    0.066 | 
     +---------------------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin mult_x_1_clk_r_REG74_S1/CK 
Endpoint:   mult_x_1_clk_r_REG74_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.066
  Arrival Time                  0.336
  Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG63_S1          | CK ^         |           |       |   0.000 |   -0.270 | 
     | clk_r_REG63_S1          | CK ^ -> QN v | DFFSX2TR  | 0.336 |   0.336 |    0.066 | 
     | mult_x_1_clk_r_REG74_S1 | D v          | DFFHQX4TR | 0.000 |   0.336 |    0.066 | 
     +---------------------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin mult_x_1_clk_r_REG80_S1/CK 
Endpoint:   mult_x_1_clk_r_REG80_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG53_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.001
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.065
  Arrival Time                  0.337
  Slack Time                    0.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG53_S1          | CK ^         |           |       |  -0.001 |   -0.273 | 
     | clk_r_REG53_S1          | CK ^ -> QN v | DFFSX2TR  | 0.338 |   0.337 |    0.065 | 
     | mult_x_1_clk_r_REG80_S1 | D v          | DFFHQX4TR | 0.000 |   0.337 |    0.065 | 
     +---------------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin mult_x_1_R_8_clk_r_REG89_S1/CK 
Endpoint:   mult_x_1_R_8_clk_r_REG89_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG110_S1/Q    (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.067
  Arrival Time                  0.340
  Slack Time                    0.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                             |             |            |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG110_S1    | CK ^        |            |       |   0.010 |   -0.264 | 
     | mult_x_1_clk_r_REG110_S1    | CK ^ -> Q v | DFFHQX1TR  | 0.159 |   0.168 |   -0.105 | 
     | U256                        | B v -> CO v | CMPR32X2TR | 0.172 |   0.340 |    0.067 | 
     | mult_x_1_R_8_clk_r_REG89_S1 | D v         | DFFHQX1TR  | 0.000 |   0.340 |    0.067 | 
     +-------------------------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin clk_r_REG34_S3/CK 
Endpoint:   clk_r_REG34_S3/D          (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG92_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.384
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG92_S1 | CK ^        |           |       |   0.009 |   -0.265 | 
     | mult_x_1_clk_r_REG92_S1 | CK ^ -> Q v | DFFHQX2TR | 0.159 |   0.167 |   -0.107 | 
     | U173                    | A v -> Y ^  | INVX2TR   | 0.046 |   0.213 |   -0.061 | 
     | U330                    | A ^ -> Y ^  | AND2X2TR  | 0.068 |   0.282 |    0.007 | 
     | U216                    | A ^ -> Y v  | XOR2X1TR  | 0.029 |   0.310 |    0.036 | 
     | U182                    | A v -> Y v  | AND2X2TR  | 0.073 |   0.384 |    0.109 | 
     | clk_r_REG34_S3          | D v         | DFFQX1TR  | 0.000 |   0.384 |    0.109 | 
     +--------------------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin R_3_clk_r_REG38_S3/CK 
Endpoint:   R_3_clk_r_REG38_S3/D      (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG83_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.382
  Slack Time                    0.276
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                         |             |          |       |  Time   |   Time   | 
     |-------------------------+-------------+----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG83_S1 | CK ^        |          |       |   0.009 |   -0.267 | 
     | mult_x_1_clk_r_REG83_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.270 |   -0.006 | 
     | U208                    | A ^ -> Y v  | XOR2X1TR | 0.037 |   0.307 |    0.031 | 
     | U426                    | A v -> Y v  | AND2X2TR | 0.076 |   0.382 |    0.107 | 
     | R_3_clk_r_REG38_S3      | D v         | DFFQX1TR | 0.000 |   0.382 |    0.107 | 
     +-------------------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin mult_x_1_clk_r_REG76_S1/CK 
Endpoint:   mult_x_1_clk_r_REG76_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.065
  Arrival Time                  0.341
  Slack Time                    0.276
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG54_S1          | CK ^         |           |       |  -0.000 |   -0.276 | 
     | clk_r_REG54_S1          | CK ^ -> QN v | DFFSX2TR  | 0.341 |   0.341 |    0.065 | 
     | mult_x_1_clk_r_REG76_S1 | D v          | DFFHQX4TR | 0.000 |   0.341 |    0.065 | 
     +---------------------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin clk_r_REG67_S1/CK 
Endpoint:   clk_r_REG67_S1/D           (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG133_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.362
  Slack Time                    0.277
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG133_S1 | CK ^        |           |       |   0.008 |   -0.269 | 
     | mult_x_1_clk_r_REG133_S1 | CK ^ -> Q ^ | DFFHQX1TR | 0.162 |   0.170 |   -0.108 | 
     | U261                     | A ^ -> Y ^  | OR2X2TR   | 0.076 |   0.246 |   -0.032 | 
     | U231                     | A1 ^ -> Y v | AOI21X1TR | 0.056 |   0.301 |    0.024 | 
     | U247                     | A v -> Y ^  | XOR2X1TR  | 0.061 |   0.362 |    0.085 | 
     | clk_r_REG67_S1           | D ^         | DFFQX1TR  | 0.000 |   0.362 |    0.085 | 
     +---------------------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin mult_x_1_clk_r_REG79_S1/CK 
Endpoint:   mult_x_1_clk_r_REG79_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S1/QN         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.055
  Arrival Time                  0.334
  Slack Time                    0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG64_S1          | CK ^         |           |       |   0.001 |   -0.278 | 
     | clk_r_REG64_S1          | CK ^ -> QN v | DFFSX2TR  | 0.333 |   0.334 |    0.055 | 
     | mult_x_1_clk_r_REG79_S1 | D v          | DFFHQX2TR | 0.000 |   0.334 |    0.055 | 
     +---------------------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin mult_x_1_clk_r_REG114_S1/CK 
Endpoint:   mult_x_1_clk_r_REG114_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG80_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.386
  Slack Time                    0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG80_S1  | CK ^        |           |       |  -0.001 |   -0.283 | 
     | mult_x_1_clk_r_REG80_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.173 |   0.172 |   -0.110 | 
     | U177                     | B ^ -> Y v  | NOR2X1TR  | 0.057 |   0.228 |   -0.053 | 
     | U101                     | B v -> CO v | ADDFX2TR  | 0.157 |   0.386 |    0.104 | 
     | mult_x_1_clk_r_REG114_S1 | D v         | DFFQX1TR  | 0.000 |   0.386 |    0.104 | 
     +---------------------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin clk_r_REG45_S4/CK 
Endpoint:   clk_r_REG45_S4/D          (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG90_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.390
  Slack Time                    0.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG90_S1 | CK ^        |           |       |   0.009 |   -0.273 | 
     | mult_x_1_clk_r_REG90_S1 | CK ^ -> Q v | DFFHQX1TR | 0.189 |   0.198 |   -0.084 | 
     | U415                    | B v -> Y ^  | NAND2X1TR | 0.078 |   0.276 |   -0.006 | 
     | U220                    | A ^ -> Y v  | XOR2X1TR  | 0.035 |   0.311 |    0.029 | 
     | U416                    | A v -> Y v  | AND2X2TR  | 0.079 |   0.390 |    0.108 | 
     | clk_r_REG45_S4          | D v         | DFFQX1TR  | 0.000 |   0.390 |    0.108 | 
     +--------------------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin mult_x_1_R_2_clk_r_REG112_S1/CK 
Endpoint:   mult_x_1_R_2_clk_r_REG112_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG74_S1/Q      (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.391
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG74_S1      | CK ^        |           |       |  -0.001 |   -0.288 | 
     | mult_x_1_clk_r_REG74_S1      | CK ^ -> Q ^ | DFFHQX4TR | 0.170 |   0.169 |   -0.118 | 
     | U110                         | A ^ -> Y v  | NOR2X1TR  | 0.045 |   0.215 |   -0.073 | 
     | U101                         | A v -> S v  | ADDFX2TR  | 0.176 |   0.391 |    0.103 | 
     | mult_x_1_R_2_clk_r_REG112_S1 | D v         | DFFQX1TR  | 0.000 |   0.391 |    0.103 | 
     +-------------------------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin mult_x_1_clk_r_REG108_S1/CK 
Endpoint:   mult_x_1_clk_r_REG108_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG80_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.393
  Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG80_S1  | CK ^        |           |       |  -0.001 |   -0.290 | 
     | mult_x_1_clk_r_REG80_S1  | CK ^ -> Q v | DFFHQX4TR | 0.156 |   0.155 |   -0.134 | 
     | U243                     | B v -> Y ^  | NOR2BX2TR | 0.075 |   0.229 |   -0.059 | 
     | U265                     | A ^ -> S v  | ADDFHX1TR | 0.164 |   0.393 |    0.104 | 
     | mult_x_1_clk_r_REG108_S1 | D v         | DFFQX1TR  | 0.000 |   0.393 |    0.104 | 
     +---------------------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin mult_x_1_clk_r_REG107_S1/CK 
Endpoint:   mult_x_1_clk_r_REG107_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG74_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.396
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG74_S1  | CK ^        |           |       |  -0.001 |   -0.290 | 
     | mult_x_1_clk_r_REG74_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.170 |   0.169 |   -0.120 | 
     | U134                     | A ^ -> Y v  | NOR2X1TR  | 0.079 |   0.248 |   -0.042 | 
     | U329                     | B v -> S v  | ADDFHX2TR | 0.148 |   0.396 |    0.107 | 
     | mult_x_1_clk_r_REG107_S1 | D v         | DFFQX1TR  | 0.000 |   0.396 |    0.107 | 
     +---------------------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin clk_r_REG36_S3/CK 
Endpoint:   clk_r_REG36_S3/D           (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG103_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.399
  Slack Time                    0.292
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG103_S1 | CK ^        |           |       |   0.007 |   -0.285 | 
     | mult_x_1_clk_r_REG103_S1 | CK ^ -> Q v | DFFHQX4TR | 0.132 |   0.140 |   -0.152 | 
     | U427                     | B v -> Y ^  | NAND2X1TR | 0.053 |   0.193 |   -0.099 | 
     | U149                     | B ^ -> Y v  | XNOR2X1TR | 0.052 |   0.246 |   -0.046 | 
     | U428                     | A v -> Y v  | AND2X2TR  | 0.080 |   0.326 |    0.034 | 
     | U429                     | A v -> Y v  | AND2X2TR  | 0.073 |   0.399 |    0.107 | 
     | clk_r_REG36_S3           | D v         | DFFQX1TR  | 0.000 |   0.399 |    0.107 | 
     +---------------------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin mult_x_1_clk_r_REG96_S1/CK 
Endpoint:   mult_x_1_clk_r_REG96_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG75_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.367
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG75_S1 | CK ^        |           |       |   0.001 |   -0.292 | 
     | mult_x_1_clk_r_REG75_S1 | CK ^ -> Q v | DFFHQX4TR | 0.153 |   0.154 |   -0.138 | 
     | U176                    | A v -> Y ^  | NOR2X2TR  | 0.070 |   0.224 |   -0.069 | 
     | U250                    | A ^ -> CO ^ | ADDHX1TR  | 0.110 |   0.334 |    0.041 | 
     | U99                     | B ^ -> Y v  | NOR2X1TR  | 0.034 |   0.367 |    0.075 | 
     | mult_x_1_clk_r_REG96_S1 | D v         | DFFHQX1TR | 0.000 |   0.367 |    0.075 | 
     +--------------------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin mult_x_1_clk_r_REG97_S1/CK 
Endpoint:   mult_x_1_clk_r_REG97_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG78_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.374
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG78_S1 | CK ^        |           |       |   0.001 |   -0.292 | 
     | mult_x_1_clk_r_REG78_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.164 |   0.165 |   -0.128 | 
     | U176                    | B ^ -> Y v  | NOR2X2TR  | 0.043 |   0.209 |   -0.084 | 
     | U250                    | A v -> CO v | ADDHX1TR  | 0.114 |   0.323 |    0.030 | 
     | U90                     | B v -> Y ^  | NAND2X1TR | 0.050 |   0.374 |    0.080 | 
     | mult_x_1_clk_r_REG97_S1 | D ^         | DFFHQX1TR | 0.000 |   0.374 |    0.080 | 
     +--------------------------------------------------------------------------------+ 
Path 108: MET Early External Delay Assertion 
Endpoint:   signature[5]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG11_S10/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.296
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                |          |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG11_S10 | CK ^           |          |       |   0.009 |   -0.286 | 
     | clk_r_REG11_S10 | CK ^ -> Q ^    | DFFSX2TR | 0.286 |   0.295 |   -0.000 | 
     |                 | signature[5] ^ |          | 0.000 |   0.296 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin clk_r_REG40_S1/CK 
Endpoint:   clk_r_REG40_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.386
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG41_S2 | CK ^        |           |       |   0.008 |   -0.288 | 
     | clk_r_REG41_S2 | CK ^ -> Q ^ | DFFHQX4TR | 0.173 |   0.181 |   -0.115 | 
     | U396           | B ^ -> Y ^  | AND2X2TR  | 0.081 |   0.262 |   -0.034 | 
     | U397           | A ^ -> Y ^  | AND2X2TR  | 0.064 |   0.325 |    0.029 | 
     | U398           | A ^ -> Y ^  | AND2X2TR  | 0.060 |   0.386 |    0.090 | 
     | clk_r_REG40_S1 | D ^         | DFFQX1TR  | 0.000 |   0.386 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 110: MET Early External Delay Assertion 
Endpoint:   signature[2]    (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG8_S7/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.296
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG8_S7 | CK ^           |          |       |   0.009 |   -0.287 | 
     | clk_r_REG8_S7 | CK ^ -> Q ^    | DFFSX2TR | 0.287 |   0.296 |   -0.000 | 
     |               | signature[2] ^ |          | 0.000 |   0.296 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 111: MET Early External Delay Assertion 
Endpoint:   signature[8]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG14_S13/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.296
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                |          |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG14_S13 | CK ^           |          |       |   0.008 |   -0.288 | 
     | clk_r_REG14_S13 | CK ^ -> Q ^    | DFFSX2TR | 0.288 |   0.296 |   -0.000 | 
     |                 | signature[8] ^ |          | 0.000 |   0.296 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 112: MET Early External Delay Assertion 
Endpoint:   signature[3]    (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG9_S8/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.297
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG9_S8 | CK ^           |          |       |   0.009 |   -0.287 | 
     | clk_r_REG9_S8 | CK ^ -> Q ^    | DFFSX2TR | 0.287 |   0.297 |    0.000 | 
     |               | signature[3] ^ |          | 0.000 |   0.297 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 113: MET Early External Delay Assertion 
Endpoint:   signature[7]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S12/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.297
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                |          |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG13_S12 | CK ^           |          |       |   0.008 |   -0.289 | 
     | clk_r_REG13_S12 | CK ^ -> Q ^    | DFFSX2TR | 0.289 |   0.297 |   -0.000 | 
     |                 | signature[7] ^ |          | 0.000 |   0.297 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin clk_r_REG28_S4/CK 
Endpoint:   clk_r_REG28_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.387
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG41_S2 | CK ^        |           |       |   0.008 |   -0.289 | 
     | clk_r_REG41_S2 | CK ^ -> Q ^ | DFFHQX4TR | 0.173 |   0.181 |   -0.116 | 
     | U390           | B ^ -> Y ^  | AND2X2TR  | 0.081 |   0.263 |   -0.035 | 
     | U391           | A ^ -> Y ^  | AND2X2TR  | 0.063 |   0.325 |    0.028 | 
     | U392           | A ^ -> Y ^  | AND2X2TR  | 0.062 |   0.387 |    0.090 | 
     | clk_r_REG28_S4 | D ^         | DFFQX1TR  | 0.000 |   0.387 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin clk_r_REG5_S4/CK 
Endpoint:   clk_r_REG5_S4/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.387
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG41_S2 | CK ^        |           |       |   0.008 |   -0.290 | 
     | clk_r_REG41_S2 | CK ^ -> Q ^ | DFFHQX4TR | 0.173 |   0.181 |   -0.117 | 
     | U402           | B ^ -> Y ^  | AND2X2TR  | 0.081 |   0.262 |   -0.036 | 
     | U403           | A ^ -> Y ^  | AND2X2TR  | 0.064 |   0.325 |    0.028 | 
     | U404           | A ^ -> Y ^  | AND2X2TR  | 0.062 |   0.387 |    0.090 | 
     | clk_r_REG5_S4  | D ^         | DFFQX1TR  | 0.000 |   0.387 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin clk_r_REG25_S4/CK 
Endpoint:   clk_r_REG25_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.387
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG41_S2 | CK ^        |           |       |   0.008 |   -0.290 | 
     | clk_r_REG41_S2 | CK ^ -> Q ^ | DFFHQX4TR | 0.173 |   0.181 |   -0.117 | 
     | U393           | B ^ -> Y ^  | AND2X2TR  | 0.081 |   0.262 |   -0.036 | 
     | U394           | A ^ -> Y ^  | AND2X2TR  | 0.064 |   0.325 |    0.028 | 
     | U395           | A ^ -> Y ^  | AND2X2TR  | 0.062 |   0.387 |    0.090 | 
     | clk_r_REG25_S4 | D ^         | DFFQX1TR  | 0.000 |   0.387 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 117: MET Early External Delay Assertion 
Endpoint:   signature[4]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG10_S9/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.298
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-------------------------------------------------------------------------+ 
     |    Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                |                |          |       |  Time   |   Time   | 
     |----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG10_S9 | CK ^           |          |       |   0.009 |   -0.289 | 
     | clk_r_REG10_S9 | CK ^ -> Q ^    | DFFSX2TR | 0.289 |   0.298 |   -0.000 | 
     |                | signature[4] ^ |          | 0.000 |   0.298 |    0.000 | 
     +-------------------------------------------------------------------------+ 
Path 118: MET Early External Delay Assertion 
Endpoint:   signature[0]    (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG6_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.298
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG6_S5 | CK ^           |          |       |   0.009 |   -0.289 | 
     | clk_r_REG6_S5 | CK ^ -> Q ^    | DFFSX2TR | 0.289 |   0.298 |   -0.000 | 
     |               | signature[0] ^ |          | 0.000 |   0.298 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin clk_r_REG30_S4/CK 
Endpoint:   clk_r_REG30_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.388
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG41_S2 | CK ^        |           |       |   0.008 |   -0.290 | 
     | clk_r_REG41_S2 | CK ^ -> Q ^ | DFFHQX4TR | 0.173 |   0.181 |   -0.117 | 
     | U399           | B ^ -> Y ^  | AND2X2TR  | 0.080 |   0.262 |   -0.037 | 
     | U400           | A ^ -> Y ^  | AND2X2TR  | 0.063 |   0.324 |    0.026 | 
     | U401           | A ^ -> Y ^  | AND2X2TR  | 0.063 |   0.388 |    0.089 | 
     | clk_r_REG30_S4 | D ^         | DFFQX1TR  | 0.000 |   0.388 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin mult_x_1_clk_r_REG105_S1/CK 
Endpoint:   mult_x_1_clk_r_REG105_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG130_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.388
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG130_S1 | CK ^         |           |       |   0.008 |   -0.291 | 
     | mult_x_1_clk_r_REG130_S1 | CK ^ -> Q ^  | DFFHQX1TR | 0.170 |   0.178 |   -0.121 | 
     | U295                     | CI ^ -> CO ^ | ADDFHX2TR | 0.101 |   0.279 |   -0.020 | 
     | U296                     | B ^ -> Y v   | NAND2X1TR | 0.056 |   0.335 |    0.036 | 
     | U189                     | B v -> Y ^   | NAND2X1TR | 0.052 |   0.388 |    0.089 | 
     | mult_x_1_clk_r_REG105_S1 | D ^          | DFFQX1TR  | 0.000 |   0.388 |    0.089 | 
     +----------------------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin clk_r_REG9_S8/CK 
Endpoint:   clk_r_REG9_S8/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG30_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.379
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG30_S4 | CK ^        |          |       |   0.009 |   -0.290 | 
     | clk_r_REG30_S4 | CK ^ -> Q ^ | DFFQX1TR | 0.252 |   0.261 |   -0.038 | 
     | U319           | B ^ -> Y v  | XOR2X1TR | 0.060 |   0.321 |    0.022 | 
     | U320           | A v -> Y ^  | XOR2X1TR | 0.059 |   0.379 |    0.080 | 
     | clk_r_REG9_S8  | D ^         | DFFSX2TR | 0.000 |   0.379 |    0.080 | 
     +----------------------------------------------------------------------+ 
Path 122: MET Early External Delay Assertion 
Endpoint:   signature[11]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG17_S15/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.300
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG17_S15 | CK ^            |          |       |   0.010 |   -0.290 | 
     | clk_r_REG17_S15 | CK ^ -> Q ^     | DFFSX2TR | 0.290 |   0.300 |   -0.000 | 
     |                 | signature[11] ^ |          | 0.000 |   0.300 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 123: MET Early External Delay Assertion 
Endpoint:   signature[14]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG20_S18/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.300
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG20_S18 | CK ^            |          |       |   0.010 |   -0.290 | 
     | clk_r_REG20_S18 | CK ^ -> Q ^     | DFFSX2TR | 0.290 |   0.300 |   -0.000 | 
     |                 | signature[14] ^ |          | 0.000 |   0.300 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin clk_r_REG39_S3/CK 
Endpoint:   clk_r_REG39_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG67_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.389
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG67_S1 | CK ^        |          |       |   0.009 |   -0.291 | 
     | clk_r_REG67_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.247 |   0.256 |   -0.044 | 
     | U425           | A ^ -> Y ^  | AND2X2TR | 0.069 |   0.324 |    0.024 | 
     | U202           | A ^ -> Y ^  | AND2X2TR | 0.065 |   0.389 |    0.089 | 
     | clk_r_REG39_S3 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.089 | 
     +----------------------------------------------------------------------+ 
Path 125: MET Early External Delay Assertion 
Endpoint:   signature[6]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG12_S11/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.300
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                |          |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG12_S11 | CK ^           |          |       |   0.009 |   -0.291 | 
     | clk_r_REG12_S11 | CK ^ -> Q ^    | DFFSX2TR | 0.291 |   0.300 |   -0.000 | 
     |                 | signature[6] ^ |          | 0.000 |   0.300 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin mult_x_1_R_9_clk_r_REG89_S1/CK 
Endpoint:   mult_x_1_R_9_clk_r_REG89_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG109_S1/Q    (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.380
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                             |             |            |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG109_S1    | CK ^        |            |       |   0.010 |   -0.291 | 
     | mult_x_1_clk_r_REG109_S1    | CK ^ -> Q ^ | DFFQX1TR   | 0.272 |   0.282 |   -0.018 | 
     | U353                        | C ^ -> S ^  | CMPR32X2TR | 0.099 |   0.380 |    0.080 | 
     | mult_x_1_R_9_clk_r_REG89_S1 | D ^         | DFFHQX1TR  | 0.000 |   0.380 |    0.080 | 
     +-------------------------------------------------------------------------------------+ 
Path 127: MET Early External Delay Assertion 
Endpoint:   signature[1]    (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG7_S6/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.301
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG7_S6 | CK ^           |          |       |   0.009 |   -0.291 | 
     | clk_r_REG7_S6 | CK ^ -> Q ^    | DFFSX2TR | 0.291 |   0.301 |   -0.000 | 
     |               | signature[1] ^ |          | 0.000 |   0.301 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 128: MET Early External Delay Assertion 
Endpoint:   signature[13]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG19_S17/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.302
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG19_S17 | CK ^            |          |       |   0.010 |   -0.292 | 
     | clk_r_REG19_S17 | CK ^ -> Q ^     | DFFSX2TR | 0.292 |   0.301 |   -0.000 | 
     |                 | signature[13] ^ |          | 0.000 |   0.302 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin mult_x_1_R_6_clk_r_REG118_S1/CK 
Endpoint:   mult_x_1_R_6_clk_r_REG118_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG71_S1/Q      (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.371
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |             |            |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG71_S1      | CK ^        |            |       |   0.001 |   -0.302 | 
     | mult_x_1_clk_r_REG71_S1      | CK ^ -> Q ^ | DFFHQX4TR  | 0.175 |   0.176 |   -0.127 | 
     | U337                         | A ^ -> Y v  | NOR2X1TR   | 0.050 |   0.225 |   -0.077 | 
     | U181                         | B v -> CO v | CMPR32X2TR | 0.146 |   0.371 |    0.069 | 
     | mult_x_1_R_6_clk_r_REG118_S1 | D v         | DFFHQX1TR  | 0.000 |   0.371 |    0.069 | 
     +--------------------------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin mult_x_1_clk_r_REG91_S1/CK 
Endpoint:   mult_x_1_clk_r_REG91_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG110_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.378
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG110_S1 | CK ^        |            |       |   0.010 |   -0.293 | 
     | mult_x_1_clk_r_REG110_S1 | CK ^ -> Q ^ | DFFHQX1TR  | 0.162 |   0.172 |   -0.131 | 
     | U256                     | B ^ -> S ^  | CMPR32X2TR | 0.175 |   0.347 |    0.044 | 
     | U248                     | B ^ -> Y v  | NOR2X1TR   | 0.031 |   0.378 |    0.075 | 
     | mult_x_1_clk_r_REG91_S1  | D v         | DFFHQX1TR  | 0.000 |   0.378 |    0.075 | 
     +----------------------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin mult_x_1_clk_r_REG106_S1/CK 
Endpoint:   mult_x_1_clk_r_REG106_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG76_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.381
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG76_S1  | CK ^        |           |       |  -0.001 |   -0.304 | 
     | mult_x_1_clk_r_REG76_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.171 |   0.170 |   -0.133 | 
     | U175                     | B ^ -> Y v  | NOR2X1TR  | 0.063 |   0.233 |   -0.070 | 
     | U170                     | A v -> Y ^  | INVX2TR   | 0.037 |   0.270 |   -0.033 | 
     | U164                     | B ^ -> Y v  | NAND2X1TR | 0.042 |   0.312 |    0.009 | 
     | U258                     | A0 v -> Y ^ | AOI21X1TR | 0.069 |   0.381 |    0.078 | 
     | mult_x_1_clk_r_REG106_S1 | D ^         | DFFHQX1TR | 0.000 |   0.381 |    0.078 | 
     +---------------------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin mult_x_1_clk_r_REG133_S1/CK 
Endpoint:   mult_x_1_clk_r_REG133_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.067
  Arrival Time                  0.372
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1  | CK ^        |           |       |   0.000 |   -0.304 | 
     | mult_x_1_clk_r_REG69_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.177 |   0.177 |   -0.127 | 
     | U381                     | B ^ -> Y v  | NOR2X1TR  | 0.067 |   0.244 |   -0.060 | 
     | U124                     | A v -> Y ^  | XOR2X1TR  | 0.082 |   0.326 |    0.022 | 
     | U100                     | A ^ -> Y v  | XOR2X1TR  | 0.046 |   0.372 |    0.067 | 
     | mult_x_1_clk_r_REG133_S1 | D v         | DFFHQX1TR | 0.000 |   0.372 |    0.067 | 
     +---------------------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin mult_x_1_clk_r_REG117_S1/CK 
Endpoint:   mult_x_1_clk_r_REG117_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG65_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.068
  Arrival Time                  0.372
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG65_S1  | CK ^        |           |       |   0.001 |   -0.303 | 
     | mult_x_1_clk_r_REG65_S1  | CK ^ -> Q v | DFFHQX2TR | 0.149 |   0.150 |   -0.154 | 
     | U206                     | A v -> Y ^  | INVX4TR   | 0.075 |   0.225 |   -0.079 | 
     | U111                     | A ^ -> Y v  | NOR2X1TR  | 0.047 |   0.272 |   -0.032 | 
     | U103                     | CI v -> S v | ADDFX1TR  | 0.100 |   0.372 |    0.068 | 
     | mult_x_1_clk_r_REG117_S1 | D v         | DFFHQX1TR | 0.000 |   0.372 |    0.068 | 
     +---------------------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin clk_r_REG7_S6/CK 
Endpoint:   clk_r_REG7_S6/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG25_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.385
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG25_S4 | CK ^        |          |       |   0.009 |   -0.295 | 
     | clk_r_REG25_S4 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.271 |   -0.033 | 
     | U317           | B ^ -> Y v  | XOR2X1TR | 0.059 |   0.330 |    0.026 | 
     | U318           | A v -> Y ^  | XOR2X1TR | 0.055 |   0.385 |    0.081 | 
     | clk_r_REG7_S6  | D ^         | DFFSX2TR | 0.000 |   0.385 |    0.081 | 
     +----------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin mult_x_1_clk_r_REG122_S1/CK 
Endpoint:   mult_x_1_clk_r_REG122_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG74_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.070
  Arrival Time                  0.375
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG74_S1  | CK ^        |           |       |  -0.001 |   -0.306 | 
     | mult_x_1_clk_r_REG74_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.170 |   0.169 |   -0.136 | 
     | U113                     | B ^ -> Y v  | NOR2X1TR  | 0.051 |   0.220 |   -0.086 | 
     | U352                     | B v -> CO v | ADDFX2TR  | 0.155 |   0.375 |    0.069 | 
     | mult_x_1_clk_r_REG122_S1 | D v         | DFFHQX1TR | 0.000 |   0.375 |    0.070 | 
     +---------------------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin mult_x_1_clk_r_REG102_S1/CK 
Endpoint:   mult_x_1_clk_r_REG102_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG110_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.381
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG110_S1 | CK ^        |            |       |   0.010 |   -0.297 | 
     | mult_x_1_clk_r_REG110_S1 | CK ^ -> Q ^ | DFFHQX1TR  | 0.162 |   0.172 |   -0.135 | 
     | U256                     | B ^ -> S ^  | CMPR32X2TR | 0.175 |   0.347 |    0.040 | 
     | U193                     | B ^ -> Y v  | NAND2X1TR  | 0.034 |   0.381 |    0.074 | 
     | mult_x_1_clk_r_REG102_S1 | D v         | DFFHQX1TR  | 0.000 |   0.381 |    0.074 | 
     +----------------------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin mult_x_1_clk_r_REG135_S1/CK 
Endpoint:   mult_x_1_clk_r_REG135_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG82_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.068
  Arrival Time                  0.375
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG82_S1  | CK ^        |           |       |   0.001 |   -0.306 | 
     | mult_x_1_clk_r_REG82_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.182 |   0.183 |   -0.124 | 
     | U384                     | B ^ -> Y v  | NOR2X1TR  | 0.063 |   0.246 |   -0.061 | 
     | U125                     | A v -> Y ^  | XOR2X1TR  | 0.068 |   0.314 |    0.007 | 
     | U102                     | B ^ -> Y v  | XOR2X1TR  | 0.061 |   0.375 |    0.068 | 
     | mult_x_1_clk_r_REG135_S1 | D v         | DFFHQX1TR | 0.000 |   0.375 |    0.068 | 
     +---------------------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin mult_x_1_clk_r_REG116_S1/CK 
Endpoint:   mult_x_1_clk_r_REG116_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG71_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.385
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG71_S1  | CK ^        |           |       |   0.001 |   -0.307 | 
     | mult_x_1_clk_r_REG71_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.175 |   0.176 |   -0.132 | 
     | U140                     | A ^ -> Y v  | NOR2X1TR  | 0.059 |   0.234 |   -0.073 | 
     | U215                     | B v -> Y ^  | XOR2X1TR  | 0.098 |   0.333 |    0.025 | 
     | U214                     | A ^ -> Y v  | XOR2X1TR  | 0.052 |   0.385 |    0.078 | 
     | mult_x_1_clk_r_REG116_S1 | D v         | DFFHQX8TR | 0.000 |   0.385 |    0.078 | 
     +---------------------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin mult_x_1_clk_r_REG95_S1/CK 
Endpoint:   mult_x_1_clk_r_REG95_S1/D  (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG130_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.394
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                          |              |            |       |  Time   |   Time   | 
     |--------------------------+--------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG130_S1 | CK ^         |            |       |   0.008 |   -0.299 | 
     | mult_x_1_clk_r_REG130_S1 | CK ^ -> Q ^  | DFFHQX1TR  | 0.170 |   0.178 |   -0.129 | 
     | U295                     | CI ^ -> CO ^ | ADDFHX2TR  | 0.101 |   0.279 |   -0.028 | 
     | U296                     | B ^ -> Y v   | NAND2X1TR  | 0.056 |   0.335 |    0.028 | 
     | U245                     | B v -> Y ^   | NAND2BX1TR | 0.059 |   0.394 |    0.087 | 
     | mult_x_1_clk_r_REG95_S1  | D ^          | DFFQX1TR   | 0.000 |   0.394 |    0.087 | 
     +-----------------------------------------------------------------------------------+ 
Path 140: MET Early External Delay Assertion 
Endpoint:   signature[9]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG15_S14/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.312
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +--------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                |          |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG15_S14 | CK ^           |          |       |   0.010 |   -0.301 | 
     | clk_r_REG15_S14 | CK ^ -> Q ^    | DFFSX2TR | 0.301 |   0.312 |    0.000 | 
     |                 | signature[9] ^ |          | 0.000 |   0.312 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin mult_x_1_R_7_clk_r_REG118_S1/CK 
Endpoint:   mult_x_1_R_7_clk_r_REG118_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG71_S1/Q      (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.396
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG71_S1      | CK ^        |           |       |   0.001 |   -0.314 | 
     | mult_x_1_clk_r_REG71_S1      | CK ^ -> Q v | DFFHQX4TR | 0.156 |   0.157 |   -0.158 | 
     | U197                         | A v -> Y ^  | INVX2TR   | 0.045 |   0.202 |   -0.113 | 
     | U118                         | B ^ -> Y ^  | AND2X1TR  | 0.108 |   0.310 |   -0.005 | 
     | U352                         | CI ^ -> S ^ | ADDFX2TR  | 0.086 |   0.396 |    0.081 | 
     | mult_x_1_R_7_clk_r_REG118_S1 | D ^         | DFFHQX1TR | 0.000 |   0.396 |    0.081 | 
     +-------------------------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin mult_x_1_clk_r_REG130_S1/CK 
Endpoint:   mult_x_1_clk_r_REG130_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG71_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.396
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG71_S1  | CK ^        |           |       |   0.001 |   -0.315 | 
     | mult_x_1_clk_r_REG71_S1  | CK ^ -> Q v | DFFHQX4TR | 0.156 |   0.157 |   -0.159 | 
     | U112                     | A v -> Y ^  | NOR2X1TR  | 0.089 |   0.245 |   -0.070 | 
     | U104                     | A ^ -> S ^  | ADDFX2TR  | 0.150 |   0.396 |    0.080 | 
     | mult_x_1_clk_r_REG130_S1 | D ^         | DFFHQX1TR | 0.000 |   0.396 |    0.080 | 
     +---------------------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin R_11_clk_r_REG38_S3/CK 
Endpoint:   R_11_clk_r_REG38_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: R_12_clk_r_REG32_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.067
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.358
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | R_12_clk_r_REG32_S2 | CK ^        |           |       |   0.008 |   -0.308 | 
     | R_12_clk_r_REG32_S2 | CK ^ -> Q v | DFFQX1TR  | 0.349 |   0.357 |    0.041 | 
     | R_11_clk_r_REG38_S3 | D v         | DFFHQX1TR | 0.000 |   0.358 |    0.041 | 
     +----------------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin mult_x_1_R_5_clk_r_REG118_S1/CK 
Endpoint:   mult_x_1_R_5_clk_r_REG118_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG72_S1/Q      (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.397
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG72_S1      | CK ^         |           |       |   0.001 |   -0.316 | 
     | mult_x_1_clk_r_REG72_S1      | CK ^ -> Q v  | DFFHQX2TR | 0.187 |   0.188 |   -0.129 | 
     | U323                         | A v -> Y ^   | NOR2X1TR  | 0.097 |   0.284 |   -0.033 | 
     | U336                         | CI ^ -> CO ^ | ADDFHX2TR | 0.113 |   0.397 |    0.080 | 
     | mult_x_1_R_5_clk_r_REG118_S1 | D ^          | DFFHQX1TR | 0.000 |   0.397 |    0.080 | 
     +--------------------------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin mult_x_1_clk_r_REG90_S1/CK 
Endpoint:   mult_x_1_clk_r_REG90_S1/D  (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG110_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.397
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG110_S1 | CK ^        |            |       |   0.010 |   -0.308 | 
     | mult_x_1_clk_r_REG110_S1 | CK ^ -> Q v | DFFHQX1TR  | 0.159 |   0.168 |   -0.150 | 
     | U256                     | B v -> CO v | CMPR32X2TR | 0.172 |   0.340 |    0.022 | 
     | U354                     | A v -> Y ^  | NAND2X1TR  | 0.057 |   0.397 |    0.079 | 
     | mult_x_1_clk_r_REG90_S1  | D ^         | DFFHQX1TR  | 0.000 |   0.397 |    0.079 | 
     +----------------------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin mult_x_1_clk_r_REG100_S1/CK 
Endpoint:   mult_x_1_clk_r_REG100_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG116_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.392
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG116_S1 | CK ^        |           |       |   0.009 |   -0.309 | 
     | mult_x_1_clk_r_REG116_S1 | CK ^ -> Q ^ | DFFHQX8TR | 0.128 |   0.138 |   -0.181 | 
     | U357                     | A ^ -> CO ^ | ADDFX2TR  | 0.223 |   0.361 |    0.042 | 
     | U190                     | A ^ -> Y v  | NAND2X1TR | 0.032 |   0.392 |    0.074 | 
     | mult_x_1_clk_r_REG100_S1 | D v         | DFFHQX1TR | 0.000 |   0.392 |    0.074 | 
     +---------------------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin clk_r_REG19_S17/CK 
Endpoint:   clk_r_REG19_S17/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG46_S4/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.415
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                 |             |             |       |  Time   |   Time   | 
     |-----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG46_S4  | CK ^        |             |       |   0.009 |   -0.309 | 
     | clk_r_REG46_S4  | CK ^ -> Q ^ | DFFHQX1TR   | 0.142 |   0.152 |   -0.167 | 
     | U251            | A ^ -> Y ^  | AND2X2TR    | 0.065 |   0.217 |   -0.101 | 
     | U148            | A ^ -> Y ^  | CLKAND2X2TR | 0.084 |   0.301 |   -0.017 | 
     | U253            | A ^ -> Y ^  | AND2X2TR    | 0.068 |   0.369 |    0.051 | 
     | U342            | B ^ -> Y v  | XOR2X1TR    | 0.046 |   0.415 |    0.096 | 
     | clk_r_REG19_S17 | D v         | DFFSX2TR    | 0.000 |   0.415 |    0.096 | 
     +--------------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin mult_x_1_clk_r_REG104_S1/CK 
Endpoint:   mult_x_1_clk_r_REG104_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG124_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.388
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG124_S1 | CK ^        |           |       |   0.007 |   -0.312 | 
     | mult_x_1_clk_r_REG124_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.130 |   0.137 |   -0.182 | 
     | U359                     | A ^ -> Y ^  | XOR2X1TR  | 0.085 |   0.222 |   -0.097 | 
     | U361                     | A ^ -> Y v  | NAND2X1TR | 0.067 |   0.289 |   -0.030 | 
     | U362                     | B0 v -> Y ^ | OAI21X1TR | 0.060 |   0.349 |    0.030 | 
     | U282                     | B0 ^ -> Y v | AOI21X1TR | 0.039 |   0.388 |    0.069 | 
     | mult_x_1_clk_r_REG104_S1 | D v         | DFFHQX1TR | 0.000 |   0.388 |    0.069 | 
     +---------------------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin mult_x_1_clk_r_REG109_S1/CK 
Endpoint:   mult_x_1_clk_r_REG109_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG77_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.427
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG77_S1  | CK ^        |           |       |  -0.001 |   -0.320 | 
     | mult_x_1_clk_r_REG77_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.175 |   0.174 |   -0.145 | 
     | U117                     | B ^ -> Y v  | NOR2BX1TR | 0.065 |   0.239 |   -0.080 | 
     | U268                     | A v -> CO v | ADDFHX2TR | 0.188 |   0.427 |    0.108 | 
     | mult_x_1_clk_r_REG109_S1 | D v         | DFFQX1TR  | 0.000 |   0.427 |    0.108 | 
     +---------------------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin mult_x_1_clk_r_REG92_S1/CK 
Endpoint:   mult_x_1_clk_r_REG92_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG116_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.393
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG116_S1 | CK ^        |           |       |   0.009 |   -0.312 | 
     | mult_x_1_clk_r_REG116_S1 | CK ^ -> Q ^ | DFFHQX8TR | 0.128 |   0.138 |   -0.184 | 
     | U357                     | A ^ -> CO ^ | ADDFX2TR  | 0.223 |   0.361 |    0.039 | 
     | U241                     | B ^ -> Y v  | NOR2X1TR  | 0.032 |   0.393 |    0.071 | 
     | mult_x_1_clk_r_REG92_S1  | D v         | DFFHQX2TR | 0.000 |   0.393 |    0.071 | 
     +---------------------------------------------------------------------------------+ 
Path 151: MET Early External Delay Assertion 
Endpoint:   signature[10]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG16_S15/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.322
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG16_S15 | CK ^            |          |       |   0.010 |   -0.311 | 
     | clk_r_REG16_S15 | CK ^ -> Q ^     | DFFSX1TR | 0.311 |   0.322 |   -0.000 | 
     |                 | signature[10] ^ |          | 0.000 |   0.322 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin clk_r_REG35_S3/CK 
Endpoint:   clk_r_REG35_S3/D           (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG103_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.432
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG103_S1 | CK ^        |           |       |   0.007 |   -0.315 | 
     | mult_x_1_clk_r_REG103_S1 | CK ^ -> Q v | DFFHQX4TR | 0.132 |   0.140 |   -0.183 | 
     | U291                     | A v -> Y ^  | INVX2TR   | 0.027 |   0.167 |   -0.156 | 
     | U297                     | B0 ^ -> Y ^ | AO21X1TR  | 0.079 |   0.246 |   -0.077 | 
     | U192                     | A ^ -> Y v  | XOR2X1TR  | 0.034 |   0.280 |   -0.042 | 
     | U299                     | A v -> Y v  | AND2X2TR  | 0.078 |   0.359 |    0.036 | 
     | U273                     | A v -> Y v  | AND2X2TR  | 0.073 |   0.432 |    0.109 | 
     | clk_r_REG35_S3           | D v         | DFFQX1TR  | 0.000 |   0.432 |    0.109 | 
     +---------------------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin mult_x_1_clk_r_REG121_S1/CK 
Endpoint:   mult_x_1_clk_r_REG121_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG101_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.432
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG101_S1 | CK ^        |            |       |  -0.002 |   -0.327 | 
     | mult_x_1_clk_r_REG101_S1 | CK ^ -> Q ^ | DFFHQX1TR  | 0.196 |   0.194 |   -0.131 | 
     | U290                     | A ^ -> CO ^ | CMPR22X2TR | 0.100 |   0.294 |   -0.031 | 
     | U269                     | A ^ -> S v  | ADDFHX2TR  | 0.138 |   0.432 |    0.107 | 
     | mult_x_1_clk_r_REG121_S1 | D v         | DFFQX1TR   | 0.000 |   0.432 |    0.107 | 
     +----------------------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin mult_x_1_clk_r_REG110_S1/CK 
Endpoint:   mult_x_1_clk_r_REG110_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG77_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.410
  Slack Time                    0.327
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG77_S1  | CK ^        |           |       |  -0.001 |   -0.328 | 
     | mult_x_1_clk_r_REG77_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.175 |   0.174 |   -0.153 | 
     | U117                     | B ^ -> Y v  | NOR2BX1TR | 0.065 |   0.239 |   -0.088 | 
     | U268                     | A v -> S ^  | ADDFHX2TR | 0.171 |   0.410 |    0.083 | 
     | mult_x_1_clk_r_REG110_S1 | D ^         | DFFHQX1TR | 0.000 |   0.410 |    0.083 | 
     +---------------------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin mult_x_1_clk_r_REG101_S1/CK 
Endpoint:   mult_x_1_clk_r_REG101_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S1/QN          (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.001
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.067
  Arrival Time                  0.395
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG54_S1           | CK ^         |           |       |  -0.000 |   -0.328 | 
     | clk_r_REG54_S1           | CK ^ -> QN v | DFFSX2TR  | 0.341 |   0.341 |    0.013 | 
     | U389                     | A v -> Y ^   | NOR2X1TR  | 0.054 |   0.395 |    0.067 | 
     | mult_x_1_clk_r_REG101_S1 | D ^          | DFFHQX1TR | 0.000 |   0.395 |    0.067 | 
     +----------------------------------------------------------------------------------+ 
Path 156: MET Hold Check with Pin mult_x_1_clk_r_REG83_S1/CK 
Endpoint:   mult_x_1_clk_r_REG83_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG130_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.436
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG130_S1 | CK ^        |           |       |   0.008 |   -0.320 | 
     | mult_x_1_clk_r_REG130_S1 | CK ^ -> Q ^ | DFFHQX1TR | 0.170 |   0.178 |   -0.150 | 
     | U295                     | CI ^ -> S ^ | ADDFHX2TR | 0.109 |   0.287 |   -0.041 | 
     | U150                     | A ^ -> Y v  | NAND2X1TR | 0.056 |   0.343 |    0.015 | 
     | U143                     | B v -> Y ^  | NAND2X2TR | 0.069 |   0.412 |    0.084 | 
     | U145                     | A ^ -> Y v  | INVX1TR   | 0.024 |   0.436 |    0.108 | 
     | mult_x_1_clk_r_REG83_S1  | D v         | DFFQX1TR  | 0.000 |   0.436 |    0.108 | 
     +---------------------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin clk_r_REG46_S4/CK 
Endpoint:   clk_r_REG46_S4/D          (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG90_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.414
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                         |             |            |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG90_S1 | CK ^        |            |       |   0.009 |   -0.322 | 
     | mult_x_1_clk_r_REG90_S1 | CK ^ -> Q v | DFFHQX1TR  | 0.189 |   0.198 |   -0.133 | 
     | U198                    | A v -> Y ^  | CLKINVX2TR | 0.045 |   0.243 |   -0.089 | 
     | U218                    | B0 ^ -> Y v | AOI21X1TR  | 0.030 |   0.273 |   -0.059 | 
     | U236                    | A v -> Y ^  | XOR2X1TR   | 0.065 |   0.337 |    0.006 | 
     | U235                    | A ^ -> Y ^  | AND2X2TR   | 0.077 |   0.414 |    0.083 | 
     | clk_r_REG46_S4          | D ^         | DFFHQX1TR  | 0.000 |   0.414 |    0.083 | 
     +---------------------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin mult_x_1_clk_r_REG125_S1/CK 
Endpoint:   mult_x_1_clk_r_REG125_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG71_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.411
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG71_S1  | CK ^        |            |       |   0.001 |   -0.331 | 
     | mult_x_1_clk_r_REG71_S1  | CK ^ -> Q v | DFFHQX4TR  | 0.156 |   0.157 |   -0.175 | 
     | U337                     | A v -> Y ^  | NOR2X1TR   | 0.089 |   0.246 |   -0.086 | 
     | U181                     | B ^ -> S ^  | CMPR32X2TR | 0.165 |   0.411 |    0.079 | 
     | mult_x_1_clk_r_REG125_S1 | D ^         | DFFHQX1TR  | 0.000 |   0.411 |    0.079 | 
     +----------------------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin mult_x_1_clk_r_REG127_S1/CK 
Endpoint:   mult_x_1_clk_r_REG127_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG74_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.416
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG74_S1  | CK ^        |           |       |  -0.001 |   -0.338 | 
     | mult_x_1_clk_r_REG74_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.170 |   0.169 |   -0.168 | 
     | U270                     | B ^ -> Y v  | NOR2X1TR  | 0.056 |   0.226 |   -0.112 | 
     | U289                     | A v -> S ^  | ADDFHX1TR | 0.191 |   0.416 |    0.079 | 
     | mult_x_1_clk_r_REG127_S1 | D ^         | DFFHQX1TR | 0.000 |   0.416 |    0.079 | 
     +---------------------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin clk_r_REG22_S20/CK 
Endpoint:   clk_r_REG22_S20/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG21_S19/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.046
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.064
  Arrival Time                  0.410
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG21_S19 | CK ^        |          |       |   0.010 |   -0.336 | 
     | clk_r_REG21_S19 | CK ^ -> Q v | DFFSX2TR | 0.399 |   0.409 |    0.064 | 
     | clk_r_REG22_S20 | D v         | DFFRX1TR | 0.000 |   0.410 |    0.064 | 
     +-----------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin clk_r_REG37_S3/CK 
Endpoint:   clk_r_REG37_S3/D           (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG105_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.455
  Slack Time                    0.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG105_S1 | CK ^        |           |       |   0.009 |   -0.339 | 
     | mult_x_1_clk_r_REG105_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.258 |   0.267 |   -0.081 | 
     | U147                     | A ^ -> Y v  | XNOR2X1TR | 0.037 |   0.304 |   -0.044 | 
     | U120                     | A v -> Y v  | AND2X2TR  | 0.077 |   0.381 |    0.033 | 
     | U272                     | A v -> Y v  | AND2X2TR  | 0.074 |   0.455 |    0.107 | 
     | clk_r_REG37_S3           | D v         | DFFQX1TR  | 0.000 |   0.455 |    0.107 | 
     +---------------------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin mult_x_1_clk_r_REG129_S1/CK 
Endpoint:   mult_x_1_clk_r_REG129_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG66_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.068
  Arrival Time                  0.420
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG66_S1  | CK ^        |           |       |  -0.000 |   -0.352 | 
     | mult_x_1_clk_r_REG66_S1  | CK ^ -> Q v | DFFHQX4TR | 0.142 |   0.142 |   -0.210 | 
     | U168                     | A v -> Y ^  | INVX4TR   | 0.070 |   0.212 |   -0.140 | 
     | U271                     | B ^ -> Y v  | NOR2X1TR  | 0.051 |   0.263 |   -0.089 | 
     | U104                     | B v -> CO v | ADDFX2TR  | 0.157 |   0.420 |    0.068 | 
     | mult_x_1_clk_r_REG129_S1 | D v         | DFFHQX1TR | 0.000 |   0.420 |    0.068 | 
     +---------------------------------------------------------------------------------+ 
Path 163: MET Early External Delay Assertion 
Endpoint:   signature[12]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG18_S16/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.352
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG18_S16 | CK ^            |          |       |   0.010 |   -0.342 | 
     | clk_r_REG18_S16 | CK ^ -> Q ^     | DFFSX2TR | 0.250 |   0.260 |   -0.092 | 
     | U341            | B ^ -> Y v      | XOR2X1TR | 0.092 |   0.352 |   -0.000 | 
     |                 | signature[12] v |          | 0.000 |   0.352 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin clk_r_REG23_S2/CK 
Endpoint:   clk_r_REG23_S2/D          (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG78_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.443
  Slack Time                    0.354
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG78_S1 | CK ^        |           |       |   0.001 |   -0.353 | 
     | mult_x_1_clk_r_REG78_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.164 |   0.165 |   -0.188 | 
     | U334                    | B ^ -> Y v  | NOR2X1TR  | 0.054 |   0.219 |   -0.134 | 
     | U163                    | A v -> Y ^  | NAND2X1TR | 0.075 |   0.294 |   -0.060 | 
     | U423                    | B ^ -> Y ^  | AND2X2TR  | 0.085 |   0.379 |    0.025 | 
     | U424                    | A ^ -> Y ^  | AND2X2TR  | 0.064 |   0.443 |    0.089 | 
     | clk_r_REG23_S2          | D ^         | DFFQX1TR  | 0.000 |   0.443 |    0.089 | 
     +--------------------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin mult_x_1_R_1_clk_r_REG112_S1/CK 
Endpoint:   mult_x_1_R_1_clk_r_REG112_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG65_S1/Q      (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.442
  Slack Time                    0.355
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG65_S1      | CK ^         |           |       |   0.001 |   -0.354 | 
     | mult_x_1_clk_r_REG65_S1      | CK ^ -> Q ^  | DFFHQX2TR | 0.154 |   0.155 |   -0.200 | 
     | U206                         | A ^ -> Y v   | INVX4TR   | 0.048 |   0.202 |   -0.152 | 
     | U111                         | A v -> Y ^   | NOR2X1TR  | 0.088 |   0.290 |   -0.065 | 
     | U103                         | CI ^ -> CO ^ | ADDFX1TR  | 0.152 |   0.442 |    0.088 | 
     | mult_x_1_R_1_clk_r_REG112_S1 | D ^          | DFFHQX2TR | 0.000 |   0.442 |    0.088 | 
     +--------------------------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin mult_x_1_clk_r_REG120_S1/CK 
Endpoint:   mult_x_1_clk_r_REG120_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.464
  Slack Time                    0.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1  | CK ^        |            |       |  -0.001 |   -0.359 | 
     | mult_x_1_clk_r_REG81_S1  | CK ^ -> Q ^ | DFFHQX8TR  | 0.148 |   0.147 |   -0.210 | 
     | U155                     | B ^ -> Y v  | NOR2X2TR   | 0.037 |   0.184 |   -0.174 | 
     | U290                     | B v -> CO v | CMPR22X2TR | 0.093 |   0.277 |   -0.081 | 
     | U269                     | A v -> CO v | ADDFHX2TR  | 0.187 |   0.464 |    0.106 | 
     | mult_x_1_clk_r_REG120_S1 | D v         | DFFQX1TR   | 0.000 |   0.464 |    0.106 | 
     +----------------------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin clk_r_REG48_S4/CK 
Endpoint:   clk_r_REG48_S4/D          (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG90_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.470
  Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                         |             |             |       |  Time   |   Time   | 
     |-------------------------+-------------+-------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG90_S1 | CK ^        |             |       |   0.009 |   -0.352 | 
     | mult_x_1_clk_r_REG90_S1 | CK ^ -> Q ^ | DFFHQX1TR   | 0.206 |   0.216 |   -0.146 | 
     | U315                    | A0 ^ -> Y v | OAI21X2TR   | 0.054 |   0.270 |   -0.092 | 
     | U413                    | A0 v -> Y ^ | AOI21X1TR   | 0.082 |   0.352 |   -0.010 | 
     | U222                    | B0 ^ -> Y v | OAI2BB1X1TR | 0.040 |   0.392 |    0.031 | 
     | U414                    | A v -> Y v  | AND2X2TR    | 0.077 |   0.470 |    0.108 | 
     | clk_r_REG48_S4          | D v         | DFFQX1TR    | 0.000 |   0.470 |    0.108 | 
     +----------------------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin clk_r_REG47_S4/CK 
Endpoint:   clk_r_REG47_S4/D          (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG90_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.111
  Arrival Time                  0.475
  Slack Time                    0.364
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG90_S1 | CK ^        |           |       |   0.009 |   -0.354 | 
     | mult_x_1_clk_r_REG90_S1 | CK ^ -> Q v | DFFHQX1TR | 0.189 |   0.198 |   -0.165 | 
     | U315                    | A0 v -> Y ^ | OAI21X2TR | 0.103 |   0.301 |   -0.062 | 
     | U219                    | B0 ^ -> Y v | AOI21X1TR | 0.041 |   0.342 |   -0.021 | 
     | U126                    | A v -> Y ^  | XOR2X2TR  | 0.059 |   0.401 |    0.038 | 
     | U92                     | A ^ -> Y ^  | AND2X2TR  | 0.074 |   0.475 |    0.111 | 
     | clk_r_REG47_S4          | D ^         | DFFHQX8TR | 0.000 |   0.475 |    0.111 | 
     +--------------------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin mult_x_1_clk_r_REG124_S1/CK 
Endpoint:   mult_x_1_clk_r_REG124_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.467
  Slack Time                    0.364
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1  | CK ^         |           |       |   0.000 |   -0.364 | 
     | mult_x_1_clk_r_REG69_S1  | CK ^ -> Q v  | DFFHQX4TR | 0.158 |   0.158 |   -0.206 | 
     | U127                     | B v -> Y ^   | NOR2X1TR  | 0.105 |   0.263 |   -0.101 | 
     | U324                     | CI ^ -> CO ^ | ADDFHX2TR | 0.113 |   0.376 |    0.012 | 
     | U325                     | CI ^ -> S ^  | ADDFHX2TR | 0.091 |   0.467 |    0.103 | 
     | mult_x_1_clk_r_REG124_S1 | D ^          | DFFHQX4TR | 0.000 |   0.467 |    0.103 | 
     +----------------------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin mult_x_1_clk_r_REG126_S1/CK 
Endpoint:   mult_x_1_clk_r_REG126_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG74_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.437
  Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG74_S1  | CK ^        |           |       |  -0.001 |   -0.366 | 
     | mult_x_1_clk_r_REG74_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.170 |   0.169 |   -0.196 | 
     | U270                     | B ^ -> Y v  | NOR2X1TR  | 0.056 |   0.226 |   -0.139 | 
     | U289                     | A v -> CO v | ADDFHX1TR | 0.211 |   0.437 |    0.072 | 
     | mult_x_1_clk_r_REG126_S1 | D v         | DFFHQX1TR | 0.000 |   0.437 |    0.072 | 
     +---------------------------------------------------------------------------------+ 
Path 171: MET Early External Delay Assertion 
Endpoint:   signature[15]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG21_S19/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.373
  Slack Time                    0.373
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG21_S19 | CK ^            |          |       |   0.010 |   -0.363 | 
     | clk_r_REG21_S19 | CK ^ -> Q ^     | DFFSX2TR | 0.363 |   0.373 |   -0.001 | 
     |                 | signature[15] ^ |          | 0.001 |   0.373 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin clk_r_REG26_S2/CK 
Endpoint:   clk_r_REG26_S2/D          (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG76_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.486
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG76_S1 | CK ^        |           |       |  -0.001 |   -0.380 | 
     | mult_x_1_clk_r_REG76_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.171 |   0.170 |   -0.209 | 
     | U175                    | B ^ -> Y v  | NOR2X1TR  | 0.063 |   0.233 |   -0.146 | 
     | U170                    | A v -> Y ^  | INVX2TR   | 0.037 |   0.270 |   -0.109 | 
     | U164                    | B ^ -> Y v  | NAND2X1TR | 0.042 |   0.312 |   -0.067 | 
     | U333                    | A v -> Y ^  | NAND2X1TR | 0.064 |   0.376 |   -0.003 | 
     | U288                    | A ^ -> Y v  | XNOR2X2TR | 0.034 |   0.409 |    0.030 | 
     | U335                    | A v -> Y v  | AND2X2TR  | 0.076 |   0.486 |    0.107 | 
     | clk_r_REG26_S2          | D v         | DFFQX1TR  | 0.000 |   0.486 |    0.107 | 
     +--------------------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin mult_x_1_clk_r_REG123_S1/CK 
Endpoint:   mult_x_1_clk_r_REG123_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.017
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.470
  Slack Time                    0.380
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1  | CK ^         |           |       |   0.000 |   -0.379 | 
     | mult_x_1_clk_r_REG69_S1  | CK ^ -> Q v  | DFFHQX4TR | 0.158 |   0.158 |   -0.222 | 
     | U127                     | B v -> Y ^   | NOR2X1TR  | 0.105 |   0.263 |   -0.116 | 
     | U324                     | CI ^ -> CO ^ | ADDFHX2TR | 0.113 |   0.376 |   -0.003 | 
     | U325                     | CI ^ -> CO ^ | ADDFHX2TR | 0.093 |   0.469 |    0.090 | 
     | mult_x_1_clk_r_REG123_S1 | D ^          | DFFHQX2TR | 0.000 |   0.470 |    0.090 | 
     +----------------------------------------------------------------------------------+ 
Path 174: MET Removal Check with Pin clk_r_REG16_S15/CK 
Endpoint:   clk_r_REG16_S15/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.188
  Arrival Time                  0.618
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.308 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.167 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.003 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.187 | 
     | clk_r_REG16_S15     | SN ^       | DFFSX1TR   | 0.001 |   0.618 |    0.188 | 
     +----------------------------------------------------------------------------+ 
Path 175: MET Removal Check with Pin clk_r_REG15_S14/CK 
Endpoint:   clk_r_REG15_S14/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.188
  Arrival Time                  0.618
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.308 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.167 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.003 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.187 | 
     | clk_r_REG15_S14     | SN ^       | DFFSX2TR   | 0.001 |   0.618 |    0.188 | 
     +----------------------------------------------------------------------------+ 
Path 176: MET Removal Check with Pin clk_r_REG17_S15/CK 
Endpoint:   clk_r_REG17_S15/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.188
  Arrival Time                  0.618
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.309 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.168 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.002 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.187 | 
     | clk_r_REG17_S15     | SN ^       | DFFSX2TR   | 0.001 |   0.618 |    0.188 | 
     +----------------------------------------------------------------------------+ 
Path 177: MET Removal Check with Pin clk_r_REG10_S9/CK 
Endpoint:   clk_r_REG10_S9/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.187
  Arrival Time                  0.617
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.309 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.168 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.002 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.187 | 
     | clk_r_REG10_S9      | SN ^       | DFFSX2TR   | 0.000 |   0.617 |    0.187 | 
     +----------------------------------------------------------------------------+ 
Path 178: MET Removal Check with Pin clk_r_REG18_S16/CK 
Endpoint:   clk_r_REG18_S16/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.188
  Arrival Time                  0.618
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.309 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.168 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.002 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.187 | 
     | clk_r_REG18_S16     | SN ^       | DFFSX2TR   | 0.001 |   0.618 |    0.188 | 
     +----------------------------------------------------------------------------+ 
Path 179: MET Removal Check with Pin clk_r_REG11_S10/CK 
Endpoint:   clk_r_REG11_S10/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.187
  Arrival Time                  0.617
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.309 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.168 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.002 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.186 | 
     | clk_r_REG11_S10     | SN ^       | DFFSX2TR   | 0.000 |   0.617 |    0.187 | 
     +----------------------------------------------------------------------------+ 
Path 180: MET Removal Check with Pin clk_r_REG12_S11/CK 
Endpoint:   clk_r_REG12_S11/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.186
  Arrival Time                  0.617
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.310 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.169 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.001 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.186 | 
     | clk_r_REG12_S11     | SN ^       | DFFSX2TR   | 0.001 |   0.617 |    0.186 | 
     +----------------------------------------------------------------------------+ 
Path 181: MET Removal Check with Pin clk_r_REG13_S12/CK 
Endpoint:   clk_r_REG13_S12/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.186
  Arrival Time                  0.617
  Slack Time                    0.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.311 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.170 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.000 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.185 | 
     | clk_r_REG13_S12     | SN ^       | DFFSX2TR   | 0.001 |   0.617 |    0.186 | 
     +----------------------------------------------------------------------------+ 
Path 182: MET Removal Check with Pin clk_r_REG14_S13/CK 
Endpoint:   clk_r_REG14_S13/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Removal                       0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.186
  Arrival Time                  0.617
  Slack Time                    0.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.311 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.170 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.000 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.185 | 
     | clk_r_REG14_S13     | SN ^       | DFFSX2TR   | 0.001 |   0.617 |    0.186 | 
     +----------------------------------------------------------------------------+ 
Path 183: MET Removal Check with Pin clk_r_REG60_S1/CK 
Endpoint:   clk_r_REG60_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Removal                      -0.110
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                -0.009
  Arrival Time                  0.435
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.323 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.182 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |   -0.012 | 
     | clk_r_REG60_S1      | RN ^       | DFFRX1TR   | 0.003 |   0.435 |   -0.009 | 
     +----------------------------------------------------------------------------+ 
Path 184: MET Removal Check with Pin clk_r_REG57_S1/CK 
Endpoint:   clk_r_REG57_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Removal                      -0.110
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                -0.008
  Arrival Time                  0.435
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.323 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.182 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |   -0.012 | 
     | clk_r_REG57_S1      | RN ^       | DFFRX1TR   | 0.003 |   0.435 |   -0.008 | 
     +----------------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin R_10_clk_r_REG31_S1/CK 
Endpoint:   R_10_clk_r_REG31_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.617
  Slack Time                    0.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |   -0.423 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |   -0.282 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |   -0.112 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.073 | 
     | R_10_clk_r_REG31_S1 | D ^        | DFFQX4TR   | 0.001 |   0.617 |    0.074 | 
     +----------------------------------------------------------------------------+ 

