<stg><name>A_IO_L2_in_boundary_x1</name>


<trans_list>

<trans id="368" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14679" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14679" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="2" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="5" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14679" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14679" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="10" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="14" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14679" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14679" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="15" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="19" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="23" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="25" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="26" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x152, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x18, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x152, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x18, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="512" op_0_bw="64">
<![CDATA[
:4 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="512" op_0_bw="64">
<![CDATA[
:5 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="64">
<![CDATA[
:6 %data_split_V_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_36"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="64">
<![CDATA[
:7 %data_split_V_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_35"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="64">
<![CDATA[
:8 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln14667 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14667"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln14668 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14668"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %data_split_V_35_addr = getelementptr i256 %data_split_V_35, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_35_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %data_split_V_35_addr_1 = getelementptr i256 %data_split_V_35, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_35_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %data_split_V_36_addr = getelementptr i256 %data_split_V_36, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_36_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %data_split_V_36_addr_1 = getelementptr i256 %data_split_V_36, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_36_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:15 %br_ln14678 = br void

]]></Node>
<StgValue><ssdm name="br_ln14678"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten159 = phi i12 0, void, i12 %add_ln890_281, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="indvar_flatten159"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten145 = phi i11 0, void, i11 %select_ln890_334, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="indvar_flatten145"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_33 = phi i1 0, void, i1 %arb, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="arb_33"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %c2_V = phi i8 0, void, i8 %c2_V_83, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln890_281 = add i12 %indvar_flatten159, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_281"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i12 %indvar_flatten159, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split62, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_1_A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split62:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split62:2 %icmp_ln890336 = icmp_eq  i11 %indvar_flatten145, i11 768

]]></Node>
<StgValue><ssdm name="icmp_ln890336"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:3 %or_ln14678 = or i1 %icmp_ln890336, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln14678"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:4 %xor_ln14678 = xor i1 %icmp_ln890336, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14678"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:5 %and_ln14678 = and i1 %arb_33, i1 %xor_ln14678

]]></Node>
<StgValue><ssdm name="and_ln14678"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split62:6 %icmp_ln14680 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln14680"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:7 %and_ln14678_1 = and i1 %icmp_ln14680, i1 %xor_ln14678

]]></Node>
<StgValue><ssdm name="and_ln14678_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:9 %or_ln14679 = or i1 %and_ln14678_1, i1 %or_ln14678

]]></Node>
<StgValue><ssdm name="or_ln14679"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:10 %xor_ln14679 = xor i1 %icmp_ln14680, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14679"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:11 %or_ln14679_1 = or i1 %icmp_ln890336, i1 %xor_ln14679

]]></Node>
<StgValue><ssdm name="or_ln14679_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:12 %and_ln14679 = and i1 %and_ln14678, i1 %or_ln14679_1

]]></Node>
<StgValue><ssdm name="and_ln14679"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:13 %specloopname_ln14680 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1198

]]></Node>
<StgValue><ssdm name="specloopname_ln14680"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split62:14 %br_ln14684 = br i1 %and_ln14679, void %.preheader9.preheader.preheader, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14684"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14679" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader.preheader:0 %br_ln14690 = br void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln14690"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln14740 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln14740"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln14797 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14797"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader9.preheader:0 %indvar_flatten13 = phi i10 %add_ln890_270, void %.preheader9, i10 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader9.preheader:1 %c4_V_89 = phi i5 %select_ln890_316, void %.preheader9, i5 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V_89"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader9.preheader:2 %indvar_flatten = phi i7 %select_ln890_319, void %.preheader9, i7 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader9.preheader:3 %c5_V_126 = phi i2 %select_ln890_318, void %.preheader9, i2 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_126"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader9.preheader:4 %c6_V_139 = phi i5 %add_ln691_1505, void %.preheader9, i5 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_139"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9.preheader:5 %add_ln890_270 = add i10 %indvar_flatten13, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_270"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9.preheader:6 %icmp_ln890_1502 = icmp_eq  i10 %indvar_flatten13, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1502"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.preheader:7 %br_ln890 = br i1 %icmp_ln890_1502, void %.preheader9, void %.loopexit1108

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:0 %add_ln691_1503 = add i5 %c4_V_89, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1503"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9:3 %icmp_ln890_1505 = icmp_eq  i7 %indvar_flatten, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1505"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader9:4 %select_ln890_315 = select i1 %icmp_ln890_1505, i2 0, i2 %c5_V_126

]]></Node>
<StgValue><ssdm name="select_ln890_315"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader9:5 %select_ln890_316 = select i1 %icmp_ln890_1505, i5 %add_ln691_1503, i5 %c4_V_89

]]></Node>
<StgValue><ssdm name="select_ln890_316"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:6 %shl_ln14700 = shl i5 %select_ln890_316, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14700"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:7 %xor_ln890_2 = xor i1 %icmp_ln890_1505, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:8 %icmp_ln890_1506 = icmp_eq  i5 %c6_V_139, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1506"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:9 %and_ln890_3 = and i1 %icmp_ln890_1506, i1 %xor_ln890_2

]]></Node>
<StgValue><ssdm name="and_ln890_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:10 %add_ln691_1504 = add i2 %select_ln890_315, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1504"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:12 %or_ln890_1 = or i1 %and_ln890_3, i1 %icmp_ln890_1505

]]></Node>
<StgValue><ssdm name="or_ln890_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader9:13 %select_ln890_317 = select i1 %or_ln890_1, i5 0, i5 %c6_V_139

]]></Node>
<StgValue><ssdm name="select_ln890_317"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader9:14 %select_ln890_318 = select i1 %and_ln890_3, i2 %add_ln691_1504, i2 %select_ln890_315

]]></Node>
<StgValue><ssdm name="select_ln890_318"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="2">
<![CDATA[
.preheader9:15 %zext_ln14700 = zext i2 %select_ln890_318

]]></Node>
<StgValue><ssdm name="zext_ln14700"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:16 %add_ln14700 = add i5 %shl_ln14700, i5 %zext_ln14700

]]></Node>
<StgValue><ssdm name="add_ln14700"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9:27 %add_ln890_269 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890_269"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader9:28 %select_ln890_319 = select i1 %icmp_ln890_1505, i7 1, i7 %add_ln890_269

]]></Node>
<StgValue><ssdm name="select_ln890_319"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_5_A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader9:17 %tmp_905_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14700, i4 0

]]></Node>
<StgValue><ssdm name="tmp_905_cast"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="5">
<![CDATA[
.preheader9:18 %zext_ln14700_1 = zext i5 %select_ln890_317

]]></Node>
<StgValue><ssdm name="zext_ln14700_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:19 %add_ln14700_1 = add i9 %tmp_905_cast, i9 %zext_ln14700_1

]]></Node>
<StgValue><ssdm name="add_ln14700_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:20 %zext_ln14700_2 = zext i9 %add_ln14700_1

]]></Node>
<StgValue><ssdm name="zext_ln14700_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:21 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14700_2

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader9:22 %specpipeline_ln14693 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln14693"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:23 %specloopname_ln14693 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1763

]]></Node>
<StgValue><ssdm name="specloopname_ln14693"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader9:24 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:25 %store_ln14700 = store i512 %tmp, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln14700"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:26 %add_ln691_1505 = add i5 %select_ln890_317, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1505"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader9:29 %br_ln0 = br void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1108:0 %br_ln14709 = br i1 %or_ln14679, void %.loopexit1110, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14709"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.preheader:0 %br_ln14710 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln14710"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader7.preheader:0 %indvar_flatten64 = phi i14 %add_ln890_279, void %.preheader7, i14 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten64"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7.preheader:1 %c5_V_128 = phi i2 %select_ln890_329, void %.preheader7, i2 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_128"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader7.preheader:2 %indvar_flatten34 = phi i14 %select_ln890_333, void %.preheader7, i14 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader7.preheader:3 %c6_V_141 = phi i6 %select_ln890_331, void %.preheader7, i6 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_141"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader7.preheader:4 %indvar_flatten21 = phi i9 %select_ln890_332, void %.preheader7, i9 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7.preheader:5 %c8_V_18 = phi i5 %add_ln691_1513, void %.preheader7, i5 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_18"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader7.preheader:6 %add_ln890_279 = add i14 %indvar_flatten64, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_279"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7.preheader:7 %div_i_i13 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_141, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i13"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="6">
<![CDATA[
.preheader7.preheader:8 %empty = trunc i6 %c6_V_141

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader7.preheader:9 %icmp_ln890_1508 = icmp_eq  i14 %indvar_flatten64, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1508"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:10 %br_ln890 = br i1 %icmp_ln890_1508, void %.preheader7, void %.loopexit1110.loopexit389

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:0 %add_ln691_1511 = add i2 %c5_V_128, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1511"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader7:3 %icmp_ln890_1512 = icmp_eq  i14 %indvar_flatten34, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1512"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7:4 %select_ln890_328 = select i1 %icmp_ln890_1512, i6 0, i6 %c6_V_141

]]></Node>
<StgValue><ssdm name="select_ln890_328"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7:5 %select_ln890_329 = select i1 %icmp_ln890_1512, i2 %add_ln691_1511, i2 %c5_V_128

]]></Node>
<StgValue><ssdm name="select_ln890_329"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:7 %select_ln890_330 = select i1 %icmp_ln890_1512, i4 0, i4 %div_i_i13

]]></Node>
<StgValue><ssdm name="select_ln890_330"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:8 %xor_ln890_7 = xor i1 %icmp_ln890_1512, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_7"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:9 %and_ln890_10 = and i1 %empty, i1 %xor_ln890_7

]]></Node>
<StgValue><ssdm name="and_ln890_10"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:10 %xor_ln890_4 = xor i1 %icmp_ln890_1512, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_4"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:11 %icmp_ln890_1513 = icmp_eq  i5 %c8_V_18, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1513"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:12 %and_ln890_6 = and i1 %icmp_ln890_1513, i1 %xor_ln890_4

]]></Node>
<StgValue><ssdm name="and_ln890_6"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:13 %icmp_ln890_1514 = icmp_eq  i9 %indvar_flatten21, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1514"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:14 %and_ln890_7 = and i1 %icmp_ln890_1514, i1 %xor_ln890_4

]]></Node>
<StgValue><ssdm name="and_ln890_7"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7:15 %add_ln691_1512 = add i6 %select_ln890_328, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1512"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:17 %div_i_i579_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1512, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i579_mid1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:18 %select_ln14711 = select i1 %and_ln890_7, i4 %div_i_i579_mid1, i4 %select_ln890_330

]]></Node>
<StgValue><ssdm name="select_ln14711"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="6">
<![CDATA[
.preheader7:19 %empty_2674 = trunc i6 %add_ln691_1512

]]></Node>
<StgValue><ssdm name="empty_2674"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader7:20 %select_ln14711_1 = select i1 %and_ln890_7, i1 %empty_2674, i1 %and_ln890_10

]]></Node>
<StgValue><ssdm name="select_ln14711_1"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:22 %xor_ln14711 = xor i1 %icmp_ln890_1514, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14711"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:23 %or_ln14711 = or i1 %icmp_ln890_1512, i1 %xor_ln14711

]]></Node>
<StgValue><ssdm name="or_ln14711"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:24 %and_ln14711 = and i1 %and_ln890_6, i1 %or_ln14711

]]></Node>
<StgValue><ssdm name="and_ln14711"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7:25 %select_ln890_331 = select i1 %and_ln890_7, i6 %add_ln691_1512, i6 %select_ln890_328

]]></Node>
<StgValue><ssdm name="select_ln890_331"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:27 %or_ln14713 = or i1 %and_ln14711, i1 %and_ln890_7

]]></Node>
<StgValue><ssdm name="or_ln14713"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:28 %or_ln14713_1 = or i1 %or_ln14713, i1 %icmp_ln890_1512

]]></Node>
<StgValue><ssdm name="or_ln14713_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader7:29 %select_ln14713 = select i1 %or_ln14713_1, i5 0, i5 %c8_V_18

]]></Node>
<StgValue><ssdm name="select_ln14713"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:46 %add_ln890_277 = add i9 %indvar_flatten21, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_277"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:47 %or_ln890_4 = or i1 %and_ln890_7, i1 %icmp_ln890_1512

]]></Node>
<StgValue><ssdm name="or_ln890_4"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader7:48 %select_ln890_332 = select i1 %or_ln890_4, i9 1, i9 %add_ln890_277

]]></Node>
<StgValue><ssdm name="select_ln890_332"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader7:49 %add_ln890_278 = add i14 %indvar_flatten34, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_278"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader7:50 %select_ln890_333 = select i1 %icmp_ln890_1512, i14 1, i14 %add_ln890_278

]]></Node>
<StgValue><ssdm name="select_ln890_333"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="2">
<![CDATA[
.preheader7:6 %zext_ln14721 = zext i2 %select_ln890_329

]]></Node>
<StgValue><ssdm name="zext_ln14721"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:30 %shl_ln14721 = shl i5 %select_ln14713, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14721"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:31 %add_ln14721 = add i5 %shl_ln14721, i5 %zext_ln14721

]]></Node>
<StgValue><ssdm name="add_ln14721"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader7:32 %or_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14721, i4 %select_ln14711

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:33 %zext_ln14721_1 = zext i9 %or_ln2

]]></Node>
<StgValue><ssdm name="zext_ln14721_1"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:34 %local_A_ping_V_addr_2 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14721_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_2"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:37 %in_data_V_28 = load i9 %local_A_ping_V_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_28"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:45 %add_ln691_1513 = add i5 %select_ln14713, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1513"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:37 %in_data_V_28 = load i9 %local_A_ping_V_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_28"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:38 %trunc_ln674_87 = trunc i512 %in_data_V_28

]]></Node>
<StgValue><ssdm name="trunc_ln674_87"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader7:39 %store_ln14723 = store i256 %trunc_ln674_87, i1 %data_split_V_36_addr

]]></Node>
<StgValue><ssdm name="store_ln14723"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:40 %p_Result_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_28, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader7:41 %store_ln14723 = store i256 %p_Result_1, i1 %data_split_V_36_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14723"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="1">
<![CDATA[
.preheader7:21 %zext_ln14711 = zext i1 %select_ln14711_1

]]></Node>
<StgValue><ssdm name="zext_ln14711"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:42 %data_split_V_36_addr_2 = getelementptr i256 %data_split_V_36, i64 0, i64 %zext_ln14711

]]></Node>
<StgValue><ssdm name="data_split_V_36_addr_2"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:43 %data_split_V_36_load = load i1 %data_split_V_36_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_36_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_8_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_9_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7:35 %specpipeline_ln14715 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln14715"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:36 %specloopname_ln14715 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1199

]]></Node>
<StgValue><ssdm name="specloopname_ln14715"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:43 %data_split_V_36_load = load i1 %data_split_V_36_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_36_load"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader7:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %data_split_V_36_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.preheader7:51 %br_ln0 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln14679" val="0"/>
<literal name="or_ln14679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110.loopexit389:0 %br_ln0 = br void %.loopexit1110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln14679" val="1"/>
<literal name="or_ln14679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110.loopexit:0 %br_ln0 = br void %.loopexit1110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1110:0 %arb = xor i1 %and_ln14679, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit1110:1 %add_ln691_1514 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln691_1514"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1110:2 %or_ln691 = or i1 %and_ln14678_1, i1 %icmp_ln890336

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit1110:3 %c2_V_83 = select i1 %or_ln691, i8 1, i8 %add_ln691_1514

]]></Node>
<StgValue><ssdm name="c2_V_83"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit1110:4 %add_ln890_280 = add i11 %indvar_flatten145, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_280"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit1110:5 %select_ln890_334 = select i1 %icmp_ln890336, i11 1, i11 %add_ln890_280

]]></Node>
<StgValue><ssdm name="select_ln890_334"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten86 = phi i10 %add_ln890_268, void %.preheader6, i10 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten86"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6.preheader:1 %c4_V = phi i5 %select_ln890_311, void %.preheader6, i5 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader6.preheader:2 %indvar_flatten72 = phi i7 %select_ln890_314, void %.preheader6, i7 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten72"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader6.preheader:3 %c5_V_125 = phi i2 %select_ln890_313, void %.preheader6, i2 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_125"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6.preheader:4 %c6_V_138 = phi i5 %add_ln691_1502, void %.preheader6, i5 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_138"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:5 %add_ln890_268 = add i10 %indvar_flatten86, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_268"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:6 %icmp_ln890_1501 = icmp_eq  i10 %indvar_flatten86, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1501"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:7 %br_ln890 = br i1 %icmp_ln890_1501, void %.preheader6, void %.loopexit1109

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:0 %add_ln691_1500 = add i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1500"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:3 %icmp_ln890_1503 = icmp_eq  i7 %indvar_flatten72, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1503"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader6:4 %select_ln890_310 = select i1 %icmp_ln890_1503, i2 0, i2 %c5_V_125

]]></Node>
<StgValue><ssdm name="select_ln890_310"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6:5 %select_ln890_311 = select i1 %icmp_ln890_1503, i5 %add_ln691_1500, i5 %c4_V

]]></Node>
<StgValue><ssdm name="select_ln890_311"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:6 %shl_ln14750 = shl i5 %select_ln890_311, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14750"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:7 %xor_ln890_1 = xor i1 %icmp_ln890_1503, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_1"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:8 %icmp_ln890_1504 = icmp_eq  i5 %c6_V_138, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1504"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:9 %and_ln890_2 = and i1 %icmp_ln890_1504, i1 %xor_ln890_1

]]></Node>
<StgValue><ssdm name="and_ln890_2"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:10 %add_ln691_1501 = add i2 %select_ln890_310, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1501"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:12 %or_ln890 = or i1 %and_ln890_2, i1 %icmp_ln890_1503

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6:13 %select_ln890_312 = select i1 %or_ln890, i5 0, i5 %c6_V_138

]]></Node>
<StgValue><ssdm name="select_ln890_312"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader6:14 %select_ln890_313 = select i1 %and_ln890_2, i2 %add_ln691_1501, i2 %select_ln890_310

]]></Node>
<StgValue><ssdm name="select_ln890_313"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="2">
<![CDATA[
.preheader6:15 %zext_ln14750 = zext i2 %select_ln890_313

]]></Node>
<StgValue><ssdm name="zext_ln14750"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:16 %add_ln14750 = add i5 %shl_ln14750, i5 %zext_ln14750

]]></Node>
<StgValue><ssdm name="add_ln14750"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:27 %add_ln890 = add i7 %indvar_flatten72, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1501" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader6:28 %select_ln890_314 = select i1 %icmp_ln890_1503, i7 1, i7 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_314"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_14_A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader6:17 %tmp_902_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14750, i4 0

]]></Node>
<StgValue><ssdm name="tmp_902_cast"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="5">
<![CDATA[
.preheader6:18 %zext_ln14750_1 = zext i5 %select_ln890_312

]]></Node>
<StgValue><ssdm name="zext_ln14750_1"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:19 %add_ln14750_1 = add i9 %tmp_902_cast, i9 %zext_ln14750_1

]]></Node>
<StgValue><ssdm name="add_ln14750_1"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:20 %zext_ln14750_2 = zext i9 %add_ln14750_1

]]></Node>
<StgValue><ssdm name="zext_ln14750_2"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:21 %local_A_ping_V_addr_1 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14750_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:22 %specpipeline_ln14743 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln14743"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:23 %specloopname_ln14743 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1203

]]></Node>
<StgValue><ssdm name="specloopname_ln14743"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader6:24 %tmp_738 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x18

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:25 %store_ln14750 = store i512 %tmp_738, i9 %local_A_ping_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14750"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:26 %add_ln691_1502 = add i5 %select_ln890_312, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1502"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:29 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1109:0 %br_ln14759 = br i1 %or_ln14679, void %.loopexit1110, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14759"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.preheader:0 %br_ln14760 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln14760"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader5.preheader:0 %indvar_flatten137 = phi i14 %add_ln890_276, void %.preheader5, i14 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten137"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5.preheader:1 %c5_V_127 = phi i2 %select_ln890_323, void %.preheader5, i2 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_127"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader5.preheader:2 %indvar_flatten107 = phi i14 %select_ln890_327, void %.preheader5, i14 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten107"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader5.preheader:3 %c6_V_140 = phi i6 %select_ln890_325, void %.preheader5, i6 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_140"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader5.preheader:4 %indvar_flatten94 = phi i9 %select_ln890_326, void %.preheader5, i9 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten94"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5.preheader:5 %c8_V_17 = phi i5 %add_ln691_1510, void %.preheader5, i5 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_17"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5.preheader:6 %add_ln890_276 = add i14 %indvar_flatten137, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_276"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:7 %div_i_i12 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_140, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i12"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="6">
<![CDATA[
.preheader5.preheader:8 %empty_2675 = trunc i6 %c6_V_140

]]></Node>
<StgValue><ssdm name="empty_2675"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5.preheader:9 %icmp_ln890_1507 = icmp_eq  i14 %indvar_flatten137, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1507"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.preheader:10 %br_ln890 = br i1 %icmp_ln890_1507, void %.preheader5, void %.loopexit1110.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:0 %add_ln691_1508 = add i2 %c5_V_127, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1508"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:3 %icmp_ln890_1509 = icmp_eq  i14 %indvar_flatten107, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1509"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:4 %select_ln890_322 = select i1 %icmp_ln890_1509, i6 0, i6 %c6_V_140

]]></Node>
<StgValue><ssdm name="select_ln890_322"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader5:5 %select_ln890_323 = select i1 %icmp_ln890_1509, i2 %add_ln691_1508, i2 %c5_V_127

]]></Node>
<StgValue><ssdm name="select_ln890_323"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:7 %select_ln890_324 = select i1 %icmp_ln890_1509, i4 0, i4 %div_i_i12

]]></Node>
<StgValue><ssdm name="select_ln890_324"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:8 %xor_ln890_6 = xor i1 %icmp_ln890_1509, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_6"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:9 %and_ln890_9 = and i1 %empty_2675, i1 %xor_ln890_6

]]></Node>
<StgValue><ssdm name="and_ln890_9"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:10 %xor_ln890_3 = xor i1 %icmp_ln890_1509, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_3"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:11 %icmp_ln890_1510 = icmp_eq  i5 %c8_V_17, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1510"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:12 %and_ln890_4 = and i1 %icmp_ln890_1510, i1 %xor_ln890_3

]]></Node>
<StgValue><ssdm name="and_ln890_4"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:13 %icmp_ln890_1511 = icmp_eq  i9 %indvar_flatten94, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1511"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:14 %and_ln890_5 = and i1 %icmp_ln890_1511, i1 %xor_ln890_3

]]></Node>
<StgValue><ssdm name="and_ln890_5"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:15 %add_ln691_1509 = add i6 %select_ln890_322, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1509"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:17 %div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1509, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i367_mid1"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:18 %select_ln14761 = select i1 %and_ln890_5, i4 %div_i_i367_mid1, i4 %select_ln890_324

]]></Node>
<StgValue><ssdm name="select_ln14761"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="6">
<![CDATA[
.preheader5:19 %empty_2676 = trunc i6 %add_ln691_1509

]]></Node>
<StgValue><ssdm name="empty_2676"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader5:20 %select_ln14761_1 = select i1 %and_ln890_5, i1 %empty_2676, i1 %and_ln890_9

]]></Node>
<StgValue><ssdm name="select_ln14761_1"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:22 %xor_ln14761 = xor i1 %icmp_ln890_1511, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14761"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:23 %or_ln14761 = or i1 %icmp_ln890_1509, i1 %xor_ln14761

]]></Node>
<StgValue><ssdm name="or_ln14761"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:24 %and_ln14761 = and i1 %and_ln890_4, i1 %or_ln14761

]]></Node>
<StgValue><ssdm name="and_ln14761"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:25 %select_ln890_325 = select i1 %and_ln890_5, i6 %add_ln691_1509, i6 %select_ln890_322

]]></Node>
<StgValue><ssdm name="select_ln890_325"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:27 %or_ln14763 = or i1 %and_ln14761, i1 %and_ln890_5

]]></Node>
<StgValue><ssdm name="or_ln14763"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:28 %or_ln14763_1 = or i1 %or_ln14763, i1 %icmp_ln890_1509

]]></Node>
<StgValue><ssdm name="or_ln14763_1"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5:29 %select_ln14763 = select i1 %or_ln14763_1, i5 0, i5 %c8_V_17

]]></Node>
<StgValue><ssdm name="select_ln14763"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:46 %add_ln890_274 = add i9 %indvar_flatten94, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_274"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:47 %or_ln890_3 = or i1 %and_ln890_5, i1 %icmp_ln890_1509

]]></Node>
<StgValue><ssdm name="or_ln890_3"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader5:48 %select_ln890_326 = select i1 %or_ln890_3, i9 1, i9 %add_ln890_274

]]></Node>
<StgValue><ssdm name="select_ln890_326"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:49 %add_ln890_275 = add i14 %indvar_flatten107, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_275"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader5:50 %select_ln890_327 = select i1 %icmp_ln890_1509, i14 1, i14 %add_ln890_275

]]></Node>
<StgValue><ssdm name="select_ln890_327"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="2">
<![CDATA[
.preheader5:6 %zext_ln14771 = zext i2 %select_ln890_323

]]></Node>
<StgValue><ssdm name="zext_ln14771"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:30 %shl_ln14771 = shl i5 %select_ln14763, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14771"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:31 %add_ln14771 = add i5 %shl_ln14771, i5 %zext_ln14771

]]></Node>
<StgValue><ssdm name="add_ln14771"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader5:32 %or_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14771, i4 %select_ln14761

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:33 %zext_ln14771_1 = zext i9 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln14771_1"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:34 %local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14771_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:37 %in_data_V_27 = load i9 %local_A_pong_V_addr_1

]]></Node>
<StgValue><ssdm name="in_data_V_27"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:45 %add_ln691_1510 = add i5 %select_ln14763, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1510"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="271" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:37 %in_data_V_27 = load i9 %local_A_pong_V_addr_1

]]></Node>
<StgValue><ssdm name="in_data_V_27"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:38 %trunc_ln674_86 = trunc i512 %in_data_V_27

]]></Node>
<StgValue><ssdm name="trunc_ln674_86"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader5:39 %store_ln14773 = store i256 %trunc_ln674_86, i1 %data_split_V_35_addr

]]></Node>
<StgValue><ssdm name="store_ln14773"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:40 %p_Result_4596_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_27, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4596_1"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader5:41 %store_ln14773 = store i256 %p_Result_4596_1, i1 %data_split_V_35_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14773"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="1">
<![CDATA[
.preheader5:21 %zext_ln14761 = zext i1 %select_ln14761_1

]]></Node>
<StgValue><ssdm name="zext_ln14761"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:42 %data_split_V_35_addr_2 = getelementptr i256 %data_split_V_35, i64 0, i64 %zext_ln14761

]]></Node>
<StgValue><ssdm name="data_split_V_35_addr_2"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:43 %data_split_V_35_load = load i1 %data_split_V_35_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_35_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_17_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_18_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:35 %specpipeline_ln14765 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln14765"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:36 %specloopname_ln14765 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1166

]]></Node>
<StgValue><ssdm name="specloopname_ln14765"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:43 %data_split_V_35_load = load i1 %data_split_V_35_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_35_load"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader5:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %data_split_V_35_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
.preheader5:51 %br_ln0 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten210 = phi i14 %add_ln890_273, void, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten210"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V = phi i2 %select_ln890_307, void, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten180 = phi i14 %select_ln890_321, void, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten180"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V = phi i6 %select_ln890_309, void, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %indvar_flatten167 = phi i9 %select_ln890_320, void, i9 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten167"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:5 %c8_V = phi i5 %add_ln691_1506, void, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:6 %add_ln890_273 = add i14 %indvar_flatten210, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_273"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:7 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:8 %empty_2677 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2677"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:9 %icmp_ln890_1497 = icmp_eq  i14 %indvar_flatten210, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1497"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:10 %br_ln890 = br i1 %icmp_ln890_1497, void %.preheader, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:0 %add_ln691 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:3 %icmp_ln890_1498 = icmp_eq  i14 %indvar_flatten180, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1498"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln890 = select i1 %icmp_ln890_1498, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:5 %select_ln890_307 = select i1 %icmp_ln890_1498, i2 %add_ln691, i2 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_307"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:7 %select_ln890_308 = select i1 %icmp_ln890_1498, i4 0, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="select_ln890_308"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %xor_ln890_5 = xor i1 %icmp_ln890_1498, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_5"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %and_ln890_8 = and i1 %empty_2677, i1 %xor_ln890_5

]]></Node>
<StgValue><ssdm name="and_ln890_8"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %xor_ln890 = xor i1 %icmp_ln890_1498, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:11 %icmp_ln890_1499 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1499"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %and_ln890 = and i1 %icmp_ln890_1499, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:13 %icmp_ln890_1500 = icmp_eq  i9 %indvar_flatten167, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1500"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %and_ln890_1 = and i1 %icmp_ln890_1500, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_1"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:15 %add_ln691_1499 = add i6 %select_ln890, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1499"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:17 %div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1499, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i203_mid1"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:18 %select_ln14798 = select i1 %and_ln890_1, i4 %div_i_i203_mid1, i4 %select_ln890_308

]]></Node>
<StgValue><ssdm name="select_ln14798"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="6">
<![CDATA[
.preheader:19 %empty_2678 = trunc i6 %add_ln691_1499

]]></Node>
<StgValue><ssdm name="empty_2678"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:20 %select_ln14798_1 = select i1 %and_ln890_1, i1 %empty_2678, i1 %and_ln890_8

]]></Node>
<StgValue><ssdm name="select_ln14798_1"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22 %xor_ln14798 = xor i1 %icmp_ln890_1500, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14798"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:23 %or_ln14798 = or i1 %icmp_ln890_1498, i1 %xor_ln14798

]]></Node>
<StgValue><ssdm name="or_ln14798"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:24 %and_ln14798 = and i1 %and_ln890, i1 %or_ln14798

]]></Node>
<StgValue><ssdm name="and_ln14798"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:25 %select_ln890_309 = select i1 %and_ln890_1, i6 %add_ln691_1499, i6 %select_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_309"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:27 %or_ln14800 = or i1 %and_ln14798, i1 %and_ln890_1

]]></Node>
<StgValue><ssdm name="or_ln14800"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:28 %or_ln14800_1 = or i1 %or_ln14800, i1 %icmp_ln890_1498

]]></Node>
<StgValue><ssdm name="or_ln14800_1"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:29 %select_ln14800 = select i1 %or_ln14800_1, i5 0, i5 %c8_V

]]></Node>
<StgValue><ssdm name="select_ln14800"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0">
<![CDATA[
.loopexit:0 %ret_ln14852 = ret

]]></Node>
<StgValue><ssdm name="ret_ln14852"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="2">
<![CDATA[
.preheader:6 %zext_ln14808 = zext i2 %select_ln890_307

]]></Node>
<StgValue><ssdm name="zext_ln14808"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:30 %shl_ln14808 = shl i5 %select_ln14800, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14808"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:31 %add_ln14808 = add i5 %shl_ln14808, i5 %zext_ln14808

]]></Node>
<StgValue><ssdm name="add_ln14808"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader:32 %or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14808, i4 %select_ln14798

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="9">
<![CDATA[
.preheader:33 %zext_ln14808_1 = zext i9 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln14808_1"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14808_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="512" op_0_bw="9">
<![CDATA[
.preheader:36 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_22_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_23_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="1">
<![CDATA[
.preheader:21 %zext_ln14798 = zext i1 %select_ln14798_1

]]></Node>
<StgValue><ssdm name="zext_ln14798"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:35 %specloopname_ln14802 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1204

]]></Node>
<StgValue><ssdm name="specloopname_ln14802"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="512" op_0_bw="9">
<![CDATA[
.preheader:36 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %data_split_V_addr170 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln14798

]]></Node>
<StgValue><ssdm name="data_split_V_addr170"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
.preheader:38 %br_ln14809 = br void

]]></Node>
<StgValue><ssdm name="br_ln14809"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i2 %add_ln691_1507, void %ifFalse, i2 0, void %.preheader

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %zext_ln1497, void %ifFalse, i512 %in_data_V, void %.preheader

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1507 = add i2 %n_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1507"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln14809 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln14809"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="2">
<![CDATA[
.split:0 %zext_ln878 = zext i2 %n_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="256" op_0_bw="512">
<![CDATA[
.split:3 %trunc_ln674 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %data_split_V_addr_353 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="data_split_V_addr_353"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split:5 %store_ln14810 = store i256 %trunc_ln674, i1 %data_split_V_addr_353

]]></Node>
<StgValue><ssdm name="store_ln14810"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:6 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:8 %icmp_ln878_69 = icmp_eq  i2 %add_ln691_1507, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_69"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:9 %br_ln878 = br i1 %icmp_ln878_69, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1205

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="512" op_0_bw="256">
<![CDATA[
.split:7 %zext_ln1497 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln878_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_load = load i1 %data_split_V_addr170

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="358" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_load = load i1 %data_split_V_addr170

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %data_split_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="361" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln691_1506 = add i5 %select_ln14800, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1506"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln890_271 = add i9 %indvar_flatten167, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_271"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln890_2 = or i1 %and_ln890_1, i1 %icmp_ln890_1498

]]></Node>
<StgValue><ssdm name="or_ln890_2"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:3 %select_ln890_320 = select i1 %or_ln890_2, i9 1, i9 %add_ln890_271

]]></Node>
<StgValue><ssdm name="select_ln890_320"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4 %add_ln890_272 = add i14 %indvar_flatten180, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_272"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:5 %select_ln890_321 = select i1 %icmp_ln890_1498, i14 1, i14 %add_ln890_272

]]></Node>
<StgValue><ssdm name="select_ln890_321"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
