{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 09:54:36 2018 " "Info: Processing started: Thu Apr 26 09:54:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7 Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] 200.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 200.0 MHz between source memory \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7\" and destination memory \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.894 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7 1 MEM M4K_X17_Y35 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y35; Fanout = 8; MEM Node = 'Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/gaqp/Documents/Projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.894 ns) 2.894 ns Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] 2 MEM M4K_X17_Y35 2 " "Info: 2: + IC(0.000 ns) + CELL(2.894 ns) = 2.894 ns; Loc. = M4K_X17_Y35; Fanout = 2; MEM Node = 'Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/gaqp/Documents/Projeto/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 100.00 % ) " "Info: Total cell delay = 2.894 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 {} Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns } { 0.000ns 2.894ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns - Smallest " "Info: - Smallest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.882 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 194 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 194; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.635 ns) 2.882 ns Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] 3 MEM M4K_X17_Y35 2 " "Info: 3: + IC(1.144 ns) + CELL(0.635 ns) = 2.882 ns; Loc. = M4K_X17_Y35; Fanout = 2; MEM Node = 'Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/gaqp/Documents/Projeto/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.624 ns ( 56.35 % ) " "Info: Total cell delay = 1.624 ns ( 56.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.258 ns ( 43.65 % ) " "Info: Total interconnect delay = 1.258 ns ( 43.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.114ns 1.144ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.908 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 194 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 194; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.661 ns) 2.908 ns Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X17_Y35 8 " "Info: 3: + IC(1.144 ns) + CELL(0.661 ns) = 2.908 ns; Loc. = M4K_X17_Y35; Fanout = 8; MEM Node = 'Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/gaqp/Documents/Projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 56.74 % ) " "Info: Total cell delay = 1.650 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.258 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.258 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.114ns 1.144ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.114ns 1.144ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.114ns 1.144ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/gaqp/Documents/Projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/gaqp/Documents/Projeto/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 {} Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns } { 0.000ns 2.894ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.114ns 1.144ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.114ns 1.144ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] {} } { 0.000ns } { 0.088ns } "" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/gaqp/Documents/Projeto/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:CONTROLE\|PCSource\[1\] reset clk -0.288 ns register " "Info: tsu for register \"Controle:CONTROLE\|PCSource\[1\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.288 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.591 ns + Longest pin register " "Info: + Longest pin to register delay is 2.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.660 ns) 2.591 ns Controle:CONTROLE\|PCSource\[1\] 2 REG LCFF_X1_Y33_N5 28 " "Info: 2: + IC(0.942 ns) + CELL(0.660 ns) = 2.591 ns; Loc. = LCFF_X1_Y33_N5; Fanout = 28; REG Node = 'Controle:CONTROLE\|PCSource\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { reset Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "Componentes do Projeto/Controle.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/Controle.sv" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 63.64 % ) " "Info: Total cell delay = 1.649 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 36.36 % ) " "Info: Total interconnect delay = 0.942 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { reset Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { reset {} reset~combout {} Controle:CONTROLE|PCSource[1] {} } { 0.000ns 0.000ns 0.942ns } { 0.000ns 0.989ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Controle.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/Controle.sv" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.843 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 194 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 194; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.537 ns) 2.843 ns Controle:CONTROLE\|PCSource\[1\] 3 REG LCFF_X1_Y33_N5 28 " "Info: 3: + IC(1.203 ns) + CELL(0.537 ns) = 2.843 ns; Loc. = LCFF_X1_Y33_N5; Fanout = 28; REG Node = 'Controle:CONTROLE\|PCSource\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { clk~clkctrl Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "Componentes do Projeto/Controle.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/Controle.sv" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.68 % ) " "Info: Total cell delay = 1.526 ns ( 53.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.317 ns ( 46.32 % ) " "Info: Total interconnect delay = 1.317 ns ( 46.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:CONTROLE|PCSource[1] {} } { 0.000ns 0.000ns 0.114ns 1.203ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { reset Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { reset {} reset~combout {} Controle:CONTROLE|PCSource[1] {} } { 0.000ns 0.000ns 0.942ns } { 0.000ns 0.989ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:CONTROLE|PCSource[1] {} } { 0.000ns 0.000ns 0.114ns 1.203ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ULA_O\[30\] Registrador:PC\|Saida\[6\] 12.263 ns register " "Info: tco from clock \"clk\" to destination pin \"ULA_O\[30\]\" through register \"Registrador:PC\|Saida\[6\]\" is 12.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.841 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 194 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 194; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.537 ns) 2.841 ns Registrador:PC\|Saida\[6\] 3 REG LCFF_X4_Y34_N27 11 " "Info: 3: + IC(1.201 ns) + CELL(0.537 ns) = 2.841 ns; Loc. = LCFF_X4_Y34_N27; Fanout = 11; REG Node = 'Registrador:PC\|Saida\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { clk~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.71 % ) " "Info: Total cell delay = 1.526 ns ( 53.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 46.29 % ) " "Info: Total interconnect delay = 1.315 ns ( 46.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[6] {} } { 0.000ns 0.000ns 0.114ns 1.201ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.172 ns + Longest register pin " "Info: + Longest register to pin delay is 9.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[6\] 1 REG LCFF_X4_Y34_N27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y34_N27; Fanout = 11; REG Node = 'Registrador:PC\|Saida\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[6] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.410 ns) 0.937 ns Ula32:ULA\|carry_temp\[11\]~2 2 COMB LCCOMB_X4_Y34_N20 1 " "Info: 2: + IC(0.527 ns) + CELL(0.410 ns) = 0.937 ns; Loc. = LCCOMB_X4_Y34_N20; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { Registrador:PC|Saida[6] Ula32:ULA|carry_temp[11]~2 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 1.459 ns Ula32:ULA\|carry_temp\[11\]~3 3 COMB LCCOMB_X4_Y34_N22 5 " "Info: 3: + IC(0.247 ns) + CELL(0.275 ns) = 1.459 ns; Loc. = LCCOMB_X4_Y34_N22; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Ula32:ULA|carry_temp[11]~2 Ula32:ULA|carry_temp[11]~3 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 1.865 ns Ula32:ULA\|carry_temp\[14\]~4 4 COMB LCCOMB_X4_Y34_N0 5 " "Info: 4: + IC(0.256 ns) + CELL(0.150 ns) = 1.865 ns; Loc. = LCCOMB_X4_Y34_N0; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.278 ns Ula32:ULA\|carry_temp\[17\]~5 5 COMB LCCOMB_X4_Y34_N10 5 " "Info: 5: + IC(0.263 ns) + CELL(0.150 ns) = 2.278 ns; Loc. = LCCOMB_X4_Y34_N10; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.685 ns Ula32:ULA\|carry_temp\[20\]~6 6 COMB LCCOMB_X4_Y34_N12 5 " "Info: 6: + IC(0.257 ns) + CELL(0.150 ns) = 2.685 ns; Loc. = LCCOMB_X4_Y34_N12; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 3.100 ns Ula32:ULA\|carry_temp\[23\]~7 7 COMB LCCOMB_X4_Y34_N30 5 " "Info: 7: + IC(0.265 ns) + CELL(0.150 ns) = 3.100 ns; Loc. = LCCOMB_X4_Y34_N30; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 3.517 ns Ula32:ULA\|carry_temp\[26\]~8 8 COMB LCCOMB_X4_Y34_N28 5 " "Info: 8: + IC(0.267 ns) + CELL(0.150 ns) = 3.517 ns; Loc. = LCCOMB_X4_Y34_N28; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.150 ns) 3.941 ns Ula32:ULA\|carry_temp\[29\]~9 9 COMB LCCOMB_X4_Y34_N6 2 " "Info: 9: + IC(0.274 ns) + CELL(0.150 ns) = 3.941 ns; Loc. = LCCOMB_X4_Y34_N6; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.345 ns Ula32:ULA\|soma_temp\[30\] 10 COMB LCCOMB_X4_Y34_N14 2 " "Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 4.345 ns; Loc. = LCCOMB_X4_Y34_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|soma_temp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(2.652 ns) 9.172 ns ULA_O\[30\] 11 PIN PIN_AC1 0 " "Info: 11: + IC(2.175 ns) + CELL(2.652 ns) = 9.172 ns; Loc. = PIN_AC1; Fanout = 0; PIN Node = 'ULA_O\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.827 ns" { Ula32:ULA|soma_temp[30] ULA_O[30] } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.387 ns ( 47.83 % ) " "Info: Total cell delay = 4.387 ns ( 47.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.785 ns ( 52.17 % ) " "Info: Total interconnect delay = 4.785 ns ( 52.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.172 ns" { Registrador:PC|Saida[6] Ula32:ULA|carry_temp[11]~2 Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] ULA_O[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.172 ns" { Registrador:PC|Saida[6] {} Ula32:ULA|carry_temp[11]~2 {} Ula32:ULA|carry_temp[11]~3 {} Ula32:ULA|carry_temp[14]~4 {} Ula32:ULA|carry_temp[17]~5 {} Ula32:ULA|carry_temp[20]~6 {} Ula32:ULA|carry_temp[23]~7 {} Ula32:ULA|carry_temp[26]~8 {} Ula32:ULA|carry_temp[29]~9 {} Ula32:ULA|soma_temp[30] {} ULA_O[30] {} } { 0.000ns 0.527ns 0.247ns 0.256ns 0.263ns 0.257ns 0.265ns 0.267ns 0.274ns 0.254ns 2.175ns } { 0.000ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl Registrador:PC|Saida[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[6] {} } { 0.000ns 0.000ns 0.114ns 1.201ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.172 ns" { Registrador:PC|Saida[6] Ula32:ULA|carry_temp[11]~2 Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] ULA_O[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.172 ns" { Registrador:PC|Saida[6] {} Ula32:ULA|carry_temp[11]~2 {} Ula32:ULA|carry_temp[11]~3 {} Ula32:ULA|carry_temp[14]~4 {} Ula32:ULA|carry_temp[17]~5 {} Ula32:ULA|carry_temp[20]~6 {} Ula32:ULA|carry_temp[23]~7 {} Ula32:ULA|carry_temp[26]~8 {} Ula32:ULA|carry_temp[29]~9 {} Ula32:ULA|soma_temp[30] {} ULA_O[30] {} } { 0.000ns 0.527ns 0.247ns 0.256ns 0.263ns 0.257ns 0.265ns 0.267ns 0.274ns 0.254ns 2.175ns } { 0.000ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:CONTROLE\|PCSource\[1\] reset clk 0.518 ns register " "Info: th for register \"Controle:CONTROLE\|PCSource\[1\]\" (data pin = \"reset\", clock pin = \"clk\") is 0.518 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.843 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 194 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 194; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.537 ns) 2.843 ns Controle:CONTROLE\|PCSource\[1\] 3 REG LCFF_X1_Y33_N5 28 " "Info: 3: + IC(1.203 ns) + CELL(0.537 ns) = 2.843 ns; Loc. = LCFF_X1_Y33_N5; Fanout = 28; REG Node = 'Controle:CONTROLE\|PCSource\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { clk~clkctrl Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "Componentes do Projeto/Controle.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/Controle.sv" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.68 % ) " "Info: Total cell delay = 1.526 ns ( 53.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.317 ns ( 46.32 % ) " "Info: Total interconnect delay = 1.317 ns ( 46.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:CONTROLE|PCSource[1] {} } { 0.000ns 0.000ns 0.114ns 1.203ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Componentes do Projeto/Controle.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/Controle.sv" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.591 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Mips.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.660 ns) 2.591 ns Controle:CONTROLE\|PCSource\[1\] 2 REG LCFF_X1_Y33_N5 28 " "Info: 2: + IC(0.942 ns) + CELL(0.660 ns) = 2.591 ns; Loc. = LCFF_X1_Y33_N5; Fanout = 28; REG Node = 'Controle:CONTROLE\|PCSource\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { reset Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "Componentes do Projeto/Controle.sv" "" { Text "C:/Users/gaqp/Documents/Projeto/Componentes do Projeto/Controle.sv" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 63.64 % ) " "Info: Total cell delay = 1.649 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 36.36 % ) " "Info: Total interconnect delay = 0.942 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { reset Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { reset {} reset~combout {} Controle:CONTROLE|PCSource[1] {} } { 0.000ns 0.000ns 0.942ns } { 0.000ns 0.989ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:CONTROLE|PCSource[1] {} } { 0.000ns 0.000ns 0.114ns 1.203ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { reset Controle:CONTROLE|PCSource[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { reset {} reset~combout {} Controle:CONTROLE|PCSource[1] {} } { 0.000ns 0.000ns 0.942ns } { 0.000ns 0.989ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 09:54:36 2018 " "Info: Processing ended: Thu Apr 26 09:54:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
