![Cover image for Digital Logic Testing and Simulation, 2nd Edition](https://imgdetail.ebookreading.net/cover/cover/security/EB9780471439950.jpg)

[Digital Logic Testing and Simulation, 2nd Edition](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_1.html "Digital Logic Testing and Simulation, 2nd Edition")
====================================================================================================================

Author : [Alexander Miczo](https://ebookreading.net/search/author/Alexander+Miczo)

Release Date : 2003/07/01

ISBN : 9780471439950

Topic : [Security](https://ebookreading.net/search/category/security)

Book Description
-----------------

Your road map for meeting today's digital testing challenges
Today, digital logic devices are common in products that impact public safety, including applications in transportation and human implants. Accurate testing has become more critical to reliability, safety, and the bottom line. Yet, as digital systems become more ubiquitous and complex, the challenge of testing them has become more difficult. As one development group designing a RISC stated, "the work required to . . . test a chip of this size approached the amount of effort required to design it." A valued reference for nearly two decades, Digital Logic Testing and Simulation has been significantly revised and updated for designers and test engineers who must meet this challenge.
There is no single solution to the testing problem. Organized in an easy-to-follow, sequential format, this Second Edition familiarizes the reader with the many different strategies for testing and their applications, and assesses the strengths and weaknesses of the various approaches. The book reviews the building blocks of a successful testing strategy and guides the reader on choosing the best solution for a particular application. Digital Logic Testing and Simulation, Second Edition covers such key topics as:
Binary Decision Diagrams (BDDs) and cycle-based simulation
Tester architectures/Standard Test Interface Language (STIL)
Practical algorithms written in a Hardware Design Language (HDL)
Fault tolerance
Behavioral Automatic Test Pattern Generation (ATPG)
The development of the Test Design Expert (TDX), the many obstacles encountered and lessons learned in creating this novel testing approach
Up-to-date and comprehensive, Digital Logic Testing and Simulation is an important resource for anyone charged with pinpointing faulty products and assuring quality, safety, and profitability.
              Your road map for meeting today's digital testing challenges
Today, digital logic devices are common in products that impact public safety, including applications in transportation and human implants. Accurate testing has become more critical to reliability, safety, and the bottom line. Yet, as digital systems become more ubiquitous and complex, the challenge of testing them has become more difficult. As one development group designing a RISC stated, "the work required to . . . test a chip of this size approached the amount of effort required to design it." A valued reference for nearly two decades, Digital Logic Testing and Simulation has been significantly revised and updated for designers and test engineers who must meet this challenge.
There is no single solution to the testing problem. Organized in an easy-to-follow, sequential format, this Second Edition familiarizes the reader with the many different strategies for testing and their applications, and assesses the strengths and weaknesses of the various approaches. The book reviews the building blocks of a successful testing strategy and guides the reader on choosing the best solution for a particular application. Digital Logic Testing and Simulation, Second Edition covers such key topics as:
Binary Decision Diagrams (BDDs) and cycle-based simulation
Tester architectures/Standard Test Interface Language (STIL)
Practical algorithms written in a Hardware Design Language (HDL)
Fault tolerance
Behavioral Automatic Test Pattern Generation (ATPG)
The development of the Test Design Expert (TDX), the many obstacles encountered and lessons learned in creating this novel testing approach
Up-to-date and comprehensive, Digital Logic Testing and Simulation is an important resource for anyone charged with pinpointing faulty products and assuring quality, safety, and profitability.
              
Table of Contents
-----------------

1. [Cover Page](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_1.html)
1. [Title Page](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_2.html)
1. [Copyright](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_3.html)
1. [Contents](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_4.html)
1. [PREFACE](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_5.html#pre)
    1. [THE ROADMAP](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_5.html#pre-sec001)
    1. [PART I](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_5.html#pre-sec002)
    1. [PART II](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_5.html#pre-sec003)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_5.html#pre-sec004)
1. [CHAPTER 1: Introduction](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01)
    1. [1.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec001)
    1. [1.2 QUALITY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec002)
    1. [1.3 THE TEST](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec003)
    1. [1.4 THE DESIGN PROCESS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec004)
    1. [1.5 DESIGN AUTOMATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec005)
    1. [1.6 ESTIMATING YIELD](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec006)
    1. [1.7 MEASURING TEST EFFECTIVENESS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec007)
    1. [1.8 THE ECONOMICS OF TEST](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec008)
    1. [1.9 CASE STUDIES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec009)
    1. [1.10 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec012)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec013)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_6.html#chap01-sec014)
1. [CHAPTER 2: Simulation](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02)
    1. [2.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec001)
    1. [2.2 BACKGROUND](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec002)
    1. [2.3 THE SIMULATION HIERARCHY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec003)
    1. [2.4 THE LOGIC SYMBOLS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec004)
    1. [2.5 SEQUENTIAL CIRCUIT BEHAVIOR](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec005)
    1. [2.6 THE COMPILED SIMULATOR](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec006)
    1. [2.7 EVENT-DRIVEN SIMULATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec012)
    1. [2.8 MULTIPLE-VALUED SIMULATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec016)
    1. [2.9 IMPLEMENTING THE NOMINAL-DELAY SIMULATOR](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec017)
    1. [2.10 SWITCH-LEVEL SIMULATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec023)
    1. [2.11 BINARY DECISION DIAGRAMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec024)
    1. [2.12 CYCLE SIMULATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec028)
    1. [2.13 TIMING VERIFICATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec029)
    1. [2.14 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec032)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec033)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_7.html#chap02-sec034)
1. [CHAPTER 3: Fault Simulation](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03)
    1. [3.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec001)
    1. [3.2 APPROACHES TO TESTING](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec002)
    1. [3.3 ANALYSIS OF A FAULTED CIRCUIT](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec003)
    1. [3.4 THE STUCK-AT FAULT MODEL](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec007)
    1. [3.5 THE FAULT SIMULATOR: AN OVERVIEW](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec013)
    1. [3.6 PARALLEL FAULT PROCESSING](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec014)
    1. [3.7 CONCURRENT FAULT SIMULATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec018)
    1. [3.8 DELAY FAULT SIMULATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec022)
    1. [3.9 DIFFERENTIAL FAULT SIMULATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec023)
    1. [3.10 DEDUCTIVE FAULT SIMULATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec024)
    1. [3.11 STATISTICAL FAULT ANALYSIS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec025)
    1. [3.12 FAULT SIMULATION PERFORMANCE](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec026)
    1. [3.13 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec027)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec028)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_8.html#chap03-sec029)
1. [CHAPTER 4: Automatic Test Pattern Generation](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04)
    1. [4.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec001)
    1. [4.2 THE SENSITIZED PATH](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec002)
    1. [4.3 THE D-ALGORITHM](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec005)
    1. [4.4 TESTDETECT](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec011)
    1. [4.5 THE SUBSCRIPTED D-ALGORITHM](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec012)
    1. [4.6 PODEM](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec013)
    1. [4.7 FAN](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec014)
    1. [4.8 SOCRATES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec015)
    1. [4.9 THE CRITICAL PATH](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec016)
    1. [4.10 CRITICAL PATH TRACING](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec017)
    1. [4.11 BOOLEAN DIFFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec018)
    1. [4.12 BOOLEAN SATISFIABILITY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec019)
    1. [4.13 USING BDDs FOR ATPG](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec020)
    1. [4.14 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec023)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec024)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_9.html#chap04-sec025)
1. [CHAPTER 5: Sequential Logic Test](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_10.html#chap05)
    1. [5.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_10.html#chap05-sec001)
    1. [5.2 TEST PROBLEMS CAUSED BY SEQUENTIAL LOGIC](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_10.html#chap05-sec002)
    1. [5.3 SEQUENTIAL TEST METHODS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_10.html#chap05-sec005)
    1. [5.4 SEQUENTIAL LOGIC TEST COMPLEXITY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_10.html#chap05-sec012)
    1. [5.5 EXPERIMENTS WITH SEQUENTIAL MACHINES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_10.html#chap05-sec016)
    1. [5.6 A THEORETICAL LIMIT ON SEQUENTIAL TESTABILITY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_10.html#chap05-sec017)
    1. [5.7 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_10.html#chap05-sec018)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_10.html#chap05-sec019)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_10.html#chap05-sec020)
1. [CHAPTER 6: Automatic Test Equipment](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06)
    1. [6.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec001)
    1. [6.2 BASIC TESTER ARCHITECTURES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec002)
    1. [6.3 THE STANDARD TEST INTERFACE LANGUAGE](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec005)
    1. [6.4 USING THE TESTER](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec006)
    1. [6.5 THE ELECTRON BEAM PROBE](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec007)
    1. [6.6 MANUFACTURING TEST](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec008)
    1. [6.7 DEVELOPING A BOARD TEST STRATEGY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec009)
    1. [6.8 THE IN-CIRCUIT TESTER](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec010)
    1. [6.9 THE PCB TESTER](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec011)
    1. [6.10 THE TEST PLAN](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec015)
    1. [6.11 VISUAL INSPECTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec016)
    1. [6.12 TEST COST](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec017)
    1. [6.13 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec018)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec019)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_11.html#chap06-sec020)
1. [CHAPTER 7: Developing a Test Strategy](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07)
    1. [7.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec001)
    1. [7.2 THE TEST TRIAD](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec002)
    1. [7.3 OVERVIEW OF THE DESIGN AND TEST PROCESS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec003)
    1. [7.4 A TESTBENCH](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec004)
    1. [7.5 FAULT MODELING](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec007)
    1. [7.6 TECHNOLOGY-RELATED FAULTS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec014)
    1. [7.7 THE FAULT SIMULATOR](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec018)
    1. [7.8 BEHAVIORAL FAULT MODELING](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec030)
    1. [7.9 THE TEST PATTERN GENERATOR](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec037)
    1. [7.10 MISCELLANEOUS CONSIDERATIONS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec045)
    1. [7.11 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec049)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec050)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_12.html#chap07-sec051)
1. [CHAPTER 8: Design-For-Testability](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_14.html#chap08)
    1. [8.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_14.html#chap08-sec001)
    1. [8.2 AD HOC DESIGN-FOR-TESTABILITY RULES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_14.html#chap08-sec002)
    1. [8.3 CONTROLLABILITY/OBSERVABILITY ANALYSIS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_14.html#chap08-sec005)
    1. [8.4 THE SCAN PATH](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_14.html#chap08-sec010)
    1. [8.5 THE PARTIAL SCAN PATH](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_14.html#chap08-sec017)
    1. [8.6 SCAN SOLUTIONS FOR PCBs](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_14.html#chap08-sec018)
    1. [8.7 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_14.html#chap08-sec021)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_14.html#chap08-sec022)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_14.html#chap08-sec023)
1. [CHAPTER 9: Built-In Self-Test](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09)
    1. [9.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec001)
    1. [9.2 BENEFITS OF BIST](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec002)
    1. [9.3 THE BASIC SELF-TEST PARADIGM](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec003)
    1. [9.4 RANDOM PATTERN EFFECTIVENESS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec008)
    1. [9.5 SELF-TEST APPLICATIONS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec014)
    1. [9.6 REMOTE TEST](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec021)
    1. [9.7 BLACK-BOX TESTING](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec024)
    1. [9.8 FAULT TOLERANCE](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec028)
    1. [9.9 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec034)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec035)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#chap09-sec036)
1. [CHAPTER 10: Memory Test](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10)
    1. [10.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10-sec001)
    1. [10.2 SEMICONDUCTOR MEMORY ORGANIZATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10-sec002)
    1. [10.3 MEMORY TEST PATTERNS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10-sec003)
    1. [10.4 MEMORY FAULTS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10-sec004)
    1. [10.5 MEMORY SELF-TEST](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10-sec005)
    1. [10.6 REPAIRABLE MEMORIES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10-sec011)
    1. [10.7 ERROR CORRECTING CODES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10-sec012)
    1. [10.8 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10-sec018)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10-sec019)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_15.html#chap10-sec020)
1. [CHAPTER 11: IDDQ](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11)
    1. [11.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11-sec001)
    1. [11.2 BACKGROUND](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11-sec002)
    1. [11.3 SELECTING VECTORS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11-sec003)
    1. [11.4 CHOOSING A THRESHOLD](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11-sec006)
    1. [11.5 MEASURING CURRENT](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11-sec007)
    1. [11.6 I DDQ VERSUS BURN-IN](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11-sec008)
    1. [11.7 PROBLEMS WITH LARGE CIRCUITS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11-sec009)
    1. [11.8 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11-sec010)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11-sec011)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_17.html#chap11-sec012)
1. [CHAPTER 12: Behavioral Test and Verification](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12)
    1. [12.1 INTRODUCTION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec001)
    1. [12.2 DESIGN VERIFICATION: AN OVERVIEW](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec002)
    1. [12.3 SIMULATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec003)
    1. [12.4 MEASURING SIMULATION THOROUGHNESS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec007)
    1. [12.5 RANDOM STIMULUS GENERATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec010)
    1. [12.6 THE BEHAVIORAL ATPG](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec011)
    1. [12.7 THE SEQUENTIAL CIRCUIT TEST SEARCH SYSTEM (SCIRTSS)](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec016)
    1. [12.8 THE TEST DESIGN EXPERT](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec019)
    1. [12.9 DESIGN VERIFICATION](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec033)
    1. [12.10 SUMMARY](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec039)
    1. [PROBLEMS](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec040)
    1. [REFERENCES](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_18.html#chap12-sec041)
1. [INDEX](https://ebookreading.net/view/book/Digital+Logic+Testing+and+Simulation%2C+2nd+Edition-EB9780471439950_0.html#index)
