// Seed: 1529257524
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3
);
  assign module_1.id_21 = 0;
  wire id_5;
  localparam id_6 = -1'b0;
endmodule
module module_1 #(
    parameter id_13 = 32'd43,
    parameter id_5  = 32'd39
) (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    output uwire id_4,
    input wand _id_5,
    input supply1 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output logic id_9,
    output wand id_10,
    output tri0 id_11,
    input tri1 id_12,
    input wire _id_13,
    output wire id_14
);
  logic [id_5 : {  1  ,  1 'b0 }] id_16 = id_6;
  assign id_14 = -1;
  wire [-1 'b0 ^  id_13 : 1] id_17;
  or primCall (
      id_11,
      id_21,
      id_26,
      id_27,
      id_37,
      id_39,
      id_19,
      id_33,
      id_23,
      id_12,
      id_6,
      id_7,
      id_18,
      id_20,
      \id_32 ,
      id_25,
      id_16,
      id_0,
      id_34
  );
  logic ["" : -1] id_18;
  parameter id_19 = 1;
  always @(posedge -1 or posedge 1) id_9 <= 1;
  wire id_20;
  uwire  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  \id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_2
  );
  assign \id_32 = -1;
endmodule
