# Reading H:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do clock_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying H:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied H:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {G:/Programe/FPGA/Lab_2_part2/clock/clock_second.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Compiling entity clock_second
# -- Compiling architecture Distribution of clock_second
# 
vsim work.clock_second(distribution)
# vsim work.clock_second(distribution) 
# Loading std.standard
# Loading work.clock_second(distribution)
add wave -position insertpoint  \
sim:/clock_second/clk50Mhz
