{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 10:48:42 2025 " "Info: Processing started: Tue Nov 11 10:48:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Comands -c Comands --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Comands -c Comands --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "comands.bdf" "" { Schematic "D:/5 sem/CMSaFO/Comands/comands.bdf" { { 56 120 288 72 "clk" "" } { -16 832 896 0 "clk" "" } { 320 928 1024 336 "clk" "" } { 168 824 888 184 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] register CB:inst2\|lpm_dff4:inst10\|lpm_ff:lpm_ff_component\|dffs\[6\] 153.89 MHz 6.498 ns Internal " "Info: Clock \"clk\" has Internal fmax of 153.89 MHz between source register \"CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]\" and destination register \"CB:inst2\|lpm_dff4:inst10\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 6.498 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.065 ns + Longest register register " "Info: + Longest register to register delay is 3.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] 1 REG LCFF_X25_Y12_N9 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N9; Fanout = 25; REG Node = 'CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "D:/5 sem/CMSaFO/Comands/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.366 ns) 0.746 ns CB:inst2\|lpm_decode1:inst13\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\] 2 COMB LCCOMB_X26_Y12_N8 36 " "Info: 2: + IC(0.380 ns) + CELL(0.366 ns) = 0.746 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 36; COMB Node = 'CB:inst2\|lpm_decode1:inst13\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "D:/5 sem/CMSaFO/Comands/db/decode_e9f.tdf" 45 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.272 ns) 1.317 ns CB:inst2\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\]~7 3 COMB LCCOMB_X26_Y12_N22 22 " "Info: 3: + IC(0.299 ns) + CELL(0.272 ns) = 1.317 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 22; COMB Node = 'CB:inst2\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.366 ns) 2.214 ns lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]~18 4 COMB LCCOMB_X26_Y12_N24 3 " "Info: 4: + IC(0.531 ns) + CELL(0.366 ns) = 2.214 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 3; COMB Node = 'lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]~18 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.309 ns) 3.065 ns CB:inst2\|lpm_dff4:inst10\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X27_Y11_N3 1 " "Info: 5: + IC(0.542 ns) + CELL(0.309 ns) = 3.065 ns; Loc. = LCFF_X27_Y11_N3; Fanout = 1; REG Node = 'CB:inst2\|lpm_dff4:inst10\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]~18 CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 42.84 % ) " "Info: Total cell delay = 1.313 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.752 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.752 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.065 ns" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]~18 CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.065 ns" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] {} CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] {} CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]~18 {} CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.380ns 0.299ns 0.531ns 0.542ns } { 0.000ns 0.366ns 0.272ns 0.366ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "comands.bdf" "" { Schematic "D:/5 sem/CMSaFO/Comands/comands.bdf" { { 56 120 288 72 "clk" "" } { -16 832 896 0 "clk" "" } { 320 928 1024 336 "clk" "" } { 168 824 888 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 57 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 57; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "comands.bdf" "" { Schematic "D:/5 sem/CMSaFO/Comands/comands.bdf" { { 56 120 288 72 "clk" "" } { -16 832 896 0 "clk" "" } { 320 928 1024 336 "clk" "" } { 168 824 888 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns CB:inst2\|lpm_dff4:inst10\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X27_Y11_N3 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y11_N3; Fanout = 1; REG Node = 'CB:inst2\|lpm_dff4:inst10\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clk~clkctrl CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.489 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "comands.bdf" "" { Schematic "D:/5 sem/CMSaFO/Comands/comands.bdf" { { 56 120 288 72 "clk" "" } { -16 832 896 0 "clk" "" } { 320 928 1024 336 "clk" "" } { 168 824 888 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 57 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 57; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "comands.bdf" "" { Schematic "D:/5 sem/CMSaFO/Comands/comands.bdf" { { 56 120 288 72 "clk" "" } { -16 832 896 0 "clk" "" } { 320 928 1024 336 "clk" "" } { 168 824 888 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] 3 REG LCFF_X25_Y12_N9 25 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X25_Y12_N9; Fanout = 25; REG Node = 'CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clk~clkctrl CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "D:/5 sem/CMSaFO/Comands/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/5 sem/CMSaFO/Comands/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/5 sem/CMSaFO/Comands/db/cntr_s3i.tdf" 67 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.065 ns" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]~18 CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.065 ns" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] {} CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] {} CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]~18 {} CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.380ns 0.299ns 0.531ns 0.542ns } { 0.000ns 0.366ns 0.272ns 0.366ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} CB:inst2|lpm_dff4:inst10|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk DB\[7\] CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] 10.369 ns register " "Info: tco from clock \"clk\" to destination pin \"DB\[7\]\" through register \"CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]\" is 10.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.489 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "comands.bdf" "" { Schematic "D:/5 sem/CMSaFO/Comands/comands.bdf" { { 56 120 288 72 "clk" "" } { -16 832 896 0 "clk" "" } { 320 928 1024 336 "clk" "" } { 168 824 888 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 57 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 57; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "comands.bdf" "" { Schematic "D:/5 sem/CMSaFO/Comands/comands.bdf" { { 56 120 288 72 "clk" "" } { -16 832 896 0 "clk" "" } { 320 928 1024 336 "clk" "" } { 168 824 888 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] 3 REG LCFF_X25_Y12_N9 25 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X25_Y12_N9; Fanout = 25; REG Node = 'CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clk~clkctrl CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "D:/5 sem/CMSaFO/Comands/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/5 sem/CMSaFO/Comands/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.786 ns + Longest register pin " "Info: + Longest register to pin delay is 7.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] 1 REG LCFF_X25_Y12_N9 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N9; Fanout = 25; REG Node = 'CB:inst2\|lpm_counter1:inst15\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "D:/5 sem/CMSaFO/Comands/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.366 ns) 0.746 ns CB:inst2\|lpm_decode1:inst13\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\] 2 COMB LCCOMB_X26_Y12_N8 36 " "Info: 2: + IC(0.380 ns) + CELL(0.366 ns) = 0.746 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 36; COMB Node = 'CB:inst2\|lpm_decode1:inst13\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "D:/5 sem/CMSaFO/Comands/db/decode_e9f.tdf" 45 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.272 ns) 1.317 ns CB:inst2\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\]~7 3 COMB LCCOMB_X26_Y12_N22 22 " "Info: 3: + IC(0.299 ns) + CELL(0.272 ns) = 1.317 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 22; COMB Node = 'CB:inst2\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.228 ns) 3.359 ns lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[7\]~21 4 COMB LCCOMB_X19_Y17_N4 1 " "Info: 4: + IC(1.814 ns) + CELL(0.228 ns) = 3.359 ns; Loc. = LCCOMB_X19_Y17_N4; Fanout = 1; COMB Node = 'lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[7\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(1.982 ns) 7.786 ns DB\[7\] 5 PIN PIN_AB6 0 " "Info: 5: + IC(2.445 ns) + CELL(1.982 ns) = 7.786 ns; Loc. = PIN_AB6; Fanout = 0; PIN Node = 'DB\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.427 ns" { lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]~21 DB[7] } "NODE_NAME" } } { "comands.bdf" "" { Schematic "D:/5 sem/CMSaFO/Comands/comands.bdf" { { 360 1344 1360 536 "DB\[9..0\]" "" } { 32 232 304 48 "DB\[9..0\]" "" } { 128 472 584 144 "DB\[9..0\]" "" } { 136 1336 1352 356 "DB\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.848 ns ( 36.58 % ) " "Info: Total cell delay = 2.848 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.938 ns ( 63.42 % ) " "Info: Total interconnect delay = 4.938 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.786 ns" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]~21 DB[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.786 ns" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] {} CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] {} CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]~21 {} DB[7] {} } { 0.000ns 0.380ns 0.299ns 1.814ns 2.445ns } { 0.000ns 0.366ns 0.272ns 0.228ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.786 ns" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]~21 DB[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.786 ns" { CB:inst2|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] {} CB:inst2|lpm_decode1:inst13|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3] {} CB:inst2|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[2]~7 {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]~21 {} DB[7] {} } { 0.000ns 0.380ns 0.299ns 1.814ns 2.445ns } { 0.000ns 0.366ns 0.272ns 0.228ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 10:48:42 2025 " "Info: Processing ended: Tue Nov 11 10:48:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
