<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - PostgreSQL 13devel - src/include/storage/s_lock.h</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">src/include/storage</a> - s_lock.h<span style="font-size: 80%;"> (source / <a href="s_lock.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">PostgreSQL 13devel</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">15</td>
            <td class="headerCovTableEntry">15</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-11-27 09:34:56</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*-------------------------------------------------------------------------</a>
<span class="lineNum">       2 </span>            :  *
<span class="lineNum">       3 </span>            :  * s_lock.h
<span class="lineNum">       4 </span>            :  *     Hardware-dependent implementation of spinlocks.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  *  NOTE: none of the macros in this file are intended to be called directly.
<span class="lineNum">       7 </span>            :  *  Call them through the hardware-independent macros in spin.h.
<span class="lineNum">       8 </span>            :  *
<span class="lineNum">       9 </span>            :  *  The following hardware-dependent macros must be provided for each
<span class="lineNum">      10 </span>            :  *  supported platform:
<span class="lineNum">      11 </span>            :  *
<span class="lineNum">      12 </span>            :  *  void S_INIT_LOCK(slock_t *lock)
<span class="lineNum">      13 </span>            :  *      Initialize a spinlock (to the unlocked state).
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  *  int S_LOCK(slock_t *lock)
<span class="lineNum">      16 </span>            :  *      Acquire a spinlock, waiting if necessary.
<span class="lineNum">      17 </span>            :  *      Time out and abort() if unable to acquire the lock in a
<span class="lineNum">      18 </span>            :  *      &quot;reasonable&quot; amount of time --- typically ~ 1 minute.
<span class="lineNum">      19 </span>            :  *      Should return number of &quot;delays&quot;; see s_lock.c
<span class="lineNum">      20 </span>            :  *
<span class="lineNum">      21 </span>            :  *  void S_UNLOCK(slock_t *lock)
<span class="lineNum">      22 </span>            :  *      Unlock a previously acquired lock.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  *  bool S_LOCK_FREE(slock_t *lock)
<span class="lineNum">      25 </span>            :  *      Tests if the lock is free. Returns true if free, false if locked.
<span class="lineNum">      26 </span>            :  *      This does *not* change the state of the lock.
<span class="lineNum">      27 </span>            :  *
<span class="lineNum">      28 </span>            :  *  void SPIN_DELAY(void)
<span class="lineNum">      29 </span>            :  *      Delay operation to occur inside spinlock wait loop.
<span class="lineNum">      30 </span>            :  *
<span class="lineNum">      31 </span>            :  *  Note to implementors: there are default implementations for all these
<span class="lineNum">      32 </span>            :  *  macros at the bottom of the file.  Check if your platform can use
<span class="lineNum">      33 </span>            :  *  these or needs to override them.
<span class="lineNum">      34 </span>            :  *
<span class="lineNum">      35 </span>            :  *  Usually, S_LOCK() is implemented in terms of even lower-level macros
<span class="lineNum">      36 </span>            :  *  TAS() and TAS_SPIN():
<span class="lineNum">      37 </span>            :  *
<span class="lineNum">      38 </span>            :  *  int TAS(slock_t *lock)
<span class="lineNum">      39 </span>            :  *      Atomic test-and-set instruction.  Attempt to acquire the lock,
<span class="lineNum">      40 </span>            :  *      but do *not* wait.  Returns 0 if successful, nonzero if unable
<span class="lineNum">      41 </span>            :  *      to acquire the lock.
<span class="lineNum">      42 </span>            :  *
<span class="lineNum">      43 </span>            :  *  int TAS_SPIN(slock_t *lock)
<span class="lineNum">      44 </span>            :  *      Like TAS(), but this version is used when waiting for a lock
<span class="lineNum">      45 </span>            :  *      previously found to be contended.  By default, this is the
<span class="lineNum">      46 </span>            :  *      same as TAS(), but on some architectures it's better to poll a
<span class="lineNum">      47 </span>            :  *      contended lock using an unlocked instruction and retry the
<span class="lineNum">      48 </span>            :  *      atomic test-and-set only when it appears free.
<span class="lineNum">      49 </span>            :  *
<span class="lineNum">      50 </span>            :  *  TAS() and TAS_SPIN() are NOT part of the API, and should never be called
<span class="lineNum">      51 </span>            :  *  directly.
<span class="lineNum">      52 </span>            :  *
<span class="lineNum">      53 </span>            :  *  CAUTION: on some platforms TAS() and/or TAS_SPIN() may sometimes report
<span class="lineNum">      54 </span>            :  *  failure to acquire a lock even when the lock is not locked.  For example,
<span class="lineNum">      55 </span>            :  *  on Alpha TAS() will &quot;fail&quot; if interrupted.  Therefore a retry loop must
<span class="lineNum">      56 </span>            :  *  always be used, even if you are certain the lock is free.
<span class="lineNum">      57 </span>            :  *
<span class="lineNum">      58 </span>            :  *  It is the responsibility of these macros to make sure that the compiler
<span class="lineNum">      59 </span>            :  *  does not re-order accesses to shared memory to precede the actual lock
<span class="lineNum">      60 </span>            :  *  acquisition, or follow the lock release.  Prior to PostgreSQL 9.5, this
<span class="lineNum">      61 </span>            :  *  was the caller's responsibility, which meant that callers had to use
<span class="lineNum">      62 </span>            :  *  volatile-qualified pointers to refer to both the spinlock itself and the
<span class="lineNum">      63 </span>            :  *  shared data being accessed within the spinlocked critical section.  This
<span class="lineNum">      64 </span>            :  *  was notationally awkward, easy to forget (and thus error-prone), and
<span class="lineNum">      65 </span>            :  *  prevented some useful compiler optimizations.  For these reasons, we
<span class="lineNum">      66 </span>            :  *  now require that the macros themselves prevent compiler re-ordering,
<span class="lineNum">      67 </span>            :  *  so that the caller doesn't need to take special precautions.
<span class="lineNum">      68 </span>            :  *
<span class="lineNum">      69 </span>            :  *  On platforms with weak memory ordering, the TAS(), TAS_SPIN(), and
<span class="lineNum">      70 </span>            :  *  S_UNLOCK() macros must further include hardware-level memory fence
<span class="lineNum">      71 </span>            :  *  instructions to prevent similar re-ordering at the hardware level.
<span class="lineNum">      72 </span>            :  *  TAS() and TAS_SPIN() must guarantee that loads and stores issued after
<span class="lineNum">      73 </span>            :  *  the macro are not executed until the lock has been obtained.  Conversely,
<span class="lineNum">      74 </span>            :  *  S_UNLOCK() must guarantee that loads and stores issued before the macro
<span class="lineNum">      75 </span>            :  *  have been executed before the lock is released.
<span class="lineNum">      76 </span>            :  *
<span class="lineNum">      77 </span>            :  *  On most supported platforms, TAS() uses a tas() function written
<span class="lineNum">      78 </span>            :  *  in assembly language to execute a hardware atomic-test-and-set
<span class="lineNum">      79 </span>            :  *  instruction.  Equivalent OS-supplied mutex routines could be used too.
<span class="lineNum">      80 </span>            :  *
<span class="lineNum">      81 </span>            :  *  If no system-specific TAS() is available (ie, HAVE_SPINLOCKS is not
<span class="lineNum">      82 </span>            :  *  defined), then we fall back on an emulation that uses SysV semaphores
<span class="lineNum">      83 </span>            :  *  (see spin.c).  This emulation will be MUCH MUCH slower than a proper TAS()
<span class="lineNum">      84 </span>            :  *  implementation, because of the cost of a kernel call per lock or unlock.
<span class="lineNum">      85 </span>            :  *  An old report is that Postgres spends around 40% of its time in semop(2)
<span class="lineNum">      86 </span>            :  *  when using the SysV semaphore code.
<span class="lineNum">      87 </span>            :  *
<span class="lineNum">      88 </span>            :  *
<span class="lineNum">      89 </span>            :  * Portions Copyright (c) 1996-2019, PostgreSQL Global Development Group
<span class="lineNum">      90 </span>            :  * Portions Copyright (c) 1994, Regents of the University of California
<span class="lineNum">      91 </span>            :  *
<span class="lineNum">      92 </span>            :  *    src/include/storage/s_lock.h
<span class="lineNum">      93 </span>            :  *
<span class="lineNum">      94 </span>            :  *-------------------------------------------------------------------------
<span class="lineNum">      95 </span>            :  */
<span class="lineNum">      96 </span>            : #ifndef S_LOCK_H
<span class="lineNum">      97 </span>            : #define S_LOCK_H
<span class="lineNum">      98 </span>            : 
<span class="lineNum">      99 </span>            : #ifdef FRONTEND
<span class="lineNum">     100 </span>            : #error &quot;s_lock.h may not be included from frontend code&quot;
<span class="lineNum">     101 </span>            : #endif
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span>            : #ifdef HAVE_SPINLOCKS   /* skip spinlocks if requested */
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span>            : #if defined(__GNUC__) || defined(__INTEL_COMPILER)
<span class="lineNum">     106 </span>            : /*************************************************************************
<span class="lineNum">     107 </span>            :  * All the gcc inlines
<span class="lineNum">     108 </span>            :  * Gcc consistently defines the CPU as __cpu__.
<span class="lineNum">     109 </span>            :  * Other compilers use __cpu or __cpu__ so we test for both in those cases.
<span class="lineNum">     110 </span>            :  */
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span>            : /*----------
<span class="lineNum">     113 </span>            :  * Standard gcc asm format (assuming &quot;volatile slock_t *lock&quot;):
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span>            :     __asm__ __volatile__(
<span class="lineNum">     116 </span>            :         &quot;  instruction \n&quot;
<span class="lineNum">     117 </span>            :         &quot;  instruction \n&quot;
<span class="lineNum">     118 </span>            :         &quot;  instruction \n&quot;
<span class="lineNum">     119 </span>            : :       &quot;=r&quot;(_res), &quot;+m&quot;(*lock)     // return register, in/out lock value
<span class="lineNum">     120 </span>            : :       &quot;r&quot;(lock)                 // lock pointer, in input register
<span class="lineNum">     121 </span>            : :       &quot;memory&quot;, &quot;cc&quot;);            // show clobbered registers here
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span>            :  * The output-operands list (after first colon) should always include
<span class="lineNum">     124 </span>            :  * &quot;+m&quot;(*lock), whether or not the asm code actually refers to this
<span class="lineNum">     125 </span>            :  * operand directly.  This ensures that gcc believes the value in the
<span class="lineNum">     126 </span>            :  * lock variable is used and set by the asm code.  Also, the clobbers
<span class="lineNum">     127 </span>            :  * list (after third colon) should always include &quot;memory&quot;; this prevents
<span class="lineNum">     128 </span>            :  * gcc from thinking it can cache the values of shared-memory fields
<span class="lineNum">     129 </span>            :  * across the asm code.  Add &quot;cc&quot; if your asm code changes the condition
<span class="lineNum">     130 </span>            :  * code register, and also list any temp registers the code uses.
<span class="lineNum">     131 </span>            :  *----------
<span class="lineNum">     132 </span>            :  */
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span>            : #ifdef __i386__     /* 32-bit i386 */
<span class="lineNum">     136 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     137 </span>            : 
<span class="lineNum">     138 </span>            : typedef unsigned char slock_t;
<span class="lineNum">     139 </span>            : 
<span class="lineNum">     140 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span>            : static __inline__ int
<span class="lineNum">     143 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     144 </span>            : {
<span class="lineNum">     145 </span>            :     register slock_t _res = 1;
<span class="lineNum">     146 </span>            : 
<span class="lineNum">     147 </span>            :     /*
<span class="lineNum">     148 </span>            :      * Use a non-locking test before asserting the bus lock.  Note that the
<span class="lineNum">     149 </span>            :      * extra test appears to be a small loss on some x86 platforms and a small
<span class="lineNum">     150 </span>            :      * win on others; it's by no means clear that we should keep it.
<span class="lineNum">     151 </span>            :      *
<span class="lineNum">     152 </span>            :      * When this was last tested, we didn't have separate TAS() and TAS_SPIN()
<span class="lineNum">     153 </span>            :      * macros.  Nowadays it probably would be better to do a non-locking test
<span class="lineNum">     154 </span>            :      * in TAS_SPIN() but not in TAS(), like on x86_64, but no-one's done the
<span class="lineNum">     155 </span>            :      * testing to verify that.  Without some empirical evidence, better to
<span class="lineNum">     156 </span>            :      * leave it alone.
<span class="lineNum">     157 </span>            :      */
<span class="lineNum">     158 </span>            :     __asm__ __volatile__(
<span class="lineNum">     159 </span>            :         &quot;  cmpb    $0,%1   \n&quot;
<span class="lineNum">     160 </span>            :         &quot;  jne     1f      \n&quot;
<span class="lineNum">     161 </span>            :         &quot;  lock            \n&quot;
<span class="lineNum">     162 </span>            :         &quot;  xchgb   %0,%1   \n&quot;
<span class="lineNum">     163 </span>            :         &quot;1: \n&quot;
<span class="lineNum">     164 </span>            : :       &quot;+q&quot;(_res), &quot;+m&quot;(*lock)
<span class="lineNum">     165 </span>            : :       /* no inputs */
<span class="lineNum">     166 </span>            : :       &quot;memory&quot;, &quot;cc&quot;);
<span class="lineNum">     167 </span>            :     return (int) _res;
<span class="lineNum">     168 </span>            : }
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            : #define SPIN_DELAY() spin_delay()
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span>            : static __inline__ void
<span class="lineNum">     173 </span>            : spin_delay(void)
<span class="lineNum">     174 </span>            : {
<span class="lineNum">     175 </span>            :     /*
<span class="lineNum">     176 </span>            :      * This sequence is equivalent to the PAUSE instruction (&quot;rep&quot; is
<span class="lineNum">     177 </span>            :      * ignored by old IA32 processors if the following instruction is
<span class="lineNum">     178 </span>            :      * not a string operation); the IA-32 Architecture Software
<span class="lineNum">     179 </span>            :      * Developer's Manual, Vol. 3, Section 7.7.2 describes why using
<span class="lineNum">     180 </span>            :      * PAUSE in the inner loop of a spin lock is necessary for good
<span class="lineNum">     181 </span>            :      * performance:
<span class="lineNum">     182 </span>            :      *
<span class="lineNum">     183 </span>            :      *     The PAUSE instruction improves the performance of IA-32
<span class="lineNum">     184 </span>            :      *     processors supporting Hyper-Threading Technology when
<span class="lineNum">     185 </span>            :      *     executing spin-wait loops and other routines where one
<span class="lineNum">     186 </span>            :      *     thread is accessing a shared lock or semaphore in a tight
<span class="lineNum">     187 </span>            :      *     polling loop. When executing a spin-wait loop, the
<span class="lineNum">     188 </span>            :      *     processor can suffer a severe performance penalty when
<span class="lineNum">     189 </span>            :      *     exiting the loop because it detects a possible memory order
<span class="lineNum">     190 </span>            :      *     violation and flushes the core processor's pipeline. The
<span class="lineNum">     191 </span>            :      *     PAUSE instruction provides a hint to the processor that the
<span class="lineNum">     192 </span>            :      *     code sequence is a spin-wait loop. The processor uses this
<span class="lineNum">     193 </span>            :      *     hint to avoid the memory order violation and prevent the
<span class="lineNum">     194 </span>            :      *     pipeline flush. In addition, the PAUSE instruction
<span class="lineNum">     195 </span>            :      *     de-pipelines the spin-wait loop to prevent it from
<span class="lineNum">     196 </span>            :      *     consuming execution resources excessively.
<span class="lineNum">     197 </span>            :      */
<span class="lineNum">     198 </span>            :     __asm__ __volatile__(
<span class="lineNum">     199 </span>            :         &quot; rep; nop         \n&quot;);
<span class="lineNum">     200 </span>            : }
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span>            : #endif   /* __i386__ */
<span class="lineNum">     203 </span>            : 
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span>            : #ifdef __x86_64__       /* AMD Opteron, Intel EM64T */
<span class="lineNum">     206 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span>            : typedef unsigned char slock_t;
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     211 </span>            : 
<span class="lineNum">     212 </span>            : /*
<span class="lineNum">     213 </span>            :  * On Intel EM64T, it's a win to use a non-locking test before the xchg proper,
<span class="lineNum">     214 </span>            :  * but only when spinning.
<span class="lineNum">     215 </span>            :  *
<span class="lineNum">     216 </span>            :  * See also Implementing Scalable Atomic Locks for Multi-Core Intel(tm) EM64T
<span class="lineNum">     217 </span>            :  * and IA32, by Michael Chynoweth and Mary R. Lee. As of this writing, it is
<span class="lineNum">     218 </span>            :  * available at:
<span class="lineNum">     219 </span>            :  * http://software.intel.com/en-us/articles/implementing-scalable-atomic-locks-for-multi-core-intel-em64t-and-ia32-architectures
<span class="lineNum">     220 </span>            :  */
<span class="lineNum">     221 </span>            : #define TAS_SPIN(lock)    (*(lock) ? 1 : TAS(lock))
<a name="222"><span class="lineNum">     222 </span>            : </a>
<span class="lineNum">     223 </span>            : static __inline__ int
<span class="lineNum">     224 </span><span class="lineCov">   11837764 : tas(volatile slock_t *lock)</span>
<span class="lineNum">     225 </span>            : {
<span class="lineNum">     226 </span><span class="lineCov">   11837764 :     register slock_t _res = 1;</span>
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span><span class="lineCov">   11837764 :     __asm__ __volatile__(</span>
<span class="lineNum">     229 </span>            :         &quot;  lock            \n&quot;
<span class="lineNum">     230 </span>            :         &quot;  xchgb   %0,%1   \n&quot;
<span class="lineNum">     231 </span>            : :       &quot;+q&quot;(_res), &quot;+m&quot;(*lock)
<span class="lineNum">     232 </span>            : :       /* no inputs */
<span class="lineNum">     233 </span>            : :       &quot;memory&quot;, &quot;cc&quot;);
<span class="lineNum">     234 </span><span class="lineCov">   11837764 :     return (int) _res;</span>
<span class="lineNum">     235 </span>            : }
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span>            : #define SPIN_DELAY() spin_delay()
<a name="238"><span class="lineNum">     238 </span>            : </a>
<span class="lineNum">     239 </span>            : static __inline__ void
<span class="lineNum">     240 </span><span class="lineCov">      18874 : spin_delay(void)</span>
<span class="lineNum">     241 </span>            : {
<span class="lineNum">     242 </span>            :     /*
<span class="lineNum">     243 </span>            :      * Adding a PAUSE in the spin delay loop is demonstrably a no-op on
<span class="lineNum">     244 </span>            :      * Opteron, but it may be of some use on EM64T, so we keep it.
<span class="lineNum">     245 </span>            :      */
<span class="lineNum">     246 </span><span class="lineCov">      18874 :     __asm__ __volatile__(</span>
<span class="lineNum">     247 </span>            :         &quot; rep; nop         \n&quot;);
<span class="lineNum">     248 </span><span class="lineCov">      18874 : }</span>
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span>            : #endif   /* __x86_64__ */
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span>            : #if defined(__ia64__) || defined(__ia64)
<span class="lineNum">     254 </span>            : /*
<span class="lineNum">     255 </span>            :  * Intel Itanium, gcc or Intel's compiler.
<span class="lineNum">     256 </span>            :  *
<span class="lineNum">     257 </span>            :  * Itanium has weak memory ordering, but we rely on the compiler to enforce
<span class="lineNum">     258 </span>            :  * strict ordering of accesses to volatile data.  In particular, while the
<span class="lineNum">     259 </span>            :  * xchg instruction implicitly acts as a memory barrier with 'acquire'
<span class="lineNum">     260 </span>            :  * semantics, we do not have an explicit memory fence instruction in the
<span class="lineNum">     261 </span>            :  * S_UNLOCK macro.  We use a regular assignment to clear the spinlock, and
<span class="lineNum">     262 </span>            :  * trust that the compiler marks the generated store instruction with the
<span class="lineNum">     263 </span>            :  * &quot;.rel&quot; opcode.
<span class="lineNum">     264 </span>            :  *
<span class="lineNum">     265 </span>            :  * Testing shows that assumption to hold on gcc, although I could not find
<span class="lineNum">     266 </span>            :  * any explicit statement on that in the gcc manual.  In Intel's compiler,
<span class="lineNum">     267 </span>            :  * the -m[no-]serialize-volatile option controls that, and testing shows that
<span class="lineNum">     268 </span>            :  * it is enabled by default.
<span class="lineNum">     269 </span>            :  *
<span class="lineNum">     270 </span>            :  * While icc accepts gcc asm blocks on x86[_64], this is not true on ia64
<span class="lineNum">     271 </span>            :  * (at least not in icc versions before 12.x).  So we have to carry a separate
<span class="lineNum">     272 </span>            :  * compiler-intrinsic-based implementation for it.
<span class="lineNum">     273 </span>            :  */
<span class="lineNum">     274 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     275 </span>            : 
<span class="lineNum">     276 </span>            : typedef unsigned int slock_t;
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     279 </span>            : 
<span class="lineNum">     280 </span>            : /* On IA64, it's a win to use a non-locking test before the xchg proper */
<span class="lineNum">     281 </span>            : #define TAS_SPIN(lock)  (*(lock) ? 1 : TAS(lock))
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span>            : #ifndef __INTEL_COMPILER
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span>            : static __inline__ int
<span class="lineNum">     286 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     287 </span>            : {
<span class="lineNum">     288 </span>            :     long int    ret;
<span class="lineNum">     289 </span>            : 
<span class="lineNum">     290 </span>            :     __asm__ __volatile__(
<span class="lineNum">     291 </span>            :         &quot;  xchg4   %0=%1,%2    \n&quot;
<span class="lineNum">     292 </span>            : :       &quot;=r&quot;(ret), &quot;+m&quot;(*lock)
<span class="lineNum">     293 </span>            : :       &quot;r&quot;(1)
<span class="lineNum">     294 </span>            : :       &quot;memory&quot;);
<span class="lineNum">     295 </span>            :     return (int) ret;
<span class="lineNum">     296 </span>            : }
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span>            : #else /* __INTEL_COMPILER */
<span class="lineNum">     299 </span>            : 
<span class="lineNum">     300 </span>            : static __inline__ int
<span class="lineNum">     301 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     302 </span>            : {
<span class="lineNum">     303 </span>            :     int     ret;
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span>            :     ret = _InterlockedExchange(lock,1); /* this is a xchg asm macro */
<span class="lineNum">     306 </span>            : 
<span class="lineNum">     307 </span>            :     return ret;
<span class="lineNum">     308 </span>            : }
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span>            : /* icc can't use the regular gcc S_UNLOCK() macro either in this case */
<span class="lineNum">     311 </span>            : #define S_UNLOCK(lock)  \
<span class="lineNum">     312 </span>            :     do { __memory_barrier(); *(lock) = 0; } while (0)
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span>            : #endif /* __INTEL_COMPILER */
<span class="lineNum">     315 </span>            : #endif   /* __ia64__ || __ia64 */
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span>            : /*
<span class="lineNum">     318 </span>            :  * On ARM and ARM64, we use __sync_lock_test_and_set(int *, int) if available.
<span class="lineNum">     319 </span>            :  *
<span class="lineNum">     320 </span>            :  * We use the int-width variant of the builtin because it works on more chips
<span class="lineNum">     321 </span>            :  * than other widths.
<span class="lineNum">     322 </span>            :  */
<span class="lineNum">     323 </span>            : #if defined(__arm__) || defined(__arm) || defined(__aarch64__) || defined(__aarch64)
<span class="lineNum">     324 </span>            : #ifdef HAVE_GCC__SYNC_INT32_TAS
<span class="lineNum">     325 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     328 </span>            : 
<span class="lineNum">     329 </span>            : typedef int slock_t;
<span class="lineNum">     330 </span>            : 
<span class="lineNum">     331 </span>            : static __inline__ int
<span class="lineNum">     332 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     333 </span>            : {
<span class="lineNum">     334 </span>            :     return __sync_lock_test_and_set(lock, 1);
<span class="lineNum">     335 </span>            : }
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span>            : #define S_UNLOCK(lock) __sync_lock_release(lock)
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span>            : #endif   /* HAVE_GCC__SYNC_INT32_TAS */
<span class="lineNum">     340 </span>            : #endif   /* __arm__ || __arm || __aarch64__ || __aarch64 */
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span>            : 
<span class="lineNum">     343 </span>            : /* S/390 and S/390x Linux (32- and 64-bit zSeries) */
<span class="lineNum">     344 </span>            : #if defined(__s390__) || defined(__s390x__)
<span class="lineNum">     345 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     346 </span>            : 
<span class="lineNum">     347 </span>            : typedef unsigned int slock_t;
<span class="lineNum">     348 </span>            : 
<span class="lineNum">     349 </span>            : #define TAS(lock)      tas(lock)
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span>            : static __inline__ int
<span class="lineNum">     352 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     353 </span>            : {
<span class="lineNum">     354 </span>            :     int         _res = 0;
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span>            :     __asm__ __volatile__(
<span class="lineNum">     357 </span>            :         &quot;  cs  %0,%3,0(%2)     \n&quot;
<span class="lineNum">     358 </span>            : :       &quot;+d&quot;(_res), &quot;+m&quot;(*lock)
<span class="lineNum">     359 </span>            : :       &quot;a&quot;(lock), &quot;d&quot;(1)
<span class="lineNum">     360 </span>            : :       &quot;memory&quot;, &quot;cc&quot;);
<span class="lineNum">     361 </span>            :     return _res;
<span class="lineNum">     362 </span>            : }
<span class="lineNum">     363 </span>            : 
<span class="lineNum">     364 </span>            : #endif   /* __s390__ || __s390x__ */
<span class="lineNum">     365 </span>            : 
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span>            : #if defined(__sparc__)      /* Sparc */
<span class="lineNum">     368 </span>            : /*
<span class="lineNum">     369 </span>            :  * Solaris has always run sparc processors in TSO (total store) mode, but
<span class="lineNum">     370 </span>            :  * linux didn't use to and the *BSDs still don't. So, be careful about
<span class="lineNum">     371 </span>            :  * acquire/release semantics. The CPU will treat superfluous membars as
<span class="lineNum">     372 </span>            :  * NOPs, so it's just code space.
<span class="lineNum">     373 </span>            :  */
<span class="lineNum">     374 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     375 </span>            : 
<span class="lineNum">     376 </span>            : typedef unsigned char slock_t;
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span>            : static __inline__ int
<span class="lineNum">     381 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     382 </span>            : {
<span class="lineNum">     383 </span>            :     register slock_t _res;
<span class="lineNum">     384 </span>            : 
<span class="lineNum">     385 </span>            :     /*
<span class="lineNum">     386 </span>            :      *  See comment in src/backend/port/tas/sunstudio_sparc.s for why this
<span class="lineNum">     387 </span>            :      *  uses &quot;ldstub&quot;, and that file uses &quot;cas&quot;.  gcc currently generates
<span class="lineNum">     388 </span>            :      *  sparcv7-targeted binaries, so &quot;cas&quot; use isn't possible.
<span class="lineNum">     389 </span>            :      */
<span class="lineNum">     390 </span>            :     __asm__ __volatile__(
<span class="lineNum">     391 </span>            :         &quot;  ldstub  [%2], %0    \n&quot;
<span class="lineNum">     392 </span>            : :       &quot;=r&quot;(_res), &quot;+m&quot;(*lock)
<span class="lineNum">     393 </span>            : :       &quot;r&quot;(lock)
<span class="lineNum">     394 </span>            : :       &quot;memory&quot;);
<span class="lineNum">     395 </span>            : #if defined(__sparcv7) || defined(__sparc_v7__)
<span class="lineNum">     396 </span>            :     /*
<span class="lineNum">     397 </span>            :      * No stbar or membar available, luckily no actually produced hardware
<span class="lineNum">     398 </span>            :      * requires a barrier.
<span class="lineNum">     399 </span>            :      */
<span class="lineNum">     400 </span>            : #elif defined(__sparcv8) || defined(__sparc_v8__)
<span class="lineNum">     401 </span>            :     /* stbar is available (and required for both PSO, RMO), membar isn't */
<span class="lineNum">     402 </span>            :     __asm__ __volatile__ (&quot;stbar    \n&quot;:::&quot;memory&quot;);
<span class="lineNum">     403 </span>            : #else
<span class="lineNum">     404 </span>            :     /*
<span class="lineNum">     405 </span>            :      * #LoadStore (RMO) | #LoadLoad (RMO) together are the appropriate acquire
<span class="lineNum">     406 </span>            :      * barrier for sparcv8+ upwards.
<span class="lineNum">     407 </span>            :      */
<span class="lineNum">     408 </span>            :     __asm__ __volatile__ (&quot;membar #LoadStore | #LoadLoad \n&quot;:::&quot;memory&quot;);
<span class="lineNum">     409 </span>            : #endif
<span class="lineNum">     410 </span>            :     return (int) _res;
<span class="lineNum">     411 </span>            : }
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span>            : #if defined(__sparcv7) || defined(__sparc_v7__)
<span class="lineNum">     414 </span>            : /*
<span class="lineNum">     415 </span>            :  * No stbar or membar available, luckily no actually produced hardware
<span class="lineNum">     416 </span>            :  * requires a barrier.  We fall through to the default gcc definition of
<span class="lineNum">     417 </span>            :  * S_UNLOCK in this case.
<span class="lineNum">     418 </span>            :  */
<span class="lineNum">     419 </span>            : #elif defined(__sparcv8) || defined(__sparc_v8__)
<span class="lineNum">     420 </span>            : /* stbar is available (and required for both PSO, RMO), membar isn't */
<span class="lineNum">     421 </span>            : #define S_UNLOCK(lock)  \
<span class="lineNum">     422 </span>            : do \
<span class="lineNum">     423 </span>            : { \
<span class="lineNum">     424 </span>            :     __asm__ __volatile__ (&quot;stbar    \n&quot;:::&quot;memory&quot;); \
<span class="lineNum">     425 </span>            :     *((volatile slock_t *) (lock)) = 0; \
<span class="lineNum">     426 </span>            : } while (0)
<span class="lineNum">     427 </span>            : #else
<span class="lineNum">     428 </span>            : /*
<span class="lineNum">     429 </span>            :  * #LoadStore (RMO) | #StoreStore (RMO, PSO) together are the appropriate
<span class="lineNum">     430 </span>            :  * release barrier for sparcv8+ upwards.
<span class="lineNum">     431 </span>            :  */
<span class="lineNum">     432 </span>            : #define S_UNLOCK(lock)  \
<span class="lineNum">     433 </span>            : do \
<span class="lineNum">     434 </span>            : { \
<span class="lineNum">     435 </span>            :     __asm__ __volatile__ (&quot;membar #LoadStore | #StoreStore \n&quot;:::&quot;memory&quot;); \
<span class="lineNum">     436 </span>            :     *((volatile slock_t *) (lock)) = 0; \
<span class="lineNum">     437 </span>            : } while (0)
<span class="lineNum">     438 </span>            : #endif
<span class="lineNum">     439 </span>            : 
<span class="lineNum">     440 </span>            : #endif   /* __sparc__ */
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span>            : 
<span class="lineNum">     443 </span>            : /* PowerPC */
<span class="lineNum">     444 </span>            : #if defined(__ppc__) || defined(__powerpc__) || defined(__ppc64__) || defined(__powerpc64__)
<span class="lineNum">     445 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     446 </span>            : 
<span class="lineNum">     447 </span>            : typedef unsigned int slock_t;
<span class="lineNum">     448 </span>            : 
<span class="lineNum">     449 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     450 </span>            : 
<span class="lineNum">     451 </span>            : /* On PPC, it's a win to use a non-locking test before the lwarx */
<span class="lineNum">     452 </span>            : #define TAS_SPIN(lock)  (*(lock) ? 1 : TAS(lock))
<span class="lineNum">     453 </span>            : 
<span class="lineNum">     454 </span>            : /*
<span class="lineNum">     455 </span>            :  * The second operand of addi can hold a constant zero or a register number,
<span class="lineNum">     456 </span>            :  * hence constraint &quot;=&amp;b&quot; to avoid allocating r0.  &quot;b&quot; stands for &quot;address
<span class="lineNum">     457 </span>            :  * base register&quot;; most operands having this register-or-zero property are
<span class="lineNum">     458 </span>            :  * address bases, e.g. the second operand of lwax.
<span class="lineNum">     459 </span>            :  *
<span class="lineNum">     460 </span>            :  * NOTE: per the Enhanced PowerPC Architecture manual, v1.0 dated 7-May-2002,
<span class="lineNum">     461 </span>            :  * an isync is a sufficient synchronization barrier after a lwarx/stwcx loop.
<span class="lineNum">     462 </span>            :  * On newer machines, we can use lwsync instead for better performance.
<span class="lineNum">     463 </span>            :  *
<span class="lineNum">     464 </span>            :  * Ordinarily, we'd code the branches here using GNU-style local symbols, that
<span class="lineNum">     465 </span>            :  * is &quot;1f&quot; referencing &quot;1:&quot; and so on.  But some people run gcc on AIX with
<span class="lineNum">     466 </span>            :  * IBM's assembler as backend, and IBM's assembler doesn't do local symbols.
<span class="lineNum">     467 </span>            :  * So hand-code the branch offsets; fortunately, all PPC instructions are
<span class="lineNum">     468 </span>            :  * exactly 4 bytes each, so it's not too hard to count.
<span class="lineNum">     469 </span>            :  */
<span class="lineNum">     470 </span>            : static __inline__ int
<span class="lineNum">     471 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     472 </span>            : {
<span class="lineNum">     473 </span>            :     slock_t _t;
<span class="lineNum">     474 </span>            :     int _res;
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span>            :     __asm__ __volatile__(
<span class="lineNum">     477 </span>            : #ifdef USE_PPC_LWARX_MUTEX_HINT
<span class="lineNum">     478 </span>            : &quot;  lwarx   %0,0,%3,1   \n&quot;
<span class="lineNum">     479 </span>            : #else
<span class="lineNum">     480 </span>            : &quot;  lwarx   %0,0,%3     \n&quot;
<span class="lineNum">     481 </span>            : #endif
<span class="lineNum">     482 </span>            : &quot;  cmpwi   %0,0        \n&quot;
<span class="lineNum">     483 </span>            : &quot;  bne     $+16        \n&quot;        /* branch to li %1,1 */
<span class="lineNum">     484 </span>            : &quot;  addi    %0,%0,1     \n&quot;
<span class="lineNum">     485 </span>            : &quot;  stwcx.  %0,0,%3     \n&quot;
<span class="lineNum">     486 </span>            : &quot;  beq     $+12        \n&quot;        /* branch to lwsync/isync */
<span class="lineNum">     487 </span>            : &quot;  li      %1,1        \n&quot;
<span class="lineNum">     488 </span>            : &quot;  b       $+12        \n&quot;        /* branch to end of asm sequence */
<span class="lineNum">     489 </span>            : #ifdef USE_PPC_LWSYNC
<span class="lineNum">     490 </span>            : &quot;  lwsync              \n&quot;
<span class="lineNum">     491 </span>            : #else
<span class="lineNum">     492 </span>            : &quot;  isync               \n&quot;
<span class="lineNum">     493 </span>            : #endif
<span class="lineNum">     494 </span>            : &quot;  li      %1,0        \n&quot;
<span class="lineNum">     495 </span>            : 
<span class="lineNum">     496 </span>            : :   &quot;=&amp;b&quot;(_t), &quot;=r&quot;(_res), &quot;+m&quot;(*lock)
<span class="lineNum">     497 </span>            : :   &quot;r&quot;(lock)
<span class="lineNum">     498 </span>            : :   &quot;memory&quot;, &quot;cc&quot;);
<span class="lineNum">     499 </span>            :     return _res;
<span class="lineNum">     500 </span>            : }
<span class="lineNum">     501 </span>            : 
<span class="lineNum">     502 </span>            : /*
<span class="lineNum">     503 </span>            :  * PowerPC S_UNLOCK is almost standard but requires a &quot;sync&quot; instruction.
<span class="lineNum">     504 </span>            :  * On newer machines, we can use lwsync instead for better performance.
<span class="lineNum">     505 </span>            :  */
<span class="lineNum">     506 </span>            : #ifdef USE_PPC_LWSYNC
<span class="lineNum">     507 </span>            : #define S_UNLOCK(lock)  \
<span class="lineNum">     508 </span>            : do \
<span class="lineNum">     509 </span>            : { \
<span class="lineNum">     510 </span>            :     __asm__ __volatile__ (&quot;    lwsync \n&quot; ::: &quot;memory&quot;); \
<span class="lineNum">     511 </span>            :     *((volatile slock_t *) (lock)) = 0; \
<span class="lineNum">     512 </span>            : } while (0)
<span class="lineNum">     513 </span>            : #else
<span class="lineNum">     514 </span>            : #define S_UNLOCK(lock)  \
<span class="lineNum">     515 </span>            : do \
<span class="lineNum">     516 </span>            : { \
<span class="lineNum">     517 </span>            :     __asm__ __volatile__ (&quot;    sync \n&quot; ::: &quot;memory&quot;); \
<span class="lineNum">     518 </span>            :     *((volatile slock_t *) (lock)) = 0; \
<span class="lineNum">     519 </span>            : } while (0)
<span class="lineNum">     520 </span>            : #endif /* USE_PPC_LWSYNC */
<span class="lineNum">     521 </span>            : 
<span class="lineNum">     522 </span>            : #endif /* powerpc */
<span class="lineNum">     523 </span>            : 
<span class="lineNum">     524 </span>            : 
<span class="lineNum">     525 </span>            : /* Linux Motorola 68k */
<span class="lineNum">     526 </span>            : #if (defined(__mc68000__) || defined(__m68k__)) &amp;&amp; defined(__linux__)
<span class="lineNum">     527 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     528 </span>            : 
<span class="lineNum">     529 </span>            : typedef unsigned char slock_t;
<span class="lineNum">     530 </span>            : 
<span class="lineNum">     531 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     532 </span>            : 
<span class="lineNum">     533 </span>            : static __inline__ int
<span class="lineNum">     534 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     535 </span>            : {
<span class="lineNum">     536 </span>            :     register int rv;
<span class="lineNum">     537 </span>            : 
<span class="lineNum">     538 </span>            :     __asm__ __volatile__(
<span class="lineNum">     539 </span>            :         &quot;  clrl    %0      \n&quot;
<span class="lineNum">     540 </span>            :         &quot;  tas     %1      \n&quot;
<span class="lineNum">     541 </span>            :         &quot;  sne     %0      \n&quot;
<span class="lineNum">     542 </span>            : :       &quot;=d&quot;(rv), &quot;+m&quot;(*lock)
<span class="lineNum">     543 </span>            : :       /* no inputs */
<span class="lineNum">     544 </span>            : :       &quot;memory&quot;, &quot;cc&quot;);
<span class="lineNum">     545 </span>            :     return rv;
<span class="lineNum">     546 </span>            : }
<span class="lineNum">     547 </span>            : 
<span class="lineNum">     548 </span>            : #endif   /* (__mc68000__ || __m68k__) &amp;&amp; __linux__ */
<span class="lineNum">     549 </span>            : 
<span class="lineNum">     550 </span>            : 
<span class="lineNum">     551 </span>            : /* Motorola 88k */
<span class="lineNum">     552 </span>            : #if defined(__m88k__)
<span class="lineNum">     553 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     554 </span>            : 
<span class="lineNum">     555 </span>            : typedef unsigned int slock_t;
<span class="lineNum">     556 </span>            : 
<span class="lineNum">     557 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span>            : static __inline__ int
<span class="lineNum">     560 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     561 </span>            : {
<span class="lineNum">     562 </span>            :     register slock_t _res = 1;
<span class="lineNum">     563 </span>            : 
<span class="lineNum">     564 </span>            :     __asm__ __volatile__(
<span class="lineNum">     565 </span>            :         &quot;  xmem    %0, %2, %%r0    \n&quot;
<span class="lineNum">     566 </span>            : :       &quot;+r&quot;(_res), &quot;+m&quot;(*lock)
<span class="lineNum">     567 </span>            : :       &quot;r&quot;(lock)
<span class="lineNum">     568 </span>            : :       &quot;memory&quot;);
<span class="lineNum">     569 </span>            :     return (int) _res;
<span class="lineNum">     570 </span>            : }
<span class="lineNum">     571 </span>            : 
<span class="lineNum">     572 </span>            : #endif   /* __m88k__ */
<span class="lineNum">     573 </span>            : 
<span class="lineNum">     574 </span>            : 
<span class="lineNum">     575 </span>            : /*
<span class="lineNum">     576 </span>            :  * VAXen -- even multiprocessor ones
<span class="lineNum">     577 </span>            :  * (thanks to Tom Ivar Helbekkmo)
<span class="lineNum">     578 </span>            :  */
<span class="lineNum">     579 </span>            : #if defined(__vax__)
<span class="lineNum">     580 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     581 </span>            : 
<span class="lineNum">     582 </span>            : typedef unsigned char slock_t;
<span class="lineNum">     583 </span>            : 
<span class="lineNum">     584 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     585 </span>            : 
<span class="lineNum">     586 </span>            : static __inline__ int
<span class="lineNum">     587 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     588 </span>            : {
<span class="lineNum">     589 </span>            :     register int    _res;
<span class="lineNum">     590 </span>            : 
<span class="lineNum">     591 </span>            :     __asm__ __volatile__(
<span class="lineNum">     592 </span>            :         &quot;  movl    $1, %0          \n&quot;
<span class="lineNum">     593 </span>            :         &quot;  bbssi   $0, (%2), 1f    \n&quot;
<span class="lineNum">     594 </span>            :         &quot;  clrl    %0              \n&quot;
<span class="lineNum">     595 </span>            :         &quot;1: \n&quot;
<span class="lineNum">     596 </span>            : :       &quot;=&amp;r&quot;(_res), &quot;+m&quot;(*lock)
<span class="lineNum">     597 </span>            : :       &quot;r&quot;(lock)
<span class="lineNum">     598 </span>            : :       &quot;memory&quot;);
<span class="lineNum">     599 </span>            :     return _res;
<span class="lineNum">     600 </span>            : }
<span class="lineNum">     601 </span>            : 
<span class="lineNum">     602 </span>            : #endif   /* __vax__ */
<span class="lineNum">     603 </span>            : 
<span class="lineNum">     604 </span>            : 
<span class="lineNum">     605 </span>            : #if defined(__mips__) &amp;&amp; !defined(__sgi)    /* non-SGI MIPS */
<span class="lineNum">     606 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     607 </span>            : 
<span class="lineNum">     608 </span>            : typedef unsigned int slock_t;
<span class="lineNum">     609 </span>            : 
<span class="lineNum">     610 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     611 </span>            : 
<span class="lineNum">     612 </span>            : /*
<span class="lineNum">     613 </span>            :  * Original MIPS-I processors lacked the LL/SC instructions, but if we are
<span class="lineNum">     614 </span>            :  * so unfortunate as to be running on one of those, we expect that the kernel
<span class="lineNum">     615 </span>            :  * will handle the illegal-instruction traps and emulate them for us.  On
<span class="lineNum">     616 </span>            :  * anything newer (and really, MIPS-I is extinct) LL/SC is the only sane
<span class="lineNum">     617 </span>            :  * choice because any other synchronization method must involve a kernel
<span class="lineNum">     618 </span>            :  * call.  Unfortunately, many toolchains still default to MIPS-I as the
<span class="lineNum">     619 </span>            :  * codegen target; if the symbol __mips shows that that's the case, we
<span class="lineNum">     620 </span>            :  * have to force the assembler to accept LL/SC.
<span class="lineNum">     621 </span>            :  *
<span class="lineNum">     622 </span>            :  * R10000 and up processors require a separate SYNC, which has the same
<span class="lineNum">     623 </span>            :  * issues as LL/SC.
<span class="lineNum">     624 </span>            :  */
<span class="lineNum">     625 </span>            : #if __mips &lt; 2
<span class="lineNum">     626 </span>            : #define MIPS_SET_MIPS2  &quot;       .set mips2          \n&quot;
<span class="lineNum">     627 </span>            : #else
<span class="lineNum">     628 </span>            : #define MIPS_SET_MIPS2
<span class="lineNum">     629 </span>            : #endif
<span class="lineNum">     630 </span>            : 
<span class="lineNum">     631 </span>            : static __inline__ int
<span class="lineNum">     632 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     633 </span>            : {
<span class="lineNum">     634 </span>            :     register volatile slock_t *_l = lock;
<span class="lineNum">     635 </span>            :     register int _res;
<span class="lineNum">     636 </span>            :     register int _tmp;
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span>            :     __asm__ __volatile__(
<span class="lineNum">     639 </span>            :         &quot;       .set push           \n&quot;
<span class="lineNum">     640 </span>            :         MIPS_SET_MIPS2
<span class="lineNum">     641 </span>            :         &quot;       .set noreorder      \n&quot;
<span class="lineNum">     642 </span>            :         &quot;       .set nomacro        \n&quot;
<span class="lineNum">     643 </span>            :         &quot;       ll      %0, %2      \n&quot;
<span class="lineNum">     644 </span>            :         &quot;       or      %1, %0, 1   \n&quot;
<span class="lineNum">     645 </span>            :         &quot;       sc      %1, %2      \n&quot;
<span class="lineNum">     646 </span>            :         &quot;       xori    %1, 1       \n&quot;
<span class="lineNum">     647 </span>            :         &quot;       or      %0, %0, %1  \n&quot;
<span class="lineNum">     648 </span>            :         &quot;       sync                \n&quot;
<span class="lineNum">     649 </span>            :         &quot;       .set pop              &quot;
<span class="lineNum">     650 </span>            : :       &quot;=&amp;r&quot; (_res), &quot;=&amp;r&quot; (_tmp), &quot;+R&quot; (*_l)
<span class="lineNum">     651 </span>            : :       /* no inputs */
<span class="lineNum">     652 </span>            : :       &quot;memory&quot;);
<span class="lineNum">     653 </span>            :     return _res;
<span class="lineNum">     654 </span>            : }
<span class="lineNum">     655 </span>            : 
<span class="lineNum">     656 </span>            : /* MIPS S_UNLOCK is almost standard but requires a &quot;sync&quot; instruction */
<span class="lineNum">     657 </span>            : #define S_UNLOCK(lock)  \
<span class="lineNum">     658 </span>            : do \
<span class="lineNum">     659 </span>            : { \
<span class="lineNum">     660 </span>            :     __asm__ __volatile__( \
<span class="lineNum">     661 </span>            :         &quot;       .set push           \n&quot; \
<span class="lineNum">     662 </span>            :         MIPS_SET_MIPS2 \
<span class="lineNum">     663 </span>            :         &quot;       .set noreorder      \n&quot; \
<span class="lineNum">     664 </span>            :         &quot;       .set nomacro        \n&quot; \
<span class="lineNum">     665 </span>            :         &quot;       sync                \n&quot; \
<span class="lineNum">     666 </span>            :         &quot;       .set pop              &quot; \
<span class="lineNum">     667 </span>            : :       /* no outputs */ \
<span class="lineNum">     668 </span>            : :       /* no inputs */ \
<span class="lineNum">     669 </span>            : :       &quot;memory&quot;); \
<span class="lineNum">     670 </span>            :     *((volatile slock_t *) (lock)) = 0; \
<span class="lineNum">     671 </span>            : } while (0)
<span class="lineNum">     672 </span>            : 
<span class="lineNum">     673 </span>            : #endif /* __mips__ &amp;&amp; !__sgi */
<span class="lineNum">     674 </span>            : 
<span class="lineNum">     675 </span>            : 
<span class="lineNum">     676 </span>            : #if defined(__m32r__) &amp;&amp; defined(HAVE_SYS_TAS_H)    /* Renesas' M32R */
<span class="lineNum">     677 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span>            : #include &lt;sys/tas.h&gt;
<span class="lineNum">     680 </span>            : 
<span class="lineNum">     681 </span>            : typedef int slock_t;
<span class="lineNum">     682 </span>            : 
<span class="lineNum">     683 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     684 </span>            : 
<span class="lineNum">     685 </span>            : #endif /* __m32r__ */
<span class="lineNum">     686 </span>            : 
<span class="lineNum">     687 </span>            : 
<span class="lineNum">     688 </span>            : #if defined(__sh__)             /* Renesas' SuperH */
<span class="lineNum">     689 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     690 </span>            : 
<span class="lineNum">     691 </span>            : typedef unsigned char slock_t;
<span class="lineNum">     692 </span>            : 
<span class="lineNum">     693 </span>            : #define TAS(lock) tas(lock)
<span class="lineNum">     694 </span>            : 
<span class="lineNum">     695 </span>            : static __inline__ int
<span class="lineNum">     696 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     697 </span>            : {
<span class="lineNum">     698 </span>            :     register int _res;
<span class="lineNum">     699 </span>            : 
<span class="lineNum">     700 </span>            :     /*
<span class="lineNum">     701 </span>            :      * This asm is coded as if %0 could be any register, but actually SuperH
<span class="lineNum">     702 </span>            :      * restricts the target of xor-immediate to be R0.  That's handled by
<span class="lineNum">     703 </span>            :      * the &quot;z&quot; constraint on _res.
<span class="lineNum">     704 </span>            :      */
<span class="lineNum">     705 </span>            :     __asm__ __volatile__(
<span class="lineNum">     706 </span>            :         &quot;  tas.b @%2    \n&quot;
<span class="lineNum">     707 </span>            :         &quot;  movt  %0     \n&quot;
<span class="lineNum">     708 </span>            :         &quot;  xor   #1,%0  \n&quot;
<span class="lineNum">     709 </span>            : :       &quot;=z&quot;(_res), &quot;+m&quot;(*lock)
<span class="lineNum">     710 </span>            : :       &quot;r&quot;(lock)
<span class="lineNum">     711 </span>            : :       &quot;memory&quot;, &quot;t&quot;);
<span class="lineNum">     712 </span>            :     return _res;
<span class="lineNum">     713 </span>            : }
<span class="lineNum">     714 </span>            : 
<span class="lineNum">     715 </span>            : #endif   /* __sh__ */
<span class="lineNum">     716 </span>            : 
<span class="lineNum">     717 </span>            : 
<span class="lineNum">     718 </span>            : /* These live in s_lock.c, but only for gcc */
<span class="lineNum">     719 </span>            : 
<span class="lineNum">     720 </span>            : 
<span class="lineNum">     721 </span>            : #if defined(__m68k__) &amp;&amp; !defined(__linux__)    /* non-Linux Motorola 68k */
<span class="lineNum">     722 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     723 </span>            : 
<span class="lineNum">     724 </span>            : typedef unsigned char slock_t;
<span class="lineNum">     725 </span>            : #endif
<span class="lineNum">     726 </span>            : 
<span class="lineNum">     727 </span>            : /*
<span class="lineNum">     728 </span>            :  * Default implementation of S_UNLOCK() for gcc/icc.
<span class="lineNum">     729 </span>            :  *
<span class="lineNum">     730 </span>            :  * Note that this implementation is unsafe for any platform that can reorder
<span class="lineNum">     731 </span>            :  * a memory access (either load or store) after a following store.  That
<span class="lineNum">     732 </span>            :  * happens not to be possible on x86 and most legacy architectures (some are
<span class="lineNum">     733 </span>            :  * single-processor!), but many modern systems have weaker memory ordering.
<span class="lineNum">     734 </span>            :  * Those that do must define their own version of S_UNLOCK() rather than
<span class="lineNum">     735 </span>            :  * relying on this one.
<span class="lineNum">     736 </span>            :  */
<span class="lineNum">     737 </span>            : #if !defined(S_UNLOCK)
<span class="lineNum">     738 </span>            : #define S_UNLOCK(lock)  \
<span class="lineNum">     739 </span>            :     do { __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;);  *(lock) = 0; } while (0)
<span class="lineNum">     740 </span>            : #endif
<span class="lineNum">     741 </span>            : 
<span class="lineNum">     742 </span>            : #endif  /* defined(__GNUC__) || defined(__INTEL_COMPILER) */
<span class="lineNum">     743 </span>            : 
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span>            : 
<span class="lineNum">     746 </span>            : /*
<span class="lineNum">     747 </span>            :  * ---------------------------------------------------------------------
<span class="lineNum">     748 </span>            :  * Platforms that use non-gcc inline assembly:
<span class="lineNum">     749 </span>            :  * ---------------------------------------------------------------------
<span class="lineNum">     750 </span>            :  */
<span class="lineNum">     751 </span>            : 
<span class="lineNum">     752 </span>            : #if !defined(HAS_TEST_AND_SET)  /* We didn't trigger above, let's try here */
<span class="lineNum">     753 </span>            : 
<span class="lineNum">     754 </span>            : 
<span class="lineNum">     755 </span>            : #if defined(__hppa) || defined(__hppa__)    /* HP PA-RISC, GCC and HP compilers */
<span class="lineNum">     756 </span>            : /*
<span class="lineNum">     757 </span>            :  * HP's PA-RISC
<span class="lineNum">     758 </span>            :  *
<span class="lineNum">     759 </span>            :  * See src/backend/port/hpux/tas.c.template for details about LDCWX.  Because
<span class="lineNum">     760 </span>            :  * LDCWX requires a 16-byte-aligned address, we declare slock_t as a 16-byte
<span class="lineNum">     761 </span>            :  * struct.  The active word in the struct is whichever has the aligned address;
<span class="lineNum">     762 </span>            :  * the other three words just sit at -1.
<span class="lineNum">     763 </span>            :  *
<span class="lineNum">     764 </span>            :  * When using gcc, we can inline the required assembly code.
<span class="lineNum">     765 </span>            :  */
<span class="lineNum">     766 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     767 </span>            : 
<span class="lineNum">     768 </span>            : typedef struct
<span class="lineNum">     769 </span>            : {
<span class="lineNum">     770 </span>            :     int         sema[4];
<span class="lineNum">     771 </span>            : } slock_t;
<span class="lineNum">     772 </span>            : 
<span class="lineNum">     773 </span>            : #define TAS_ACTIVE_WORD(lock)   ((volatile int *) (((uintptr_t) (lock) + 15) &amp; ~15))
<span class="lineNum">     774 </span>            : 
<span class="lineNum">     775 </span>            : #if defined(__GNUC__)
<span class="lineNum">     776 </span>            : 
<span class="lineNum">     777 </span>            : static __inline__ int
<span class="lineNum">     778 </span>            : tas(volatile slock_t *lock)
<span class="lineNum">     779 </span>            : {
<span class="lineNum">     780 </span>            :     volatile int *lockword = TAS_ACTIVE_WORD(lock);
<span class="lineNum">     781 </span>            :     register int lockval;
<span class="lineNum">     782 </span>            : 
<span class="lineNum">     783 </span>            :     __asm__ __volatile__(
<span class="lineNum">     784 </span>            :         &quot;  ldcwx   0(0,%2),%0  \n&quot;
<span class="lineNum">     785 </span>            : :       &quot;=r&quot;(lockval), &quot;+m&quot;(*lockword)
<span class="lineNum">     786 </span>            : :       &quot;r&quot;(lockword)
<span class="lineNum">     787 </span>            : :       &quot;memory&quot;);
<span class="lineNum">     788 </span>            :     return (lockval == 0);
<span class="lineNum">     789 </span>            : }
<span class="lineNum">     790 </span>            : 
<span class="lineNum">     791 </span>            : /*
<span class="lineNum">     792 </span>            :  * The hppa implementation doesn't follow the rules of this files and provides
<span class="lineNum">     793 </span>            :  * a gcc specific implementation outside of the above defined(__GNUC__). It
<span class="lineNum">     794 </span>            :  * does so to avoid duplication between the HP compiler and gcc. So undefine
<span class="lineNum">     795 </span>            :  * the generic fallback S_UNLOCK from above.
<span class="lineNum">     796 </span>            :  */
<span class="lineNum">     797 </span>            : #ifdef S_UNLOCK
<span class="lineNum">     798 </span>            : #undef S_UNLOCK
<span class="lineNum">     799 </span>            : #endif
<span class="lineNum">     800 </span>            : #define S_UNLOCK(lock)  \
<span class="lineNum">     801 </span>            :     do { \
<span class="lineNum">     802 </span>            :         __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); \
<span class="lineNum">     803 </span>            :         *TAS_ACTIVE_WORD(lock) = -1; \
<span class="lineNum">     804 </span>            :     } while (0)
<span class="lineNum">     805 </span>            : 
<span class="lineNum">     806 </span>            : #endif /* __GNUC__ */
<span class="lineNum">     807 </span>            : 
<span class="lineNum">     808 </span>            : #define S_INIT_LOCK(lock) \
<span class="lineNum">     809 </span>            :     do { \
<span class="lineNum">     810 </span>            :         volatile slock_t *lock_ = (lock); \
<span class="lineNum">     811 </span>            :         lock_-&gt;sema[0] = -1; \
<span class="lineNum">     812 </span>            :         lock_-&gt;sema[1] = -1; \
<span class="lineNum">     813 </span>            :         lock_-&gt;sema[2] = -1; \
<span class="lineNum">     814 </span>            :         lock_-&gt;sema[3] = -1; \
<span class="lineNum">     815 </span>            :     } while (0)
<span class="lineNum">     816 </span>            : 
<span class="lineNum">     817 </span>            : #define S_LOCK_FREE(lock)   (*TAS_ACTIVE_WORD(lock) != 0)
<span class="lineNum">     818 </span>            : 
<span class="lineNum">     819 </span>            : #endif   /* __hppa || __hppa__ */
<span class="lineNum">     820 </span>            : 
<span class="lineNum">     821 </span>            : 
<span class="lineNum">     822 </span>            : #if defined(__hpux) &amp;&amp; defined(__ia64) &amp;&amp; !defined(__GNUC__)
<span class="lineNum">     823 </span>            : /*
<span class="lineNum">     824 </span>            :  * HP-UX on Itanium, non-gcc/icc compiler
<span class="lineNum">     825 </span>            :  *
<span class="lineNum">     826 </span>            :  * We assume that the compiler enforces strict ordering of loads/stores on
<span class="lineNum">     827 </span>            :  * volatile data (see comments on the gcc-version earlier in this file).
<span class="lineNum">     828 </span>            :  * Note that this assumption does *not* hold if you use the
<span class="lineNum">     829 </span>            :  * +Ovolatile=__unordered option on the HP-UX compiler, so don't do that.
<span class="lineNum">     830 </span>            :  *
<span class="lineNum">     831 </span>            :  * See also Implementing Spinlocks on the Intel Itanium Architecture and
<span class="lineNum">     832 </span>            :  * PA-RISC, by Tor Ekqvist and David Graves, for more information.  As of
<span class="lineNum">     833 </span>            :  * this writing, version 1.0 of the manual is available at:
<span class="lineNum">     834 </span>            :  * http://h21007.www2.hp.com/portal/download/files/unprot/itanium/spinlocks.pdf
<span class="lineNum">     835 </span>            :  */
<span class="lineNum">     836 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     837 </span>            : 
<span class="lineNum">     838 </span>            : typedef unsigned int slock_t;
<span class="lineNum">     839 </span>            : 
<span class="lineNum">     840 </span>            : #include &lt;ia64/sys/inline.h&gt;
<span class="lineNum">     841 </span>            : #define TAS(lock) _Asm_xchg(_SZ_W, lock, 1, _LDHINT_NONE)
<span class="lineNum">     842 </span>            : /* On IA64, it's a win to use a non-locking test before the xchg proper */
<span class="lineNum">     843 </span>            : #define TAS_SPIN(lock)  (*(lock) ? 1 : TAS(lock))
<span class="lineNum">     844 </span>            : #define S_UNLOCK(lock)  \
<span class="lineNum">     845 </span>            :     do { _Asm_mf(); (*(lock)) = 0; } while (0)
<span class="lineNum">     846 </span>            : 
<span class="lineNum">     847 </span>            : #endif  /* HPUX on IA64, non gcc/icc */
<span class="lineNum">     848 </span>            : 
<span class="lineNum">     849 </span>            : #if defined(_AIX)   /* AIX */
<span class="lineNum">     850 </span>            : /*
<span class="lineNum">     851 </span>            :  * AIX (POWER)
<span class="lineNum">     852 </span>            :  */
<span class="lineNum">     853 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     854 </span>            : 
<span class="lineNum">     855 </span>            : #include &lt;sys/atomic_op.h&gt;
<span class="lineNum">     856 </span>            : 
<span class="lineNum">     857 </span>            : typedef int slock_t;
<span class="lineNum">     858 </span>            : 
<span class="lineNum">     859 </span>            : #define TAS(lock)           _check_lock((slock_t *) (lock), 0, 1)
<span class="lineNum">     860 </span>            : #define S_UNLOCK(lock)      _clear_lock((slock_t *) (lock), 0)
<span class="lineNum">     861 </span>            : #endif   /* _AIX */
<span class="lineNum">     862 </span>            : 
<span class="lineNum">     863 </span>            : 
<span class="lineNum">     864 </span>            : /* These are in sunstudio_(sparc|x86).s */
<span class="lineNum">     865 </span>            : 
<span class="lineNum">     866 </span>            : #if defined(__SUNPRO_C) &amp;&amp; (defined(__i386) || defined(__x86_64__) || defined(__sparc__) || defined(__sparc))
<span class="lineNum">     867 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     868 </span>            : 
<span class="lineNum">     869 </span>            : #if defined(__i386) || defined(__x86_64__) || defined(__sparcv9) || defined(__sparcv8plus)
<span class="lineNum">     870 </span>            : typedef unsigned int slock_t;
<span class="lineNum">     871 </span>            : #else
<span class="lineNum">     872 </span>            : typedef unsigned char slock_t;
<span class="lineNum">     873 </span>            : #endif
<span class="lineNum">     874 </span>            : 
<span class="lineNum">     875 </span>            : extern slock_t pg_atomic_cas(volatile slock_t *lock, slock_t with,
<span class="lineNum">     876 </span>            :                                       slock_t cmp);
<span class="lineNum">     877 </span>            : 
<span class="lineNum">     878 </span>            : #define TAS(a) (pg_atomic_cas((a), 1, 0) != 0)
<span class="lineNum">     879 </span>            : #endif
<span class="lineNum">     880 </span>            : 
<span class="lineNum">     881 </span>            : 
<span class="lineNum">     882 </span>            : #ifdef _MSC_VER
<span class="lineNum">     883 </span>            : typedef LONG slock_t;
<span class="lineNum">     884 </span>            : 
<span class="lineNum">     885 </span>            : #define HAS_TEST_AND_SET
<span class="lineNum">     886 </span>            : #define TAS(lock) (InterlockedCompareExchange(lock, 1, 0))
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span>            : #define SPIN_DELAY() spin_delay()
<span class="lineNum">     889 </span>            : 
<span class="lineNum">     890 </span>            : /* If using Visual C++ on Win64, inline assembly is unavailable.
<span class="lineNum">     891 </span>            :  * Use a _mm_pause intrinsic instead of rep nop.
<span class="lineNum">     892 </span>            :  */
<span class="lineNum">     893 </span>            : #if defined(_WIN64)
<span class="lineNum">     894 </span>            : static __forceinline void
<span class="lineNum">     895 </span>            : spin_delay(void)
<span class="lineNum">     896 </span>            : {
<span class="lineNum">     897 </span>            :     _mm_pause();
<span class="lineNum">     898 </span>            : }
<span class="lineNum">     899 </span>            : #else
<span class="lineNum">     900 </span>            : static __forceinline void
<span class="lineNum">     901 </span>            : spin_delay(void)
<span class="lineNum">     902 </span>            : {
<span class="lineNum">     903 </span>            :     /* See comment for gcc code. Same code, MASM syntax */
<span class="lineNum">     904 </span>            :     __asm rep nop;
<span class="lineNum">     905 </span>            : }
<span class="lineNum">     906 </span>            : #endif
<span class="lineNum">     907 </span>            : 
<span class="lineNum">     908 </span>            : #include &lt;intrin.h&gt;
<span class="lineNum">     909 </span>            : #pragma intrinsic(_ReadWriteBarrier)
<span class="lineNum">     910 </span>            : 
<span class="lineNum">     911 </span>            : #define S_UNLOCK(lock)  \
<span class="lineNum">     912 </span>            :     do { _ReadWriteBarrier(); (*(lock)) = 0; } while (0)
<span class="lineNum">     913 </span>            : 
<span class="lineNum">     914 </span>            : #endif
<span class="lineNum">     915 </span>            : 
<span class="lineNum">     916 </span>            : 
<span class="lineNum">     917 </span>            : #endif  /* !defined(HAS_TEST_AND_SET) */
<span class="lineNum">     918 </span>            : 
<span class="lineNum">     919 </span>            : 
<span class="lineNum">     920 </span>            : /* Blow up if we didn't have any way to do spinlocks */
<span class="lineNum">     921 </span>            : #ifndef HAS_TEST_AND_SET
<span class="lineNum">     922 </span>            : #error PostgreSQL does not have native spinlock support on this platform.  To continue the compilation, rerun configure using --disable-spinlocks.  However, performance will be poor.  Please report this to pgsql-bugs@lists.postgresql.org.
<span class="lineNum">     923 </span>            : #endif
<span class="lineNum">     924 </span>            : 
<span class="lineNum">     925 </span>            : 
<span class="lineNum">     926 </span>            : #else   /* !HAVE_SPINLOCKS */
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span>            : 
<span class="lineNum">     929 </span>            : /*
<span class="lineNum">     930 </span>            :  * Fake spinlock implementation using semaphores --- slow and prone
<span class="lineNum">     931 </span>            :  * to fall foul of kernel limits on number of semaphores, so don't use this
<span class="lineNum">     932 </span>            :  * unless you must!  The subroutines appear in spin.c.
<span class="lineNum">     933 </span>            :  */
<span class="lineNum">     934 </span>            : typedef int slock_t;
<span class="lineNum">     935 </span>            : 
<span class="lineNum">     936 </span>            : extern bool s_lock_free_sema(volatile slock_t *lock);
<span class="lineNum">     937 </span>            : extern void s_unlock_sema(volatile slock_t *lock);
<span class="lineNum">     938 </span>            : extern void s_init_lock_sema(volatile slock_t *lock, bool nested);
<span class="lineNum">     939 </span>            : extern int  tas_sema(volatile slock_t *lock);
<span class="lineNum">     940 </span>            : 
<span class="lineNum">     941 </span>            : #define S_LOCK_FREE(lock)   s_lock_free_sema(lock)
<span class="lineNum">     942 </span>            : #define S_UNLOCK(lock)   s_unlock_sema(lock)
<span class="lineNum">     943 </span>            : #define S_INIT_LOCK(lock)   s_init_lock_sema(lock, false)
<span class="lineNum">     944 </span>            : #define TAS(lock)   tas_sema(lock)
<span class="lineNum">     945 </span>            : 
<span class="lineNum">     946 </span>            : 
<span class="lineNum">     947 </span>            : #endif  /* HAVE_SPINLOCKS */
<span class="lineNum">     948 </span>            : 
<span class="lineNum">     949 </span>            : 
<span class="lineNum">     950 </span>            : /*
<span class="lineNum">     951 </span>            :  * Default Definitions - override these above as needed.
<span class="lineNum">     952 </span>            :  */
<span class="lineNum">     953 </span>            : 
<span class="lineNum">     954 </span>            : #if !defined(S_LOCK)
<span class="lineNum">     955 </span>            : #define S_LOCK(lock) \
<span class="lineNum">     956 </span>            :     (TAS(lock) ? s_lock((lock), __FILE__, __LINE__, PG_FUNCNAME_MACRO) : 0)
<span class="lineNum">     957 </span>            : #endif   /* S_LOCK */
<span class="lineNum">     958 </span>            : 
<span class="lineNum">     959 </span>            : #if !defined(S_LOCK_FREE)
<span class="lineNum">     960 </span>            : #define S_LOCK_FREE(lock)   (*(lock) == 0)
<span class="lineNum">     961 </span>            : #endif   /* S_LOCK_FREE */
<span class="lineNum">     962 </span>            : 
<span class="lineNum">     963 </span>            : #if !defined(S_UNLOCK)
<span class="lineNum">     964 </span>            : /*
<span class="lineNum">     965 </span>            :  * Our default implementation of S_UNLOCK is essentially *(lock) = 0.  This
<span class="lineNum">     966 </span>            :  * is unsafe if the platform can reorder a memory access (either load or
<span class="lineNum">     967 </span>            :  * store) after a following store; platforms where this is possible must
<span class="lineNum">     968 </span>            :  * define their own S_UNLOCK.  But CPU reordering is not the only concern:
<span class="lineNum">     969 </span>            :  * if we simply defined S_UNLOCK() as an inline macro, the compiler might
<span class="lineNum">     970 </span>            :  * reorder instructions from inside the critical section to occur after the
<span class="lineNum">     971 </span>            :  * lock release.  Since the compiler probably can't know what the external
<span class="lineNum">     972 </span>            :  * function s_unlock is doing, putting the same logic there should be adequate.
<span class="lineNum">     973 </span>            :  * A sufficiently-smart globally optimizing compiler could break that
<span class="lineNum">     974 </span>            :  * assumption, though, and the cost of a function call for every spinlock
<span class="lineNum">     975 </span>            :  * release may hurt performance significantly, so we use this implementation
<span class="lineNum">     976 </span>            :  * only for platforms where we don't know of a suitable intrinsic.  For the
<span class="lineNum">     977 </span>            :  * most part, those are relatively obscure platform/compiler combinations to
<span class="lineNum">     978 </span>            :  * which the PostgreSQL project does not have access.
<span class="lineNum">     979 </span>            :  */
<span class="lineNum">     980 </span>            : #define USE_DEFAULT_S_UNLOCK
<span class="lineNum">     981 </span>            : extern void s_unlock(volatile slock_t *lock);
<span class="lineNum">     982 </span>            : #define S_UNLOCK(lock)      s_unlock(lock)
<span class="lineNum">     983 </span>            : #endif   /* S_UNLOCK */
<span class="lineNum">     984 </span>            : 
<span class="lineNum">     985 </span>            : #if !defined(S_INIT_LOCK)
<span class="lineNum">     986 </span>            : #define S_INIT_LOCK(lock)   S_UNLOCK(lock)
<span class="lineNum">     987 </span>            : #endif   /* S_INIT_LOCK */
<span class="lineNum">     988 </span>            : 
<span class="lineNum">     989 </span>            : #if !defined(SPIN_DELAY)
<span class="lineNum">     990 </span>            : #define SPIN_DELAY()    ((void) 0)
<span class="lineNum">     991 </span>            : #endif   /* SPIN_DELAY */
<span class="lineNum">     992 </span>            : 
<span class="lineNum">     993 </span>            : #if !defined(TAS)
<span class="lineNum">     994 </span>            : extern int  tas(volatile slock_t *lock);        /* in port/.../tas.s, or
<span class="lineNum">     995 </span>            :                                                  * s_lock.c */
<span class="lineNum">     996 </span>            : 
<span class="lineNum">     997 </span>            : #define TAS(lock)       tas(lock)
<span class="lineNum">     998 </span>            : #endif   /* TAS */
<span class="lineNum">     999 </span>            : 
<span class="lineNum">    1000 </span>            : #if !defined(TAS_SPIN)
<span class="lineNum">    1001 </span>            : #define TAS_SPIN(lock)  TAS(lock)
<span class="lineNum">    1002 </span>            : #endif   /* TAS_SPIN */
<span class="lineNum">    1003 </span>            : 
<span class="lineNum">    1004 </span>            : extern slock_t dummy_spinlock;
<span class="lineNum">    1005 </span>            : 
<span class="lineNum">    1006 </span>            : /*
<span class="lineNum">    1007 </span>            :  * Platform-independent out-of-line support routines
<span class="lineNum">    1008 </span>            :  */
<span class="lineNum">    1009 </span>            : extern int s_lock(volatile slock_t *lock, const char *file, int line, const char *func);
<span class="lineNum">    1010 </span>            : 
<span class="lineNum">    1011 </span>            : /* Support for dynamic adjustment of spins_per_delay */
<span class="lineNum">    1012 </span>            : #define DEFAULT_SPINS_PER_DELAY  100
<span class="lineNum">    1013 </span>            : 
<span class="lineNum">    1014 </span>            : extern void set_spins_per_delay(int shared_spins_per_delay);
<span class="lineNum">    1015 </span>            : extern int  update_spins_per_delay(int shared_spins_per_delay);
<span class="lineNum">    1016 </span>            : 
<span class="lineNum">    1017 </span>            : /*
<span class="lineNum">    1018 </span>            :  * Support for spin delay which is useful in various places where
<span class="lineNum">    1019 </span>            :  * spinlock-like procedures take place.
<span class="lineNum">    1020 </span>            :  */
<span class="lineNum">    1021 </span>            : typedef struct
<span class="lineNum">    1022 </span>            : {
<span class="lineNum">    1023 </span>            :     int         spins;
<span class="lineNum">    1024 </span>            :     int         delays;
<span class="lineNum">    1025 </span>            :     int         cur_delay;
<span class="lineNum">    1026 </span>            :     const char *file;
<span class="lineNum">    1027 </span>            :     int         line;
<span class="lineNum">    1028 </span>            :     const char *func;
<span class="lineNum">    1029 </span>            : } SpinDelayStatus;
<a name="1030"><span class="lineNum">    1030 </span>            : </a>
<span class="lineNum">    1031 </span>            : static inline void
<span class="lineNum">    1032 </span><span class="lineCov">     764816 : init_spin_delay(SpinDelayStatus *status,</span>
<span class="lineNum">    1033 </span>            :                 const char *file, int line, const char *func)
<span class="lineNum">    1034 </span>            : {
<span class="lineNum">    1035 </span><span class="lineCov">     764816 :     status-&gt;spins = 0;</span>
<span class="lineNum">    1036 </span><span class="lineCov">     764816 :     status-&gt;delays = 0;</span>
<span class="lineNum">    1037 </span><span class="lineCov">     764816 :     status-&gt;cur_delay = 0;</span>
<span class="lineNum">    1038 </span><span class="lineCov">     764816 :     status-&gt;file = file;</span>
<span class="lineNum">    1039 </span><span class="lineCov">     764816 :     status-&gt;line = line;</span>
<span class="lineNum">    1040 </span><span class="lineCov">     764816 :     status-&gt;func = func;</span>
<span class="lineNum">    1041 </span><span class="lineCov">     764816 : }</span>
<span class="lineNum">    1042 </span>            : 
<span class="lineNum">    1043 </span>            : #define init_local_spin_delay(status) init_spin_delay(status, __FILE__, __LINE__, PG_FUNCNAME_MACRO)
<span class="lineNum">    1044 </span>            : void perform_spin_delay(SpinDelayStatus *status);
<span class="lineNum">    1045 </span>            : void finish_spin_delay(SpinDelayStatus *status);
<span class="lineNum">    1046 </span>            : 
<span class="lineNum">    1047 </span>            : #endif   /* S_LOCK_H */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
