{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 10:44:42 2015 " "Info: Processing started: Wed May 13 10:44:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COMPARATOR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file COMPARATOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARATOR-STRUCTURE " "Info: Found design unit 1: COMPARATOR-STRUCTURE" {  } { { "COMPARATOR.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/COMPARATOR.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Info: Found entity 1: COMPARATOR" {  } { { "COMPARATOR.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/COMPARATOR.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-STRUCTURE " "Info: Found design unit 1: ADDER-STRUCTURE" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Info: Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_SOURCE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK_SOURCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_SOURCE-STRUCTURE " "Info: Found design unit 1: CLK_SOURCE-STRUCTURE" {  } { { "CLK_SOURCE.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_SOURCE " "Info: Found entity 1: CLK_SOURCE" {  } { { "CLK_SOURCE.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTROLLER_FSM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CONTROLLER_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER_FSM-STRUCTURE " "Info: Found design unit 1: CONTROLLER_FSM-STRUCTURE" {  } { { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER_FSM " "Info: Found entity 1: CONTROLLER_FSM" {  } { { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER_BANK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file REGISTER_BANK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_BANK-STRUCTURE " "Info: Found design unit 1: REGISTER_BANK-STRUCTURE" {  } { { "REGISTER_BANK.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/REGISTER_BANK.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_BANK " "Info: Found entity 1: REGISTER_BANK" {  } { { "REGISTER_BANK.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/REGISTER_BANK.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BYTE_REGISTER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BYTE_REGISTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BYTE_REGISTER-STRUCTURE " "Info: Found design unit 1: BYTE_REGISTER-STRUCTURE" {  } { { "BYTE_REGISTER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/BYTE_REGISTER.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BYTE_REGISTER " "Info: Found entity 1: BYTE_REGISTER" {  } { { "BYTE_REGISTER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/BYTE_REGISTER.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FLIPFLOP.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file D_FLIPFLOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FLIPFLOP-STRUCTURE " "Info: Found design unit 1: D_FLIPFLOP-STRUCTURE" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_FLIPFLOP " "Info: Found entity 1: D_FLIPFLOP" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7SEG_DISPLAY.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 7SEG_DISPLAY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_DISPLAY-STRUCTURE " "Info: Found design unit 1: SEG_DISPLAY-STRUCTURE" {  } { { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SEG_DISPLAY " "Info: Found entity 1: SEG_DISPLAY" {  } { { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DE0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0-structure " "Info: Found design unit 1: DE0-structure" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 95 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE0 " "Info: Found entity 1: DE0" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INSTRUCTION_READER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file INSTRUCTION_READER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_READER-STRUCTURE " "Info: Found design unit 1: INSTRUCTION_READER-STRUCTURE" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_READER " "Info: Found entity 1: INSTRUCTION_READER" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0 " "Info: Elaborating entity \"DE0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_READER INSTRUCTION_READER:instr0 " "Info: Elaborating entity \"INSTRUCTION_READER\" for hierarchy \"INSTRUCTION_READER:instr0\"" {  } { { "DE0.vhd" "instr0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 299 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_INSTR_NUMBER INSTRUCTION_READER.vhd(114) " "Warning (10631): VHDL Process Statement warning at INSTRUCTION_READER.vhd(114): inferring latch(es) for signal or variable \"NEXT_INSTR_NUMBER\", which holds its previous value in one or more paths through the process" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_BANK REGISTER_BANK:bank0 " "Info: Elaborating entity \"REGISTER_BANK\" for hierarchy \"REGISTER_BANK:bank0\"" {  } { { "DE0.vhd" "bank0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BYTE_REGISTER REGISTER_BANK:bank0\|BYTE_REGISTER:reg0 " "Info: Elaborating entity \"BYTE_REGISTER\" for hierarchy \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg0\"" {  } { { "REGISTER_BANK.vhd" "reg0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/REGISTER_BANK.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FLIPFLOP REGISTER_BANK:bank0\|BYTE_REGISTER:reg0\|D_FLIPFLOP:flipflop0 " "Info: Elaborating entity \"D_FLIPFLOP\" for hierarchy \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg0\|D_FLIPFLOP:flipflop0\"" {  } { { "BYTE_REGISTER.vhd" "flipflop0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/BYTE_REGISTER.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_DISPLAY SEG_DISPLAY:disp0 " "Info: Elaborating entity \"SEG_DISPLAY\" for hierarchy \"SEG_DISPLAY:disp0\"" {  } { { "DE0.vhd" "disp0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 310 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER_FSM CONTROLLER_FSM:contr0 " "Info: Elaborating entity \"CONTROLLER_FSM\" for hierarchy \"CONTROLLER_FSM:contr0\"" {  } { { "DE0.vhd" "contr0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 315 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:arith0 " "Info: Elaborating entity \"ADDER\" for hierarchy \"ADDER:arith0\"" {  } { { "DE0.vhd" "arith0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 327 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATOR COMPARATOR:comp0 " "Info: Elaborating entity \"COMPARATOR\" for hierarchy \"COMPARATOR:comp0\"" {  } { { "DE0.vhd" "comp0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 331 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_SOURCE CLK_SOURCE:clk0 " "Info: Elaborating entity \"CLK_SOURCE\" for hierarchy \"CLK_SOURCE:clk0\"" {  } { { "DE0.vhd" "clk0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 335 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 1 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FL_DQ15_AM1 " "Warning: Inserted always-enabled tri-state buffer between \"FL_DQ15_AM1\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 1 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX0_DP " "Warning: Bidir \"HEX0_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 56 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX1_DP " "Warning: Bidir \"HEX1_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 57 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX2_DP " "Warning: Bidir \"HEX2_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 58 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX3_DP " "Warning: Bidir \"HEX3_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 59 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Warning: Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Warning: Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Warning: Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Warning: Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Warning: Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Warning: Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Warning: Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Warning: Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Warning: Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Warning: Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Warning: Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Warning: Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Warning: Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Warning: Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Warning: Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Warning: Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Warning: Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Warning: Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Warning: Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Warning: Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Warning: Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Warning: Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Warning: Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Warning: Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Warning: Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Warning: Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Warning: Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Warning: Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Warning: Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Warning: Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Warning: Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Warning: Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_RY " "Warning: Bidir \"FL_RY\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 27 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_WP_N " "Warning: Bidir \"FL_WP_N\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 29 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Warning: Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Warning: Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Warning: Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Warning: Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Warning: Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Warning: Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Warning: Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Warning: Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Warning: Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Warning: Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Warning: Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Warning: Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Warning: Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Warning: Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Warning: Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 1 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FL_BYTE_N GND pin " "Warning: The pin \"FL_BYTE_N\" is fed by GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 23 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FL_RST_N VCC pin " "Warning: The pin \"FL_RST_N\" is fed by VCC" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FL_WE_N VCC pin " "Warning: The pin \"FL_WE_N\" is fed by VCC" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 1 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SEG_DISPLAY:disp0\|D_FLIPFLOP:ff0\|Q SEG_DISPLAY:disp0\|HEX0_D " "Warning: Converted the fan-out from the tri-state buffer \"SEG_DISPLAY:disp0\|D_FLIPFLOP:ff0\|Q\" to the node \"SEG_DISPLAY:disp0\|HEX0_D\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop3\|Q REG_RE_ADDR\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop3\|Q\" to the node \"REG_RE_ADDR\[3\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop2\|Q REG_RE_ADDR\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop2\|Q\" to the node \"REG_RE_ADDR\[2\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop1\|Q REG_RE_ADDR\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop1\|Q\" to the node \"REG_RE_ADDR\[1\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop0\|Q REG_RE_ADDR\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop0\|Q\" to the node \"REG_RE_ADDR\[0\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "COMPARATOR:comp0\|DATA\[0\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"COMPARATOR:comp0\|DATA\[0\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]\" into an OR gate" {  } { { "COMPARATOR.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/COMPARATOR.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[1\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[1\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[2\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[2\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[3\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[3\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[4\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[4\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[5\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[5\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[6\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[6\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[7\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[7\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop0\|Q REGISTER_BANK:bank0\|D_INT\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop0\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[0\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop1\|Q REGISTER_BANK:bank0\|D_INT\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop1\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[1\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop2\|Q REGISTER_BANK:bank0\|D_INT\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop2\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[2\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop3\|Q REGISTER_BANK:bank0\|D_INT\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop3\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[3\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop4\|Q REGISTER_BANK:bank0\|D_INT\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop4\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[4\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop5\|Q REGISTER_BANK:bank0\|D_INT\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop5\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[5\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop6\|Q REGISTER_BANK:bank0\|D_INT\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop6\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[6\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop7\|Q REGISTER_BANK:bank0\|D_INT\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop7\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[7\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "FL_DQ15_AM1 " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"FL_DQ15_AM1\" is moved to its source" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 44 -1 0 } } { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 45 -1 0 } } { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 46 -1 0 } } { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 47 -1 0 } } { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 80 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 23 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 31 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 29 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 28 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 30 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 18 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 17 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|DO_NORMAL_RESET INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~_emulated INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|DO_NORMAL_RESET\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~_emulated\" and latch \"INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 1 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "FL_RST_N~synth " "Warning: Node \"FL_RST_N~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "FL_WE_N~synth " "Warning: Node \"FL_WE_N~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "FL_DQ15_AM1~synth " "Warning: Node \"FL_DQ15_AM1~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 1 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] VCC " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 1 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INSTRUCTION_READER:instr0\|CURR_STATE\[1\] Low " "Critical Warning: Register INSTRUCTION_READER:instr0\|CURR_STATE\[1\] will power up to Low" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 80 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INSTRUCTION_READER:instr0\|CURR_STATE\[2\] Low " "Critical Warning: Register INSTRUCTION_READER:instr0\|CURR_STATE\[2\] will power up to Low" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 80 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INSTRUCTION_READER:instr0\|CURR_STATE\[0\] High " "Critical Warning: Register INSTRUCTION_READER:instr0\|CURR_STATE\[0\] will power up to High" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 80 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 1 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.rst " "Info: Register \"CONTROLLER_FSM:contr0\|cs.rst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.wr1 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.wr1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.cp1 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.cp1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.d01 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.d01\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.d11 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.d11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.ad4 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.ad4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.eq4 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.eq4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.ju1 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.ju1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.cj2 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.cj2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.no1 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.no1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_Default " "Warning: Ignored assignments for entity \"DE0_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 1 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.map.smsg " "Info: Generated suppressed messages file F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "131 " "Warning: Design contains 131 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "Warning (15610): No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "Warning (15610): No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBCLK " "Warning (15610): No output dependent on input pin \"PS2_KBCLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBDAT " "Warning (15610): No output dependent on input pin \"PS2_KBDAT\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSCLK " "Warning (15610): No output dependent on input pin \"PS2_MSCLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSDAT " "Warning (15610): No output dependent on input pin \"PS2_MSDAT\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_TXD " "Warning (15610): No output dependent on input pin \"UART_TXD\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "Warning (15610): No output dependent on input pin \"UART_CTS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 40 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CLK " "Warning (15610): No output dependent on input pin \"SD_CLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CMD " "Warning (15610): No output dependent on input pin \"SD_CMD\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT0 " "Warning (15610): No output dependent on input pin \"SD_DAT0\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT3 " "Warning (15610): No output dependent on input pin \"SD_DAT3\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RW " "Warning (15610): No output dependent on input pin \"LCD_RW\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RS " "Warning (15610): No output dependent on input pin \"LCD_RS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_EN " "Warning (15610): No output dependent on input pin \"LCD_EN\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_BLON " "Warning (15610): No output dependent on input pin \"LCD_BLON\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_HS " "Warning (15610): No output dependent on input pin \"VGA_HS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_VS " "Warning (15610): No output dependent on input pin \"VGA_VS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 54 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CAS_N " "Warning (15610): No output dependent on input pin \"DRAM_CAS_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CS_N " "Warning (15610): No output dependent on input pin \"DRAM_CS_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "Warning (15610): No output dependent on input pin \"DRAM_CLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "Warning (15610): No output dependent on input pin \"DRAM_CKE\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 64 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA_0 " "Warning (15610): No output dependent on input pin \"DRAM_BA_0\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 65 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA_1 " "Warning (15610): No output dependent on input pin \"DRAM_BA_1\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_LDQM " "Warning (15610): No output dependent on input pin \"DRAM_LDQM\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 67 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_UDQM " "Warning (15610): No output dependent on input pin \"DRAM_UDQM\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_RAS_N " "Warning (15610): No output dependent on input pin \"DRAM_RAS_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_WE_N " "Warning (15610): No output dependent on input pin \"DRAM_WE_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 72 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 78 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 78 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKOUT\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKOUT\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 79 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKOUT\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKOUT\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 79 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 80 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 80 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKOUT\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKOUT\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 81 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKOUT\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKOUT\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 81 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[31\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[31\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[30\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[30\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[29\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[29\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[28\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[28\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[27\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[27\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[26\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[26\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[25\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[25\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[24\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[24\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[23\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[23\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[22\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[22\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[21\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[21\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[20\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[20\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[19\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[19\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[18\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[18\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[17\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[17\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[16\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[16\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[15\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[15\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[14\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[14\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[13\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[13\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[12\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[11\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[10\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[9\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[8\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[7\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[6\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[5\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[4\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[3\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[2\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[3\] " "Warning (15610): No output dependent on input pin \"VGA_G\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[2\] " "Warning (15610): No output dependent on input pin \"VGA_G\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[1\] " "Warning (15610): No output dependent on input pin \"VGA_G\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[0\] " "Warning (15610): No output dependent on input pin \"VGA_G\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[3\] " "Warning (15610): No output dependent on input pin \"VGA_R\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[2\] " "Warning (15610): No output dependent on input pin \"VGA_R\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[1\] " "Warning (15610): No output dependent on input pin \"VGA_R\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[0\] " "Warning (15610): No output dependent on input pin \"VGA_R\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[3\] " "Warning (15610): No output dependent on input pin \"VGA_B\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[2\] " "Warning (15610): No output dependent on input pin \"VGA_B\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[1\] " "Warning (15610): No output dependent on input pin \"VGA_B\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[0\] " "Warning (15610): No output dependent on input pin \"VGA_B\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[15\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[15\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[14\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[14\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[13\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[13\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[12\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[11\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[10\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[9\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[8\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[7\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[6\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[5\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[4\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[3\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[2\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[12\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[11\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[10\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[9\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[8\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[7\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[6\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[5\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[4\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[3\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[2\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "902 " "Info: Implemented 902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "133 " "Info: Implemented 133 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Info: Implemented 62 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Info: Implemented 57 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "650 " "Info: Implemented 650 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 10:44:45 2015 " "Info: Processing ended: Wed May 13 10:44:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
