[ General ]
# First 2 cores are Haswell other 6 Cores are Silvermont
Cores = 8

Threads_CORE0 = 2
Threads_CORE1 = 2
Threads_CORE2 = 2
Threads_CORE3 = 2
Threads_CORE4 = 2
Threads_CORE5 = 2
Threads_CORE6 = 2
Threads_CORE7 = 2

#These variabes will be changed per-execution 

FastForward=20000000
SchedulerMethod=3

#First testing all ideal conditions 
#DataCachePerfect=t << error coming from this
RecoverPenalty=0
ThreadQuantum=1k
ContextQuantum=1000k
ThreadSwitchPenalty=0
#I have no idea about this
RecoverKind=Writeback 
PrefetchHistorySize=20
#InstructionCachePerfect = t << error coming from this

[ Pipeline ]

# Definiting all Haswell first ... then Silvemont 
 
#oops did not define it per-core
FetchKind=TimeSlice 
DispatchKind=TimeSlice
IssueKind=TimeSlice
CommitKind=TimeSlice
#OccupancyStats=f

#percore things
#CORE0 - HASWELL
DecodeWidth_CORE0=5
IssueWidth_CORE0=8
DispatchWidth_CORE0=8
CommitWidth_CORE0=5

#CORE1 - HASWELL
DecodeWidth_CORE1=5
IssueWidth_CORE1=8
DispatchWidth_CORE1=8
CommitWidth_CORE1=5

#CORE2 -SILVERMONT
DecodeWidth_CORE2=1
IssueWidth_CORE2=6
DispatchWidth_CORE2=6
CommitWidth_CORE2=6

#CORE3 -SILVERMONT
DecodeWidth_CORE3=1
IssueWidth_CORE3=6
DispatchWidth_CORE3=6
CommitWidth_CORE3=6

#CORE4 -SILVERMONT
DecodeWidth_CORE4=1
IssueWidth_CORE4=6
DispatchWidth_CORE4=6
CommitWidth_CORE4=6

#CORE5 -SILVERMONT
DecodeWidth_CORE5=1
IssueWidth_CORE5=6
DispatchWidth_CORE5=6
CommitWidth_CORE5=6

#CORE6 -SILVERMONT
DecodeWidth_CORE6=1
IssueWidth_CORE6=6
DispatchWidth_CORE6=6
CommitWidth_CORE6=6

#CORE7 -SILVERMONT
DecodeWidth_CORE7=1
IssueWidth_CORE7=6
DispatchWidth_CORE7=6
CommitWidth_CORE7=6


[ Queues ]
#not percore
RobKind=Private
IqKind=Private
LsqKind=Private 
RfKind=Private

#CORE0-HASWELL
FetchQueueSize_CORE0=128
UopQueueSize_CORE0=56
RobSize_CORE0=192
IqSize_CORE0=40 
LsqSize_CORE0=114
RfIntSize_CORE0=168
RfFPSize_CORE0=168
RfXmmSize_CORE0=168


#CORE1-HASWELL
FetchQueueSize_CORE1=128
UopQueueSize_CORE1=56
RobSize_CORE1=192
IqSize_CORE1=40 
LsqSize_CORE1=114
RfIntSize_CORE1=168
RfFPSize_CORE1=168
RfXmmSize_CORE1=168


#CORE2-SILVERMONT
FetchQueueSize_CORE2=64
UopQueueSize_CORE2=32
RobSize_CORE2=32
IqSize_CORE2=32
LsqSize_CORE2=26
RfIntSize_CORE2=32
RfFPSize_CORE2=32
RFXmmSize_CORE2=32

#CORE3-SILVERMONT
FetchQueueSize_CORE3=64
UopQueueSize_CORE3=32
RobSize_CORE3=32
IqSize_CORE3=32
LsqSize_CORE3=26
RfIntSize_CORE3=32
RfFPSize_CORE3=32
RFXmmSize_CORE3=32

#CORE4-SILVERMONT
FetchQueueSize_CORE4=64
UopQueueSize_CORE4=32
RobSize_CORE4=32
IqSize_CORE4=32
LsqSize_CORE4=26
RfIntSize_CORE4=32
RfFPSize_CORE4=32
RFXmmSize_CORE4=32

#CORE5-SILVERMONT
FetchQueueSize_CORE5=64
UopQueueSize_CORE5=32
RobSize_CORE5=32
IqSize_CORE5=32
LsqSize_CORE5=26
RfIntSize_CORE5=32
RfFPSize_CORE5=32
RFXmmSize_CORE5=32

#CORE6-SILVERMONT
FetchQueueSize_CORE6=64
UopQueueSize_CORE6=32
RobSize_CORE6=32
IqSize_CORE6=32
LsqSize_CORE6=26
RfIntSize_CORE6=32
RfFPSize_CORE6=32
RFXmmSize_CORE6=32

#CORE7-SILVERMONT
FetchQueueSize_CORE7=64
UopQueueSize_CORE7=32
RobSize_CORE7=32
IqSize_CORE7=32
LsqSize_CORE7=26
RfIntSize_CORE7=32
RfFPSize_CORE7=32
RFXmmSize_CORE7=32

[ TraceCache ]

#CORE0- HASWELL
Present_CORE0=t
Sets_CORE0=256
Assoc_CORE0=8
TraceSize_CORE0=16
BranchMax_CORE0=4
QueueSize_CORE0=56

#CORE1- HASWELL
Present_CORE1=t
Sets_CORE1=256
Assoc_CORE1=8
TraceSize_CORE1=16
BranchMax_CORE1=4
QueueSize_CORE1=56

##SILVERMONT DOES NOT HAVE A TRACE-CACHE,(no uops direct decoding) 

#CORE2- SILVERMONT
Present_CORE2=f

#CORE3- SILVERMONT
Present_CORE3=f

#CORE4- SILVERMONT
Present_CORE4=f

#CORE5- SILVERMONT
Present_CORE5=f

#CORE6- SILVERMONT
Present_CORE6=f

#CORE7- SILVERMONT
Present_CORE7=f


[ BranchPredictor ]

#CORE0 HASWELL - using combined (tournament) predictor 
KIND_CORE0 = TwoLevel 
BTB.Sets_CORE0 = 512
BTB.Assoc_CORE0 = 8
Bimod.Size_CORE0 = 2048
Choice.Size_CORE0 =  2048
RAS.Size_CORE0 = 32
TwoLevel.L1Size_CORE0 = 2
TwoLevel.L2Size_CORE0 = 2048
TwoLevel.HistorySize_CORE0 = 16

#CORE1 HASWELL - using combined (tournament) predictor 
Kind_CORE1 = TwoLevel 
BTB.Sets_CORE1 = 512
BTB.Assoc_CORE1 = 8
Bimod.Size_CORE1 = 2048
Choice.Size_CORE1 =  2048
RAS.Size_CORE1 = 32
TwoLevel.L1Size_CORE1 = 2
TwoLevel.L2Size_CORE1 = 2048
TwoLevel.HistorySize_CORE1 = 16

#CORE2 SILVERMONT
Kind_CORE2=TwoLevel
BTB.Sets_CORE2 = 256
BTB.Assoc_CORE2 = 4
Bimod.Size_CORE2 = 1024
Choice.Size_CORE2 =  1024
RAS.Size_CORE2 = 16
TwoLevel.L1Size_CORE2 = 1
TwoLevel.L2Size_CORE2 = 1024
TwoLevel.HistorySize_CORE2 = 8

#CORE3 SILVERMONT
Kind_CORE3=TwoLevel
BTB.Sets_CORE3 = 256
BTB.Assoc_CORE3 = 4
Bimod.Size_CORE3 = 1024
Choice.Size_CORE3 =  1024
RAS.Size_CORE3 = 16
TwoLevel.L1Size_CORE3 = 1
TwoLevel.L2Size_CORE3 = 1024
TwoLevel.HistorySize_CORE3 = 8

#CORE4 SILVERMONT
Kind_CORE4=TwoLevel
BTB.Sets_CORE4 = 256
BTB.Assoc_CORE4 = 4
Bimod.Size_CORE4 = 1024
Choice.Size_CORE4 =  1024
RAS.Size_CORE4 = 16
TwoLevel.L1Size_CORE4 = 1
TwoLevel.L2Size_CORE4 = 1024
TwoLevel.HistorySize_CORE4 = 8

#CORE5 SILVERMONT
Kind_CORE5=TwoLevel
BTB.Sets_CORE5 = 256
BTB.Assoc_CORE5 = 4
Bimod.Size_CORE5 = 1024
Choice.Size_CORE5 =  1024
RAS.Size_CORE5 = 16
TwoLevel.L1Size_CORE5 = 1
TwoLevel.L2Size_CORE5 = 1024
TwoLevel.HistorySize_CORE5 = 8

#CORE6 SILVERMONT
Kind_CORE6=TwoLevel
BTB.Sets_CORE6 = 256
BTB.Assoc_CORE6 = 4
Bimod.Size_CORE6 = 1024
Choice.Size_CORE6 =  1024
RAS.Size_CORE6 = 16
TwoLevel.L1Size_CORE6 = 1
TwoLevel.L2Size_CORE6 = 1024
TwoLevel.HistorySize_CORE6 = 8

#CORE7 SILVERMONT
Kind_CORE7=TwoLevel
BTB.Sets_CORE7 = 256
BTB.Assoc_CORE7 = 4
Bimod.Size_CORE7 = 1024
Choice.Size_CORE7 =  1024
RAS.Size_CORE7 = 16
TwoLevel.L1Size_CORE7 = 1
TwoLevel.L2Size_CORE7 = 1024
TwoLevel.HistorySize_CORE7 = 8

[FunctionalUnits]

#CORE0 HASWELL
IntAdd.Count_CORE0=4
IntMult.Count_CORE0=4
IntDiv.Count_CORE0= 4
EffAddr.Count_CORE0= 4
#Fast AGU in HASWELL
EffAddr.OpLat_CORE0= 1 
EffAddr.IssueLat_CORE0 = 1
Logic.Count_CORE0=4
FloatSimple.Count_CORE0=3
FloatAdd.Count_CORE0=3
FloatComp.Count_CORE0=3
FloatMult.Count_CORE0=2
FloatDiv.Count_CORE0=1
FloatComplex.Count_CORE0=1
XMMIntAdd.Count_CORE0=2
XMMIntMult.Count_CORE0=2
XMMIntDiv.Count_CORE0=2
XMMLogic.Count_CORE0=2
XMMFloatAdd.Count_CORE0=2
XMMFloatComp.Count_CORE0=2    
XMMFloatMult.Count_CORE0=2    
XMMFloatDiv.Count_CORE0=2     
XMMFloatConv.Count_CORE0=2    
XMMFloatComplex.Count_CORE0=2

#CORE1 HASWELL
IntAdd.Count_CORE1=4
IntMult.Count_CORE1=4
IntDiv.Count_CORE1= 4
EffAddr.Count_CORE1= 4
#Fast AGU in HASWELL
EffAddr.OpLat_CORE1= 1 
EffAddr.IssueLat_CORE1 = 1
Logic.Count_CORE1=4
FloatSimple.Count_CORE1=3
FloatAdd.Count_CORE1=3
FloatComp.Count_CORE1=3
FloatMult.Count_CORE1=2
FloatDiv.Count_CORE1=1
FloatComplex.Count_CORE1=1
XMMIntAdd.Count_CORE1=2
XMMIntMult.Count_CORE1=2
XMMIntDiv.Count_CORE1=2
XMMLogic.Count_CORE1=2
XMMFloatAdd.Count_CORE1=2
XMMFloatComp.Count_CORE1=2    
XMMFloatMult.Count_CORE1=2    
XMMFloatDiv.Count_CORE1=2     
XMMFloatConv.Count_CORE1=2    
XMMFloatComplex.Count_CORE1=2 

#CORE2 SILVERMONT
IntAdd.Count_CORE2=2
IntMult.Count_CORE2=2
IntDiv.Count_CORE2= 2
EffAddr.Count_CORE2= 1
Logic.Count_CORE2=2
FloatSimple.Count_CORE2=1
FloatAdd.Count_CORE2=1
FloatComp.Count_CORE2=1
FloatMult.Count_CORE2=1
FloatDiv.Count_CORE2=1
FloatComplex.Count_CORE2=1
XMMIntAdd.Count_CORE2=1
XMMIntMult.Count_CORE2=1
XMMIntDiv.Count_CORE2=1
XMMLogic.Count_CORE2=1
XMMFloatAdd.Count_CORE2=1
XMMFloatComp.Count_CORE2=1   
XMMFloatMult.Count_CORE2=1    
XMMFloatDiv.Count_CORE2=1     
XMMFloatConv.Count_CORE2=1    
XMMFloatComplex.Count_CORE2=1

#CORE3 SILVERMONT
IntAdd.Count_CORE3=2
IntMult.Count_CORE3=2
IntDiv.Count_CORE3= 2
EffAddr.Count_CORE3= 1
Logic.Count_CORE3=2
FloatSimple.Count_CORE3=1
FloatAdd.Count_CORE3=1
FloatComp.Count_CORE3=1
FloatMult.Count_CORE3=1
FloatDiv.Count_CORE3=1
FloatComplex.Count_CORE3=1
XMMIntAdd.Count_CORE3=1
XMMIntMult.Count_CORE3=1
XMMIntDiv.Count_CORE3=1
XMMLogic.Count_CORE3=1
XMMFloatAdd.Count_CORE3=1
XMMFloatComp.Count_CORE3=1   
XMMFloatMult.Count_CORE3=1    
XMMFloatDiv.Count_CORE3=1     
XMMFloatConv.Count_CORE3=1    
XMMFloatComplex.Count_CORE3=1 


#CORE4 SILVERMONT
IntAdd.Count_CORE4=2
IntMult.Count_CORE4=2
IntDiv.Count_CORE4= 2
EffAddr.Count_CORE4= 1
Logic.Count_CORE4=2
FloatSimple.Count_CORE4=1
FloatAdd.Count_CORE4=1
FloatComp.Count_CORE4=1
FloatMult.Count_CORE4=1
FloatDiv.Count_CORE4=1
FloatComplex.Count_CORE4=1
XMMIntAdd.Count_CORE4=1
XMMIntMult.Count_CORE4=1
XMMIntDiv.Count_CORE4=1
XMMLogic.Count_CORE4=1
XMMFloatAdd.Count_CORE4=1
XMMFloatComp.Count_CORE4=1   
XMMFloatMult.Count_CORE4=1    
XMMFloatDiv.Count_CORE4=1     
XMMFloatConv.Count_CORE4=1    
XMMFloatComplex.Count_CORE4=1 

#CORE5 SILVERMONT
IntAdd.Count_CORE5=2
IntMult.Count_CORE5=2
IntDiv.Count_CORE5= 2
EffAddr.Count_CORE5= 1
Logic.Count_CORE5=2
FloatSimple.Count_CORE5=1
FloatAdd.Count_CORE5=1
FloatComp.Count_CORE5=1
FloatMult.Count_CORE5=1
FloatDiv.Count_CORE5=1
FloatComplex.Count_CORE5=1
XMMIntAdd.Count_CORE5=1
XMMIntMult.Count_CORE5=1
XMMIntDiv.Count_CORE5=1
XMMLogic.Count_CORE5=1
XMMFloatAdd.Count_CORE5=1
XMMFloatComp.Count_CORE5=1   
XMMFloatMult.Count_CORE5=1    
XMMFloatDiv.Count_CORE5=1     
XMMFloatConv.Count_CORE5=1    
XMMFloatComplex.Count_CORE5=1 

#CORE6 SILVERMONT
IntAdd.Count_CORE6=2
IntMult.Count_CORE6=2
IntDiv.Count_CORE6= 2
EffAddr.Count_CORE6= 1
Logic.Count_CORE6=2
FloatSimple.Count_CORE6=1
FloatAdd.Count_CORE6=1
FloatComp.Count_CORE6=1
FloatMult.Count_CORE6=1
FloatDiv.Count_CORE6=1
FloatComplex.Count_CORE6=1
XMMIntAdd.Count_CORE6=1
XMMIntMult.Count_CORE6=1
XMMIntDiv.Count_CORE6=1
XMMLogic.Count_CORE6=1
XMMFloatAdd.Count_CORE6=1
XMMFloatComp.Count_CORE6=1   
XMMFloatMult.Count_CORE6=1    
XMMFloatDiv.Count_CORE6=1     
XMMFloatConv.Count_CORE6=1    
XMMFloatComplex.Count_CORE6=1


#CORE7 SILVERMONT
IntAdd.Count_CORE7=2
IntMult.Count_CORE7=2
IntDiv.Count_CORE7= 2
EffAddr.Count_CORE7= 1
Logic.Count_CORE7=2
FloatSimple.Count_CORE7=1
FloatAdd.Count_CORE7=1
FloatComp.Count_CORE7=1
FloatMult.Count_CORE7=1
FloatDiv.Count_CORE7=1
FloatComplex.Count_CORE7=1
XMMIntAdd.Count_CORE7=1
XMMIntMult.Count_CORE7=1
XMMIntDiv.Count_CORE7=1
XMMLogic.Count_CORE7=1
XMMFloatAdd.Count_CORE7=1
XMMFloatComp.Count_CORE7=1   
XMMFloatMult.Count_CORE7=1    
XMMFloatDiv.Count_CORE7=1     
XMMFloatConv.Count_CORE7=1    
XMMFloatComplex.Count_CORE7=1 
