# RISC-V CPU fetch instructions to feed data into FIR engine

- Author: [陳冠晰/Vic Chen](https://github.com/vic9112)
- Performance: 12T/each Y <br> ![waveform](https://github.com/boledulab/2023-SOC-Design-/assets/137171415/0407440b-e152-4e26-8458-e52d8797d93a)
- Explanation: [Lab 4-2 Caravel FIR - Firmware Optimization down to amazing 16T](https://www.youtube.com/watch?v=woRaWWPfV6s&t=865s&ab_channel=soclab)
- Review by Jiin: [Lab4 Caravel FIR - Hardware/Software Co-optimization Explained](https://www.youtube.com/watch?v=HTsrrFHq8KE&t=1025s&ab_channel=soclab)

## Simulation for FIR
```sh
cd testbench/counter_la_fir
source run_clean
source run_sim
```
