

================================================================
== Vivado HLS Report for 'smvm'
================================================================
* Date:           Sun Jun  9 18:03:34 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        smvmProject
* Solution:       Loop2PU2C8values
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   97|   65|   97|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- loop1   |   64|   96|  8 ~ 12  |          -|          -|      8|    no    |
        | + loop2  |    4|    8|         5|          1|          1| 0 ~ 4 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    555|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        0|      -|     640|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     640|    773|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_663_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_6_fu_658_p2               |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_438_p2                 |     +    |      0|  0|  13|           4|           1|
    |k_1_1_fu_516_p2               |     +    |      0|  0|  39|          32|           2|
    |k_1_fu_490_p2                 |     +    |      0|  0|  39|          32|           1|
    |ytmp_1_1_fu_672_p2            |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_fu_667_p2              |     +    |      0|  0|  39|          32|          32|
    |exitcond_fu_432_p2            |   icmp   |      0|  0|  11|           4|           5|
    |sel_tmp1_fu_568_p2            |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp2_fu_548_p2            |   icmp   |      0|  0|   9|           3|           1|
    |sel_tmp3_fu_573_p2            |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp4_fu_553_p2            |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp6_fu_558_p2            |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp8_fu_563_p2            |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp_fu_543_p2             |   icmp   |      0|  0|   9|           3|           1|
    |tmp_3_1_fu_496_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_454_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran8to9_state4  |    or    |      0|  0|   2|           1|           1|
    |or_cond1_fu_600_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond2_fu_614_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond3_fu_636_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_586_p2             |    or    |      0|  0|   2|           1|           1|
    |newSel1_fu_592_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_606_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel3_fu_620_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel4_fu_628_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel5_fu_642_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel6_fu_650_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_578_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      6|  0| 555|         298|         448|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter4                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_values_load_0_phi_reg_388  |  44|          9|   32|        288|
    |i_reg_368                                       |   9|          2|    4|          8|
    |k1_reg_379                                      |   9|          2|   32|         64|
    |ytmp_lcssa_reg_421                              |   9|          2|   32|         64|
    |ytmp_reg_409                                    |   9|          2|   32|         64|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 122|         25|  134|        496|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_values_load_0_phi_reg_388  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_values_load_0_phi_reg_388  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_values_load_0_phi_reg_388  |  32|   0|   32|          0|
    |iFirstEl_load_reg_705                           |  32|   0|   32|          0|
    |i_1_reg_680                                     |   4|   0|    4|          0|
    |i_reg_368                                       |   4|   0|    4|          0|
    |k1_reg_379                                      |  32|   0|   32|          0|
    |newIndex_reg_775                                |  29|   0|   29|          0|
    |newSel6_reg_885                                 |  32|   0|   32|          0|
    |tmp_3_1_reg_771                                 |   1|   0|    1|          0|
    |tmp_3_reg_711                                   |   1|   0|    1|          0|
    |tmp_6_1_reg_900                                 |  32|   0|   32|          0|
    |tmp_6_reg_895                                   |  32|   0|   32|          0|
    |tmp_7_reg_715                                   |   3|   0|    3|          0|
    |tmp_reg_685                                     |   4|   0|   64|         60|
    |values_0_addr_reg_726                           |   1|   0|    1|          0|
    |values_1_addr_reg_731                           |   1|   0|    1|          0|
    |values_2_addr_reg_736                           |   1|   0|    1|          0|
    |values_3_addr_reg_741                           |   1|   0|    1|          0|
    |values_4_addr_reg_746                           |   1|   0|    1|          0|
    |values_5_addr_reg_751                           |   1|   0|    1|          0|
    |values_6_addr_reg_756                           |   1|   0|    1|          0|
    |values_7_addr_reg_761                           |   1|   0|    1|          0|
    |vector_load_1_reg_890                           |  32|   0|   32|          0|
    |vector_load_reg_880                             |  32|   0|   32|          0|
    |ytmp_lcssa_reg_421                              |  32|   0|   32|          0|
    |ytmp_reg_409                                    |  32|   0|   32|          0|
    |tmp_3_1_reg_771                                 |  64|  32|    1|          0|
    |tmp_3_reg_711                                   |  64|  32|    1|          0|
    |tmp_7_reg_715                                   |  64|  32|    3|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 640|  96|  513|         60|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_done              | out |    1| ap_ctrl_hs |     smvm     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     smvm     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     smvm     | return value |
|iFirstEl_address0    | out |    4|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_ce0         | out |    1|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_q0          |  in |   32|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_address1    | out |    4|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_ce1         | out |    1|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_q1          |  in |   32|  ap_memory |   iFirstEl   |     array    |
|iNonZeroEl_address0  | out |    4|  ap_memory |  iNonZeroEl  |     array    |
|iNonZeroEl_ce0       | out |    1|  ap_memory |  iNonZeroEl  |     array    |
|iNonZeroEl_q0        |  in |   32|  ap_memory |  iNonZeroEl  |     array    |
|iNonZeroEl_address1  | out |    4|  ap_memory |  iNonZeroEl  |     array    |
|iNonZeroEl_ce1       | out |    1|  ap_memory |  iNonZeroEl  |     array    |
|iNonZeroEl_q1        |  in |   32|  ap_memory |  iNonZeroEl  |     array    |
|values_0_address0    | out |    1|  ap_memory |   values_0   |     array    |
|values_0_ce0         | out |    1|  ap_memory |   values_0   |     array    |
|values_0_q0          |  in |   32|  ap_memory |   values_0   |     array    |
|values_0_address1    | out |    1|  ap_memory |   values_0   |     array    |
|values_0_ce1         | out |    1|  ap_memory |   values_0   |     array    |
|values_0_q1          |  in |   32|  ap_memory |   values_0   |     array    |
|values_1_address0    | out |    1|  ap_memory |   values_1   |     array    |
|values_1_ce0         | out |    1|  ap_memory |   values_1   |     array    |
|values_1_q0          |  in |   32|  ap_memory |   values_1   |     array    |
|values_1_address1    | out |    1|  ap_memory |   values_1   |     array    |
|values_1_ce1         | out |    1|  ap_memory |   values_1   |     array    |
|values_1_q1          |  in |   32|  ap_memory |   values_1   |     array    |
|values_2_address0    | out |    1|  ap_memory |   values_2   |     array    |
|values_2_ce0         | out |    1|  ap_memory |   values_2   |     array    |
|values_2_q0          |  in |   32|  ap_memory |   values_2   |     array    |
|values_2_address1    | out |    1|  ap_memory |   values_2   |     array    |
|values_2_ce1         | out |    1|  ap_memory |   values_2   |     array    |
|values_2_q1          |  in |   32|  ap_memory |   values_2   |     array    |
|values_3_address0    | out |    1|  ap_memory |   values_3   |     array    |
|values_3_ce0         | out |    1|  ap_memory |   values_3   |     array    |
|values_3_q0          |  in |   32|  ap_memory |   values_3   |     array    |
|values_3_address1    | out |    1|  ap_memory |   values_3   |     array    |
|values_3_ce1         | out |    1|  ap_memory |   values_3   |     array    |
|values_3_q1          |  in |   32|  ap_memory |   values_3   |     array    |
|values_4_address0    | out |    1|  ap_memory |   values_4   |     array    |
|values_4_ce0         | out |    1|  ap_memory |   values_4   |     array    |
|values_4_q0          |  in |   32|  ap_memory |   values_4   |     array    |
|values_4_address1    | out |    1|  ap_memory |   values_4   |     array    |
|values_4_ce1         | out |    1|  ap_memory |   values_4   |     array    |
|values_4_q1          |  in |   32|  ap_memory |   values_4   |     array    |
|values_5_address0    | out |    1|  ap_memory |   values_5   |     array    |
|values_5_ce0         | out |    1|  ap_memory |   values_5   |     array    |
|values_5_q0          |  in |   32|  ap_memory |   values_5   |     array    |
|values_5_address1    | out |    1|  ap_memory |   values_5   |     array    |
|values_5_ce1         | out |    1|  ap_memory |   values_5   |     array    |
|values_5_q1          |  in |   32|  ap_memory |   values_5   |     array    |
|values_6_address0    | out |    1|  ap_memory |   values_6   |     array    |
|values_6_ce0         | out |    1|  ap_memory |   values_6   |     array    |
|values_6_q0          |  in |   32|  ap_memory |   values_6   |     array    |
|values_6_address1    | out |    1|  ap_memory |   values_6   |     array    |
|values_6_ce1         | out |    1|  ap_memory |   values_6   |     array    |
|values_6_q1          |  in |   32|  ap_memory |   values_6   |     array    |
|values_7_address0    | out |    1|  ap_memory |   values_7   |     array    |
|values_7_ce0         | out |    1|  ap_memory |   values_7   |     array    |
|values_7_q0          |  in |   32|  ap_memory |   values_7   |     array    |
|values_7_address1    | out |    1|  ap_memory |   values_7   |     array    |
|values_7_ce1         | out |    1|  ap_memory |   values_7   |     array    |
|values_7_q1          |  in |   32|  ap_memory |   values_7   |     array    |
|mulRes_address0      | out |    3|  ap_memory |    mulRes    |     array    |
|mulRes_ce0           | out |    1|  ap_memory |    mulRes    |     array    |
|mulRes_we0           | out |    1|  ap_memory |    mulRes    |     array    |
|mulRes_d0            | out |   32|  ap_memory |    mulRes    |     array    |
|vector_address0      | out |    3|  ap_memory |    vector    |     array    |
|vector_ce0           | out |    1|  ap_memory |    vector    |     array    |
|vector_q0            |  in |   32|  ap_memory |    vector    |     array    |
|vector_address1      | out |    3|  ap_memory |    vector    |     array    |
|vector_ce1           | out |    1|  ap_memory |    vector    |     array    |
|vector_q1            |  in |   32|  ap_memory |    vector    |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

