Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 26 23:26:03 2023
| Host         : jing running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file C:/Users/86136/Desktop/timing_report.txt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 468 register/latch pins with no clock driven by root clock pin: cnt_reg[24]/C (HIGH)

dmem_inst/data_reg_0_255_0_0/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/CLK
pcpu_inst/cpu_state_reg/C
pcpu_inst/dst_regC1_reg[0]/C
pcpu_inst/dst_regC1_reg[10]/C
pcpu_inst/dst_regC1_reg[11]/C
pcpu_inst/dst_regC1_reg[12]/C
pcpu_inst/dst_regC1_reg[13]/C
pcpu_inst/dst_regC1_reg[14]/C
pcpu_inst/dst_regC1_reg[15]/C
pcpu_inst/dst_regC1_reg[1]/C
pcpu_inst/dst_regC1_reg[2]/C
pcpu_inst/dst_regC1_reg[3]/C
pcpu_inst/dst_regC1_reg[4]/C
pcpu_inst/dst_regC1_reg[5]/C
pcpu_inst/dst_regC1_reg[6]/C
pcpu_inst/dst_regC1_reg[7]/C
pcpu_inst/dst_regC1_reg[8]/C
pcpu_inst/dst_regC1_reg[9]/C
pcpu_inst/dst_regC2_reg[0]/C
pcpu_inst/dst_regC2_reg[10]/C
pcpu_inst/dst_regC2_reg[11]/C
pcpu_inst/dst_regC2_reg[12]/C
pcpu_inst/dst_regC2_reg[13]/C
pcpu_inst/dst_regC2_reg[14]/C
pcpu_inst/dst_regC2_reg[15]/C
pcpu_inst/dst_regC2_reg[1]/C
pcpu_inst/dst_regC2_reg[2]/C
pcpu_inst/dst_regC2_reg[3]/C
pcpu_inst/dst_regC2_reg[4]/C
pcpu_inst/dst_regC2_reg[5]/C
pcpu_inst/dst_regC2_reg[6]/C
pcpu_inst/dst_regC2_reg[7]/C
pcpu_inst/dst_regC2_reg[8]/C
pcpu_inst/dst_regC2_reg[9]/C
pcpu_inst/ex_input_reg[10]/C
pcpu_inst/ex_input_reg[11]/C
pcpu_inst/ex_input_reg[12]/C
pcpu_inst/ex_input_reg[13]/C
pcpu_inst/ex_input_reg[14]/C
pcpu_inst/ex_input_reg[15]/C
pcpu_inst/ex_input_reg[8]/C
pcpu_inst/ex_input_reg[9]/C
pcpu_inst/general_reg_reg[0][0]/C
pcpu_inst/general_reg_reg[0][10]/C
pcpu_inst/general_reg_reg[0][11]/C
pcpu_inst/general_reg_reg[0][12]/C
pcpu_inst/general_reg_reg[0][13]/C
pcpu_inst/general_reg_reg[0][14]/C
pcpu_inst/general_reg_reg[0][15]/C
pcpu_inst/general_reg_reg[0][1]/C
pcpu_inst/general_reg_reg[0][2]/C
pcpu_inst/general_reg_reg[0][3]/C
pcpu_inst/general_reg_reg[0][4]/C
pcpu_inst/general_reg_reg[0][5]/C
pcpu_inst/general_reg_reg[0][6]/C
pcpu_inst/general_reg_reg[0][7]/C
pcpu_inst/general_reg_reg[0][8]/C
pcpu_inst/general_reg_reg[0][9]/C
pcpu_inst/general_reg_reg[10][0]/C
pcpu_inst/general_reg_reg[10][10]/C
pcpu_inst/general_reg_reg[10][11]/C
pcpu_inst/general_reg_reg[10][12]/C
pcpu_inst/general_reg_reg[10][13]/C
pcpu_inst/general_reg_reg[10][14]/C
pcpu_inst/general_reg_reg[10][15]/C
pcpu_inst/general_reg_reg[10][1]/C
pcpu_inst/general_reg_reg[10][2]/C
pcpu_inst/general_reg_reg[10][3]/C
pcpu_inst/general_reg_reg[10][4]/C
pcpu_inst/general_reg_reg[10][5]/C
pcpu_inst/general_reg_reg[10][6]/C
pcpu_inst/general_reg_reg[10][7]/C
pcpu_inst/general_reg_reg[10][8]/C
pcpu_inst/general_reg_reg[10][9]/C
pcpu_inst/general_reg_reg[11][0]/C
pcpu_inst/general_reg_reg[11][10]/C
pcpu_inst/general_reg_reg[11][11]/C
pcpu_inst/general_reg_reg[11][12]/C
pcpu_inst/general_reg_reg[11][13]/C
pcpu_inst/general_reg_reg[11][14]/C
pcpu_inst/general_reg_reg[11][15]/C
pcpu_inst/general_reg_reg[11][1]/C
pcpu_inst/general_reg_reg[11][2]/C
pcpu_inst/general_reg_reg[11][3]/C
pcpu_inst/general_reg_reg[11][4]/C
pcpu_inst/general_reg_reg[11][5]/C
pcpu_inst/general_reg_reg[11][6]/C
pcpu_inst/general_reg_reg[11][7]/C
pcpu_inst/general_reg_reg[11][8]/C
pcpu_inst/general_reg_reg[11][9]/C
pcpu_inst/general_reg_reg[12][0]/C
pcpu_inst/general_reg_reg[12][10]/C
pcpu_inst/general_reg_reg[12][11]/C
pcpu_inst/general_reg_reg[12][12]/C
pcpu_inst/general_reg_reg[12][13]/C
pcpu_inst/general_reg_reg[12][14]/C
pcpu_inst/general_reg_reg[12][15]/C
pcpu_inst/general_reg_reg[12][1]/C
pcpu_inst/general_reg_reg[12][2]/C
pcpu_inst/general_reg_reg[12][3]/C
pcpu_inst/general_reg_reg[12][4]/C
pcpu_inst/general_reg_reg[12][5]/C
pcpu_inst/general_reg_reg[12][6]/C
pcpu_inst/general_reg_reg[12][7]/C
pcpu_inst/general_reg_reg[12][8]/C
pcpu_inst/general_reg_reg[12][9]/C
pcpu_inst/general_reg_reg[13][0]/C
pcpu_inst/general_reg_reg[13][10]/C
pcpu_inst/general_reg_reg[13][11]/C
pcpu_inst/general_reg_reg[13][12]/C
pcpu_inst/general_reg_reg[13][13]/C
pcpu_inst/general_reg_reg[13][14]/C
pcpu_inst/general_reg_reg[13][15]/C
pcpu_inst/general_reg_reg[13][1]/C
pcpu_inst/general_reg_reg[13][2]/C
pcpu_inst/general_reg_reg[13][3]/C
pcpu_inst/general_reg_reg[13][4]/C
pcpu_inst/general_reg_reg[13][5]/C
pcpu_inst/general_reg_reg[13][6]/C
pcpu_inst/general_reg_reg[13][7]/C
pcpu_inst/general_reg_reg[13][8]/C
pcpu_inst/general_reg_reg[13][9]/C
pcpu_inst/general_reg_reg[14][0]/C
pcpu_inst/general_reg_reg[14][10]/C
pcpu_inst/general_reg_reg[14][11]/C
pcpu_inst/general_reg_reg[14][12]/C
pcpu_inst/general_reg_reg[14][13]/C
pcpu_inst/general_reg_reg[14][14]/C
pcpu_inst/general_reg_reg[14][15]/C
pcpu_inst/general_reg_reg[14][1]/C
pcpu_inst/general_reg_reg[14][2]/C
pcpu_inst/general_reg_reg[14][3]/C
pcpu_inst/general_reg_reg[14][4]/C
pcpu_inst/general_reg_reg[14][5]/C
pcpu_inst/general_reg_reg[14][6]/C
pcpu_inst/general_reg_reg[14][7]/C
pcpu_inst/general_reg_reg[14][8]/C
pcpu_inst/general_reg_reg[14][9]/C
pcpu_inst/general_reg_reg[15][0]/C
pcpu_inst/general_reg_reg[15][10]/C
pcpu_inst/general_reg_reg[15][11]/C
pcpu_inst/general_reg_reg[15][12]/C
pcpu_inst/general_reg_reg[15][13]/C
pcpu_inst/general_reg_reg[15][14]/C
pcpu_inst/general_reg_reg[15][15]/C
pcpu_inst/general_reg_reg[15][1]/C
pcpu_inst/general_reg_reg[15][2]/C
pcpu_inst/general_reg_reg[15][3]/C
pcpu_inst/general_reg_reg[15][4]/C
pcpu_inst/general_reg_reg[15][5]/C
pcpu_inst/general_reg_reg[15][6]/C
pcpu_inst/general_reg_reg[15][7]/C
pcpu_inst/general_reg_reg[15][8]/C
pcpu_inst/general_reg_reg[15][9]/C
pcpu_inst/general_reg_reg[1][0]/C
pcpu_inst/general_reg_reg[1][10]/C
pcpu_inst/general_reg_reg[1][11]/C
pcpu_inst/general_reg_reg[1][12]/C
pcpu_inst/general_reg_reg[1][13]/C
pcpu_inst/general_reg_reg[1][14]/C
pcpu_inst/general_reg_reg[1][15]/C
pcpu_inst/general_reg_reg[1][1]/C
pcpu_inst/general_reg_reg[1][2]/C
pcpu_inst/general_reg_reg[1][3]/C
pcpu_inst/general_reg_reg[1][4]/C
pcpu_inst/general_reg_reg[1][5]/C
pcpu_inst/general_reg_reg[1][6]/C
pcpu_inst/general_reg_reg[1][7]/C
pcpu_inst/general_reg_reg[1][8]/C
pcpu_inst/general_reg_reg[1][9]/C
pcpu_inst/general_reg_reg[2][0]/C
pcpu_inst/general_reg_reg[2][10]/C
pcpu_inst/general_reg_reg[2][11]/C
pcpu_inst/general_reg_reg[2][12]/C
pcpu_inst/general_reg_reg[2][13]/C
pcpu_inst/general_reg_reg[2][14]/C
pcpu_inst/general_reg_reg[2][15]/C
pcpu_inst/general_reg_reg[2][1]/C
pcpu_inst/general_reg_reg[2][2]/C
pcpu_inst/general_reg_reg[2][3]/C
pcpu_inst/general_reg_reg[2][4]/C
pcpu_inst/general_reg_reg[2][5]/C
pcpu_inst/general_reg_reg[2][6]/C
pcpu_inst/general_reg_reg[2][7]/C
pcpu_inst/general_reg_reg[2][8]/C
pcpu_inst/general_reg_reg[2][9]/C
pcpu_inst/general_reg_reg[3][0]/C
pcpu_inst/general_reg_reg[3][10]/C
pcpu_inst/general_reg_reg[3][11]/C
pcpu_inst/general_reg_reg[3][12]/C
pcpu_inst/general_reg_reg[3][13]/C
pcpu_inst/general_reg_reg[3][14]/C
pcpu_inst/general_reg_reg[3][15]/C
pcpu_inst/general_reg_reg[3][1]/C
pcpu_inst/general_reg_reg[3][2]/C
pcpu_inst/general_reg_reg[3][3]/C
pcpu_inst/general_reg_reg[3][4]/C
pcpu_inst/general_reg_reg[3][5]/C
pcpu_inst/general_reg_reg[3][6]/C
pcpu_inst/general_reg_reg[3][7]/C
pcpu_inst/general_reg_reg[3][8]/C
pcpu_inst/general_reg_reg[3][9]/C
pcpu_inst/general_reg_reg[4][0]/C
pcpu_inst/general_reg_reg[4][10]/C
pcpu_inst/general_reg_reg[4][11]/C
pcpu_inst/general_reg_reg[4][12]/C
pcpu_inst/general_reg_reg[4][13]/C
pcpu_inst/general_reg_reg[4][14]/C
pcpu_inst/general_reg_reg[4][15]/C
pcpu_inst/general_reg_reg[4][1]/C
pcpu_inst/general_reg_reg[4][2]/C
pcpu_inst/general_reg_reg[4][3]/C
pcpu_inst/general_reg_reg[4][4]/C
pcpu_inst/general_reg_reg[4][5]/C
pcpu_inst/general_reg_reg[4][6]/C
pcpu_inst/general_reg_reg[4][7]/C
pcpu_inst/general_reg_reg[4][8]/C
pcpu_inst/general_reg_reg[4][9]/C
pcpu_inst/general_reg_reg[5][0]/C
pcpu_inst/general_reg_reg[5][10]/C
pcpu_inst/general_reg_reg[5][11]/C
pcpu_inst/general_reg_reg[5][12]/C
pcpu_inst/general_reg_reg[5][13]/C
pcpu_inst/general_reg_reg[5][14]/C
pcpu_inst/general_reg_reg[5][15]/C
pcpu_inst/general_reg_reg[5][1]/C
pcpu_inst/general_reg_reg[5][2]/C
pcpu_inst/general_reg_reg[5][3]/C
pcpu_inst/general_reg_reg[5][4]/C
pcpu_inst/general_reg_reg[5][5]/C
pcpu_inst/general_reg_reg[5][6]/C
pcpu_inst/general_reg_reg[5][7]/C
pcpu_inst/general_reg_reg[5][8]/C
pcpu_inst/general_reg_reg[5][9]/C
pcpu_inst/general_reg_reg[6][0]/C
pcpu_inst/general_reg_reg[6][10]/C
pcpu_inst/general_reg_reg[6][11]/C
pcpu_inst/general_reg_reg[6][12]/C
pcpu_inst/general_reg_reg[6][13]/C
pcpu_inst/general_reg_reg[6][14]/C
pcpu_inst/general_reg_reg[6][15]/C
pcpu_inst/general_reg_reg[6][1]/C
pcpu_inst/general_reg_reg[6][2]/C
pcpu_inst/general_reg_reg[6][3]/C
pcpu_inst/general_reg_reg[6][4]/C
pcpu_inst/general_reg_reg[6][5]/C
pcpu_inst/general_reg_reg[6][6]/C
pcpu_inst/general_reg_reg[6][7]/C
pcpu_inst/general_reg_reg[6][8]/C
pcpu_inst/general_reg_reg[6][9]/C
pcpu_inst/general_reg_reg[7][0]/C
pcpu_inst/general_reg_reg[7][10]/C
pcpu_inst/general_reg_reg[7][11]/C
pcpu_inst/general_reg_reg[7][12]/C
pcpu_inst/general_reg_reg[7][13]/C
pcpu_inst/general_reg_reg[7][14]/C
pcpu_inst/general_reg_reg[7][15]/C
pcpu_inst/general_reg_reg[7][1]/C
pcpu_inst/general_reg_reg[7][2]/C
pcpu_inst/general_reg_reg[7][3]/C
pcpu_inst/general_reg_reg[7][4]/C
pcpu_inst/general_reg_reg[7][5]/C
pcpu_inst/general_reg_reg[7][6]/C
pcpu_inst/general_reg_reg[7][7]/C
pcpu_inst/general_reg_reg[7][8]/C
pcpu_inst/general_reg_reg[7][9]/C
pcpu_inst/general_reg_reg[8][0]/C
pcpu_inst/general_reg_reg[8][10]/C
pcpu_inst/general_reg_reg[8][11]/C
pcpu_inst/general_reg_reg[8][12]/C
pcpu_inst/general_reg_reg[8][13]/C
pcpu_inst/general_reg_reg[8][14]/C
pcpu_inst/general_reg_reg[8][15]/C
pcpu_inst/general_reg_reg[8][1]/C
pcpu_inst/general_reg_reg[8][2]/C
pcpu_inst/general_reg_reg[8][3]/C
pcpu_inst/general_reg_reg[8][4]/C
pcpu_inst/general_reg_reg[8][5]/C
pcpu_inst/general_reg_reg[8][6]/C
pcpu_inst/general_reg_reg[8][7]/C
pcpu_inst/general_reg_reg[8][8]/C
pcpu_inst/general_reg_reg[8][9]/C
pcpu_inst/general_reg_reg[9][0]/C
pcpu_inst/general_reg_reg[9][10]/C
pcpu_inst/general_reg_reg[9][11]/C
pcpu_inst/general_reg_reg[9][12]/C
pcpu_inst/general_reg_reg[9][13]/C
pcpu_inst/general_reg_reg[9][14]/C
pcpu_inst/general_reg_reg[9][15]/C
pcpu_inst/general_reg_reg[9][1]/C
pcpu_inst/general_reg_reg[9][2]/C
pcpu_inst/general_reg_reg[9][3]/C
pcpu_inst/general_reg_reg[9][4]/C
pcpu_inst/general_reg_reg[9][5]/C
pcpu_inst/general_reg_reg[9][6]/C
pcpu_inst/general_reg_reg[9][7]/C
pcpu_inst/general_reg_reg[9][8]/C
pcpu_inst/general_reg_reg[9][9]/C
pcpu_inst/i_addr_reg[0]/C
pcpu_inst/i_addr_reg[1]/C
pcpu_inst/i_addr_reg[2]/C
pcpu_inst/i_addr_reg[3]/C
pcpu_inst/i_addr_reg[4]/C
pcpu_inst/i_addr_reg[5]/C
pcpu_inst/i_addr_reg[6]/C
pcpu_inst/i_addr_reg[7]/C
pcpu_inst/id_input_reg[0]/C
pcpu_inst/id_input_reg[10]/C
pcpu_inst/id_input_reg[11]/C
pcpu_inst/id_input_reg[12]/C
pcpu_inst/id_input_reg[13]/C
pcpu_inst/id_input_reg[14]/C
pcpu_inst/id_input_reg[15]/C
pcpu_inst/id_input_reg[1]/C
pcpu_inst/id_input_reg[2]/C
pcpu_inst/id_input_reg[3]/C
pcpu_inst/id_input_reg[4]/C
pcpu_inst/id_input_reg[5]/C
pcpu_inst/id_input_reg[6]/C
pcpu_inst/id_input_reg[7]/C
pcpu_inst/id_input_reg[8]/C
pcpu_inst/id_input_reg[9]/C
pcpu_inst/mem_input_reg[10]/C
pcpu_inst/mem_input_reg[11]/C
pcpu_inst/mem_input_reg[12]/C
pcpu_inst/mem_input_reg[13]/C
pcpu_inst/mem_input_reg[14]/C
pcpu_inst/mem_input_reg[15]/C
pcpu_inst/mem_input_reg[8]/C
pcpu_inst/mem_input_reg[9]/C
pcpu_inst/nf_reg/C
pcpu_inst/src_regA_reg[0]/C
pcpu_inst/src_regA_reg[10]/C
pcpu_inst/src_regA_reg[11]/C
pcpu_inst/src_regA_reg[12]/C
pcpu_inst/src_regA_reg[13]/C
pcpu_inst/src_regA_reg[14]/C
pcpu_inst/src_regA_reg[15]/C
pcpu_inst/src_regA_reg[1]/C
pcpu_inst/src_regA_reg[2]/C
pcpu_inst/src_regA_reg[3]/C
pcpu_inst/src_regA_reg[4]/C
pcpu_inst/src_regA_reg[5]/C
pcpu_inst/src_regA_reg[6]/C
pcpu_inst/src_regA_reg[7]/C
pcpu_inst/src_regA_reg[8]/C
pcpu_inst/src_regA_reg[9]/C
pcpu_inst/src_regB_reg[0]/C
pcpu_inst/src_regB_reg[10]/C
pcpu_inst/src_regB_reg[11]/C
pcpu_inst/src_regB_reg[12]/C
pcpu_inst/src_regB_reg[13]/C
pcpu_inst/src_regB_reg[14]/C
pcpu_inst/src_regB_reg[15]/C
pcpu_inst/src_regB_reg[1]/C
pcpu_inst/src_regB_reg[2]/C
pcpu_inst/src_regB_reg[3]/C
pcpu_inst/src_regB_reg[4]/C
pcpu_inst/src_regB_reg[5]/C
pcpu_inst/src_regB_reg[6]/C
pcpu_inst/src_regB_reg[7]/C
pcpu_inst/src_regB_reg[8]/C
pcpu_inst/src_regB_reg[9]/C
pcpu_inst/store_reg1_reg[0]/C
pcpu_inst/store_reg1_reg[10]/C
pcpu_inst/store_reg1_reg[11]/C
pcpu_inst/store_reg1_reg[12]/C
pcpu_inst/store_reg1_reg[13]/C
pcpu_inst/store_reg1_reg[14]/C
pcpu_inst/store_reg1_reg[15]/C
pcpu_inst/store_reg1_reg[1]/C
pcpu_inst/store_reg1_reg[2]/C
pcpu_inst/store_reg1_reg[3]/C
pcpu_inst/store_reg1_reg[4]/C
pcpu_inst/store_reg1_reg[5]/C
pcpu_inst/store_reg1_reg[6]/C
pcpu_inst/store_reg1_reg[7]/C
pcpu_inst/store_reg1_reg[8]/C
pcpu_inst/store_reg1_reg[9]/C
pcpu_inst/store_reg2_reg[0]/C
pcpu_inst/store_reg2_reg[10]/C
pcpu_inst/store_reg2_reg[11]/C
pcpu_inst/store_reg2_reg[12]/C
pcpu_inst/store_reg2_reg[13]/C
pcpu_inst/store_reg2_reg[14]/C
pcpu_inst/store_reg2_reg[15]/C
pcpu_inst/store_reg2_reg[1]/C
pcpu_inst/store_reg2_reg[2]/C
pcpu_inst/store_reg2_reg[3]/C
pcpu_inst/store_reg2_reg[4]/C
pcpu_inst/store_reg2_reg[5]/C
pcpu_inst/store_reg2_reg[6]/C
pcpu_inst/store_reg2_reg[7]/C
pcpu_inst/store_reg2_reg[8]/C
pcpu_inst/store_reg2_reg[9]/C
pcpu_inst/wb_input_reg[10]/C
pcpu_inst/wb_input_reg[11]/C
pcpu_inst/wb_input_reg[12]/C
pcpu_inst/wb_input_reg[13]/C
pcpu_inst/wb_input_reg[14]/C
pcpu_inst/wb_input_reg[15]/C
pcpu_inst/wb_input_reg[8]/C
pcpu_inst/wb_input_reg[9]/C
pcpu_inst/wena_reg/C
pcpu_inst/zf_reg/C

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line45/cnt_reg[14]/C (HIGH)

nolabel_line45/seg7_addr_reg[0]/C
nolabel_line45/seg7_addr_reg[1]/C
nolabel_line45/seg7_addr_reg[2]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1854 pins that are not constrained for maximum delay. (HIGH)

dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/I
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/WE
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/I
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/WE
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/I
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/WE
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/I
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/WE
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/I
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/WE
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/I
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/WE
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/I
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/WE
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/I
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/WE
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/I
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/WE
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/I
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/WE
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/I
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/WE
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/I
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/WE
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/I
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/WE
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/I
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/WE
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/I
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/WE
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/I
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/WE
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/I
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/WE
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/I
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/WE
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/I
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/WE
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/I
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/WE
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/I
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/WE
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/I
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/WE
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/I
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/WE
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/I
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/WE
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/I
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/WE
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/I
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/WE
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/I
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/WE
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/I
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/WE
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/I
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/WE
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/I
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/WE
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/I
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/WE
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/I
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/WE
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/I
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/WE
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/I
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/WE
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/I
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/WE
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/I
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/WE
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/I
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/WE
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/I
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/WE
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/I
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/WE
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/I
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/WE
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/I
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/WE
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/I
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/WE
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/I
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/WE
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/I
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/WE
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/I
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/WE
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/I
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/WE
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/I
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/WE
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/I
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/WE
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/I
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/WE
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/I
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/WE
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/I
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/WE
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/I
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/WE
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/I
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/WE
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/I
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/WE
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/I
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/WE
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/I
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/WE
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/I
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/WE
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/I
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/WE
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/I
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/WE
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/I
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/WE
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/I
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/WE
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/I
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/WE
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/I
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/WE
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/I
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/WE
nolabel_line45/seg7_addr_reg[0]/CLR
nolabel_line45/seg7_addr_reg[0]/D
nolabel_line45/seg7_addr_reg[1]/CLR
nolabel_line45/seg7_addr_reg[1]/D
nolabel_line45/seg7_addr_reg[2]/CLR
nolabel_line45/seg7_addr_reg[2]/D
pcpu_inst/cpu_state_reg/D
pcpu_inst/dst_regC1_reg[0]/CE
pcpu_inst/dst_regC1_reg[0]/CLR
pcpu_inst/dst_regC1_reg[0]/D
pcpu_inst/dst_regC1_reg[10]/CE
pcpu_inst/dst_regC1_reg[10]/CLR
pcpu_inst/dst_regC1_reg[10]/D
pcpu_inst/dst_regC1_reg[11]/CE
pcpu_inst/dst_regC1_reg[11]/CLR
pcpu_inst/dst_regC1_reg[11]/D
pcpu_inst/dst_regC1_reg[12]/CE
pcpu_inst/dst_regC1_reg[12]/CLR
pcpu_inst/dst_regC1_reg[12]/D
pcpu_inst/dst_regC1_reg[13]/CE
pcpu_inst/dst_regC1_reg[13]/CLR
pcpu_inst/dst_regC1_reg[13]/D
pcpu_inst/dst_regC1_reg[14]/CE
pcpu_inst/dst_regC1_reg[14]/CLR
pcpu_inst/dst_regC1_reg[14]/D
pcpu_inst/dst_regC1_reg[15]/CE
pcpu_inst/dst_regC1_reg[15]/CLR
pcpu_inst/dst_regC1_reg[15]/D
pcpu_inst/dst_regC1_reg[1]/CE
pcpu_inst/dst_regC1_reg[1]/CLR
pcpu_inst/dst_regC1_reg[1]/D
pcpu_inst/dst_regC1_reg[2]/CE
pcpu_inst/dst_regC1_reg[2]/CLR
pcpu_inst/dst_regC1_reg[2]/D
pcpu_inst/dst_regC1_reg[3]/CE
pcpu_inst/dst_regC1_reg[3]/CLR
pcpu_inst/dst_regC1_reg[3]/D
pcpu_inst/dst_regC1_reg[4]/CE
pcpu_inst/dst_regC1_reg[4]/CLR
pcpu_inst/dst_regC1_reg[4]/D
pcpu_inst/dst_regC1_reg[5]/CE
pcpu_inst/dst_regC1_reg[5]/CLR
pcpu_inst/dst_regC1_reg[5]/D
pcpu_inst/dst_regC1_reg[6]/CE
pcpu_inst/dst_regC1_reg[6]/CLR
pcpu_inst/dst_regC1_reg[6]/D
pcpu_inst/dst_regC1_reg[7]/CE
pcpu_inst/dst_regC1_reg[7]/CLR
pcpu_inst/dst_regC1_reg[7]/D
pcpu_inst/dst_regC1_reg[8]/CE
pcpu_inst/dst_regC1_reg[8]/CLR
pcpu_inst/dst_regC1_reg[8]/D
pcpu_inst/dst_regC1_reg[9]/CE
pcpu_inst/dst_regC1_reg[9]/CLR
pcpu_inst/dst_regC1_reg[9]/D
pcpu_inst/dst_regC2_reg[0]/CE
pcpu_inst/dst_regC2_reg[0]/CLR
pcpu_inst/dst_regC2_reg[0]/D
pcpu_inst/dst_regC2_reg[10]/CE
pcpu_inst/dst_regC2_reg[10]/CLR
pcpu_inst/dst_regC2_reg[10]/D
pcpu_inst/dst_regC2_reg[11]/CE
pcpu_inst/dst_regC2_reg[11]/CLR
pcpu_inst/dst_regC2_reg[11]/D
pcpu_inst/dst_regC2_reg[12]/CE
pcpu_inst/dst_regC2_reg[12]/CLR
pcpu_inst/dst_regC2_reg[12]/D
pcpu_inst/dst_regC2_reg[13]/CE
pcpu_inst/dst_regC2_reg[13]/CLR
pcpu_inst/dst_regC2_reg[13]/D
pcpu_inst/dst_regC2_reg[14]/CE
pcpu_inst/dst_regC2_reg[14]/CLR
pcpu_inst/dst_regC2_reg[14]/D
pcpu_inst/dst_regC2_reg[15]/CE
pcpu_inst/dst_regC2_reg[15]/CLR
pcpu_inst/dst_regC2_reg[15]/D
pcpu_inst/dst_regC2_reg[1]/CE
pcpu_inst/dst_regC2_reg[1]/CLR
pcpu_inst/dst_regC2_reg[1]/D
pcpu_inst/dst_regC2_reg[2]/CE
pcpu_inst/dst_regC2_reg[2]/CLR
pcpu_inst/dst_regC2_reg[2]/D
pcpu_inst/dst_regC2_reg[3]/CE
pcpu_inst/dst_regC2_reg[3]/CLR
pcpu_inst/dst_regC2_reg[3]/D
pcpu_inst/dst_regC2_reg[4]/CE
pcpu_inst/dst_regC2_reg[4]/CLR
pcpu_inst/dst_regC2_reg[4]/D
pcpu_inst/dst_regC2_reg[5]/CE
pcpu_inst/dst_regC2_reg[5]/CLR
pcpu_inst/dst_regC2_reg[5]/D
pcpu_inst/dst_regC2_reg[6]/CE
pcpu_inst/dst_regC2_reg[6]/CLR
pcpu_inst/dst_regC2_reg[6]/D
pcpu_inst/dst_regC2_reg[7]/CE
pcpu_inst/dst_regC2_reg[7]/CLR
pcpu_inst/dst_regC2_reg[7]/D
pcpu_inst/dst_regC2_reg[8]/CE
pcpu_inst/dst_regC2_reg[8]/CLR
pcpu_inst/dst_regC2_reg[8]/D
pcpu_inst/dst_regC2_reg[9]/CE
pcpu_inst/dst_regC2_reg[9]/CLR
pcpu_inst/dst_regC2_reg[9]/D
pcpu_inst/ex_input_reg[10]/CE
pcpu_inst/ex_input_reg[10]/CLR
pcpu_inst/ex_input_reg[10]/D
pcpu_inst/ex_input_reg[11]/CE
pcpu_inst/ex_input_reg[11]/CLR
pcpu_inst/ex_input_reg[11]/D
pcpu_inst/ex_input_reg[12]/CE
pcpu_inst/ex_input_reg[12]/CLR
pcpu_inst/ex_input_reg[12]/D
pcpu_inst/ex_input_reg[13]/CE
pcpu_inst/ex_input_reg[13]/CLR
pcpu_inst/ex_input_reg[13]/D
pcpu_inst/ex_input_reg[14]/CE
pcpu_inst/ex_input_reg[14]/CLR
pcpu_inst/ex_input_reg[14]/D
pcpu_inst/ex_input_reg[15]/CE
pcpu_inst/ex_input_reg[15]/CLR
pcpu_inst/ex_input_reg[15]/D
pcpu_inst/ex_input_reg[8]/CE
pcpu_inst/ex_input_reg[8]/CLR
pcpu_inst/ex_input_reg[8]/D
pcpu_inst/ex_input_reg[9]/CE
pcpu_inst/ex_input_reg[9]/CLR
pcpu_inst/ex_input_reg[9]/D
pcpu_inst/general_reg_reg[0][0]/CE
pcpu_inst/general_reg_reg[0][0]/CLR
pcpu_inst/general_reg_reg[0][0]/D
pcpu_inst/general_reg_reg[0][10]/CE
pcpu_inst/general_reg_reg[0][10]/CLR
pcpu_inst/general_reg_reg[0][10]/D
pcpu_inst/general_reg_reg[0][11]/CE
pcpu_inst/general_reg_reg[0][11]/CLR
pcpu_inst/general_reg_reg[0][11]/D
pcpu_inst/general_reg_reg[0][12]/CE
pcpu_inst/general_reg_reg[0][12]/CLR
pcpu_inst/general_reg_reg[0][12]/D
pcpu_inst/general_reg_reg[0][13]/CE
pcpu_inst/general_reg_reg[0][13]/CLR
pcpu_inst/general_reg_reg[0][13]/D
pcpu_inst/general_reg_reg[0][14]/CE
pcpu_inst/general_reg_reg[0][14]/CLR
pcpu_inst/general_reg_reg[0][14]/D
pcpu_inst/general_reg_reg[0][15]/CE
pcpu_inst/general_reg_reg[0][15]/CLR
pcpu_inst/general_reg_reg[0][15]/D
pcpu_inst/general_reg_reg[0][1]/CE
pcpu_inst/general_reg_reg[0][1]/CLR
pcpu_inst/general_reg_reg[0][1]/D
pcpu_inst/general_reg_reg[0][2]/CE
pcpu_inst/general_reg_reg[0][2]/CLR
pcpu_inst/general_reg_reg[0][2]/D
pcpu_inst/general_reg_reg[0][3]/CE
pcpu_inst/general_reg_reg[0][3]/CLR
pcpu_inst/general_reg_reg[0][3]/D
pcpu_inst/general_reg_reg[0][4]/CE
pcpu_inst/general_reg_reg[0][4]/CLR
pcpu_inst/general_reg_reg[0][4]/D
pcpu_inst/general_reg_reg[0][5]/CE
pcpu_inst/general_reg_reg[0][5]/CLR
pcpu_inst/general_reg_reg[0][5]/D
pcpu_inst/general_reg_reg[0][6]/CE
pcpu_inst/general_reg_reg[0][6]/CLR
pcpu_inst/general_reg_reg[0][6]/D
pcpu_inst/general_reg_reg[0][7]/CE
pcpu_inst/general_reg_reg[0][7]/CLR
pcpu_inst/general_reg_reg[0][7]/D
pcpu_inst/general_reg_reg[0][8]/CE
pcpu_inst/general_reg_reg[0][8]/CLR
pcpu_inst/general_reg_reg[0][8]/D
pcpu_inst/general_reg_reg[0][9]/CE
pcpu_inst/general_reg_reg[0][9]/CLR
pcpu_inst/general_reg_reg[0][9]/D
pcpu_inst/general_reg_reg[10][0]/CE
pcpu_inst/general_reg_reg[10][0]/CLR
pcpu_inst/general_reg_reg[10][0]/D
pcpu_inst/general_reg_reg[10][10]/CE
pcpu_inst/general_reg_reg[10][10]/CLR
pcpu_inst/general_reg_reg[10][10]/D
pcpu_inst/general_reg_reg[10][11]/CE
pcpu_inst/general_reg_reg[10][11]/CLR
pcpu_inst/general_reg_reg[10][11]/D
pcpu_inst/general_reg_reg[10][12]/CE
pcpu_inst/general_reg_reg[10][12]/CLR
pcpu_inst/general_reg_reg[10][12]/D
pcpu_inst/general_reg_reg[10][13]/CE
pcpu_inst/general_reg_reg[10][13]/CLR
pcpu_inst/general_reg_reg[10][13]/D
pcpu_inst/general_reg_reg[10][14]/CE
pcpu_inst/general_reg_reg[10][14]/CLR
pcpu_inst/general_reg_reg[10][14]/D
pcpu_inst/general_reg_reg[10][15]/CE
pcpu_inst/general_reg_reg[10][15]/CLR
pcpu_inst/general_reg_reg[10][15]/D
pcpu_inst/general_reg_reg[10][1]/CE
pcpu_inst/general_reg_reg[10][1]/CLR
pcpu_inst/general_reg_reg[10][1]/D
pcpu_inst/general_reg_reg[10][2]/CE
pcpu_inst/general_reg_reg[10][2]/CLR
pcpu_inst/general_reg_reg[10][2]/D
pcpu_inst/general_reg_reg[10][3]/CE
pcpu_inst/general_reg_reg[10][3]/CLR
pcpu_inst/general_reg_reg[10][3]/D
pcpu_inst/general_reg_reg[10][4]/CE
pcpu_inst/general_reg_reg[10][4]/CLR
pcpu_inst/general_reg_reg[10][4]/D
pcpu_inst/general_reg_reg[10][5]/CE
pcpu_inst/general_reg_reg[10][5]/CLR
pcpu_inst/general_reg_reg[10][5]/D
pcpu_inst/general_reg_reg[10][6]/CE
pcpu_inst/general_reg_reg[10][6]/CLR
pcpu_inst/general_reg_reg[10][6]/D
pcpu_inst/general_reg_reg[10][7]/CE
pcpu_inst/general_reg_reg[10][7]/CLR
pcpu_inst/general_reg_reg[10][7]/D
pcpu_inst/general_reg_reg[10][8]/CE
pcpu_inst/general_reg_reg[10][8]/CLR
pcpu_inst/general_reg_reg[10][8]/D
pcpu_inst/general_reg_reg[10][9]/CE
pcpu_inst/general_reg_reg[10][9]/CLR
pcpu_inst/general_reg_reg[10][9]/D
pcpu_inst/general_reg_reg[11][0]/CE
pcpu_inst/general_reg_reg[11][0]/CLR
pcpu_inst/general_reg_reg[11][0]/D
pcpu_inst/general_reg_reg[11][10]/CE
pcpu_inst/general_reg_reg[11][10]/CLR
pcpu_inst/general_reg_reg[11][10]/D
pcpu_inst/general_reg_reg[11][11]/CE
pcpu_inst/general_reg_reg[11][11]/CLR
pcpu_inst/general_reg_reg[11][11]/D
pcpu_inst/general_reg_reg[11][12]/CE
pcpu_inst/general_reg_reg[11][12]/CLR
pcpu_inst/general_reg_reg[11][12]/D
pcpu_inst/general_reg_reg[11][13]/CE
pcpu_inst/general_reg_reg[11][13]/CLR
pcpu_inst/general_reg_reg[11][13]/D
pcpu_inst/general_reg_reg[11][14]/CE
pcpu_inst/general_reg_reg[11][14]/CLR
pcpu_inst/general_reg_reg[11][14]/D
pcpu_inst/general_reg_reg[11][15]/CE
pcpu_inst/general_reg_reg[11][15]/CLR
pcpu_inst/general_reg_reg[11][15]/D
pcpu_inst/general_reg_reg[11][1]/CE
pcpu_inst/general_reg_reg[11][1]/CLR
pcpu_inst/general_reg_reg[11][1]/D
pcpu_inst/general_reg_reg[11][2]/CE
pcpu_inst/general_reg_reg[11][2]/CLR
pcpu_inst/general_reg_reg[11][2]/D
pcpu_inst/general_reg_reg[11][3]/CE
pcpu_inst/general_reg_reg[11][3]/CLR
pcpu_inst/general_reg_reg[11][3]/D
pcpu_inst/general_reg_reg[11][4]/CE
pcpu_inst/general_reg_reg[11][4]/CLR
pcpu_inst/general_reg_reg[11][4]/D
pcpu_inst/general_reg_reg[11][5]/CE
pcpu_inst/general_reg_reg[11][5]/CLR
pcpu_inst/general_reg_reg[11][5]/D
pcpu_inst/general_reg_reg[11][6]/CE
pcpu_inst/general_reg_reg[11][6]/CLR
pcpu_inst/general_reg_reg[11][6]/D
pcpu_inst/general_reg_reg[11][7]/CE
pcpu_inst/general_reg_reg[11][7]/CLR
pcpu_inst/general_reg_reg[11][7]/D
pcpu_inst/general_reg_reg[11][8]/CE
pcpu_inst/general_reg_reg[11][8]/CLR
pcpu_inst/general_reg_reg[11][8]/D
pcpu_inst/general_reg_reg[11][9]/CE
pcpu_inst/general_reg_reg[11][9]/CLR
pcpu_inst/general_reg_reg[11][9]/D
pcpu_inst/general_reg_reg[12][0]/CE
pcpu_inst/general_reg_reg[12][0]/CLR
pcpu_inst/general_reg_reg[12][0]/D
pcpu_inst/general_reg_reg[12][10]/CE
pcpu_inst/general_reg_reg[12][10]/CLR
pcpu_inst/general_reg_reg[12][10]/D
pcpu_inst/general_reg_reg[12][11]/CE
pcpu_inst/general_reg_reg[12][11]/CLR
pcpu_inst/general_reg_reg[12][11]/D
pcpu_inst/general_reg_reg[12][12]/CE
pcpu_inst/general_reg_reg[12][12]/CLR
pcpu_inst/general_reg_reg[12][12]/D
pcpu_inst/general_reg_reg[12][13]/CE
pcpu_inst/general_reg_reg[12][13]/CLR
pcpu_inst/general_reg_reg[12][13]/D
pcpu_inst/general_reg_reg[12][14]/CE
pcpu_inst/general_reg_reg[12][14]/CLR
pcpu_inst/general_reg_reg[12][14]/D
pcpu_inst/general_reg_reg[12][15]/CE
pcpu_inst/general_reg_reg[12][15]/CLR
pcpu_inst/general_reg_reg[12][15]/D
pcpu_inst/general_reg_reg[12][1]/CE
pcpu_inst/general_reg_reg[12][1]/CLR
pcpu_inst/general_reg_reg[12][1]/D
pcpu_inst/general_reg_reg[12][2]/CE
pcpu_inst/general_reg_reg[12][2]/CLR
pcpu_inst/general_reg_reg[12][2]/D
pcpu_inst/general_reg_reg[12][3]/CE
pcpu_inst/general_reg_reg[12][3]/CLR
pcpu_inst/general_reg_reg[12][3]/D
pcpu_inst/general_reg_reg[12][4]/CE
pcpu_inst/general_reg_reg[12][4]/CLR
pcpu_inst/general_reg_reg[12][4]/D
pcpu_inst/general_reg_reg[12][5]/CE
pcpu_inst/general_reg_reg[12][5]/CLR
pcpu_inst/general_reg_reg[12][5]/D
pcpu_inst/general_reg_reg[12][6]/CE
pcpu_inst/general_reg_reg[12][6]/CLR
pcpu_inst/general_reg_reg[12][6]/D
pcpu_inst/general_reg_reg[12][7]/CE
pcpu_inst/general_reg_reg[12][7]/CLR
pcpu_inst/general_reg_reg[12][7]/D
pcpu_inst/general_reg_reg[12][8]/CE
pcpu_inst/general_reg_reg[12][8]/CLR
pcpu_inst/general_reg_reg[12][8]/D
pcpu_inst/general_reg_reg[12][9]/CE
pcpu_inst/general_reg_reg[12][9]/CLR
pcpu_inst/general_reg_reg[12][9]/D
pcpu_inst/general_reg_reg[13][0]/CE
pcpu_inst/general_reg_reg[13][0]/CLR
pcpu_inst/general_reg_reg[13][0]/D
pcpu_inst/general_reg_reg[13][10]/CE
pcpu_inst/general_reg_reg[13][10]/CLR
pcpu_inst/general_reg_reg[13][10]/D
pcpu_inst/general_reg_reg[13][11]/CE
pcpu_inst/general_reg_reg[13][11]/CLR
pcpu_inst/general_reg_reg[13][11]/D
pcpu_inst/general_reg_reg[13][12]/CE
pcpu_inst/general_reg_reg[13][12]/CLR
pcpu_inst/general_reg_reg[13][12]/D
pcpu_inst/general_reg_reg[13][13]/CE
pcpu_inst/general_reg_reg[13][13]/CLR
pcpu_inst/general_reg_reg[13][13]/D
pcpu_inst/general_reg_reg[13][14]/CE
pcpu_inst/general_reg_reg[13][14]/CLR
pcpu_inst/general_reg_reg[13][14]/D
pcpu_inst/general_reg_reg[13][15]/CE
pcpu_inst/general_reg_reg[13][15]/CLR
pcpu_inst/general_reg_reg[13][15]/D
pcpu_inst/general_reg_reg[13][1]/CE
pcpu_inst/general_reg_reg[13][1]/CLR
pcpu_inst/general_reg_reg[13][1]/D
pcpu_inst/general_reg_reg[13][2]/CE
pcpu_inst/general_reg_reg[13][2]/CLR
pcpu_inst/general_reg_reg[13][2]/D
pcpu_inst/general_reg_reg[13][3]/CE
pcpu_inst/general_reg_reg[13][3]/CLR
pcpu_inst/general_reg_reg[13][3]/D
pcpu_inst/general_reg_reg[13][4]/CE
pcpu_inst/general_reg_reg[13][4]/CLR
pcpu_inst/general_reg_reg[13][4]/D
pcpu_inst/general_reg_reg[13][5]/CE
pcpu_inst/general_reg_reg[13][5]/CLR
pcpu_inst/general_reg_reg[13][5]/D
pcpu_inst/general_reg_reg[13][6]/CE
pcpu_inst/general_reg_reg[13][6]/CLR
pcpu_inst/general_reg_reg[13][6]/D
pcpu_inst/general_reg_reg[13][7]/CE
pcpu_inst/general_reg_reg[13][7]/CLR
pcpu_inst/general_reg_reg[13][7]/D
pcpu_inst/general_reg_reg[13][8]/CE
pcpu_inst/general_reg_reg[13][8]/CLR
pcpu_inst/general_reg_reg[13][8]/D
pcpu_inst/general_reg_reg[13][9]/CE
pcpu_inst/general_reg_reg[13][9]/CLR
pcpu_inst/general_reg_reg[13][9]/D
pcpu_inst/general_reg_reg[14][0]/CE
pcpu_inst/general_reg_reg[14][0]/CLR
pcpu_inst/general_reg_reg[14][0]/D
pcpu_inst/general_reg_reg[14][10]/CE
pcpu_inst/general_reg_reg[14][10]/CLR
pcpu_inst/general_reg_reg[14][10]/D
pcpu_inst/general_reg_reg[14][11]/CE
pcpu_inst/general_reg_reg[14][11]/CLR
pcpu_inst/general_reg_reg[14][11]/D
pcpu_inst/general_reg_reg[14][12]/CE
pcpu_inst/general_reg_reg[14][12]/CLR
pcpu_inst/general_reg_reg[14][12]/D
pcpu_inst/general_reg_reg[14][13]/CE
pcpu_inst/general_reg_reg[14][13]/CLR
pcpu_inst/general_reg_reg[14][13]/D
pcpu_inst/general_reg_reg[14][14]/CE
pcpu_inst/general_reg_reg[14][14]/CLR
pcpu_inst/general_reg_reg[14][14]/D
pcpu_inst/general_reg_reg[14][15]/CE
pcpu_inst/general_reg_reg[14][15]/CLR
pcpu_inst/general_reg_reg[14][15]/D
pcpu_inst/general_reg_reg[14][1]/CE
pcpu_inst/general_reg_reg[14][1]/CLR
pcpu_inst/general_reg_reg[14][1]/D
pcpu_inst/general_reg_reg[14][2]/CE
pcpu_inst/general_reg_reg[14][2]/CLR
pcpu_inst/general_reg_reg[14][2]/D
pcpu_inst/general_reg_reg[14][3]/CE
pcpu_inst/general_reg_reg[14][3]/CLR
pcpu_inst/general_reg_reg[14][3]/D
pcpu_inst/general_reg_reg[14][4]/CE
pcpu_inst/general_reg_reg[14][4]/CLR
pcpu_inst/general_reg_reg[14][4]/D
pcpu_inst/general_reg_reg[14][5]/CE
pcpu_inst/general_reg_reg[14][5]/CLR
pcpu_inst/general_reg_reg[14][5]/D
pcpu_inst/general_reg_reg[14][6]/CE
pcpu_inst/general_reg_reg[14][6]/CLR
pcpu_inst/general_reg_reg[14][6]/D
pcpu_inst/general_reg_reg[14][7]/CE
pcpu_inst/general_reg_reg[14][7]/CLR
pcpu_inst/general_reg_reg[14][7]/D
pcpu_inst/general_reg_reg[14][8]/CE
pcpu_inst/general_reg_reg[14][8]/CLR
pcpu_inst/general_reg_reg[14][8]/D
pcpu_inst/general_reg_reg[14][9]/CE
pcpu_inst/general_reg_reg[14][9]/CLR
pcpu_inst/general_reg_reg[14][9]/D
pcpu_inst/general_reg_reg[15][0]/CE
pcpu_inst/general_reg_reg[15][0]/CLR
pcpu_inst/general_reg_reg[15][0]/D
pcpu_inst/general_reg_reg[15][10]/CE
pcpu_inst/general_reg_reg[15][10]/CLR
pcpu_inst/general_reg_reg[15][10]/D
pcpu_inst/general_reg_reg[15][11]/CE
pcpu_inst/general_reg_reg[15][11]/CLR
pcpu_inst/general_reg_reg[15][11]/D
pcpu_inst/general_reg_reg[15][12]/CE
pcpu_inst/general_reg_reg[15][12]/CLR
pcpu_inst/general_reg_reg[15][12]/D
pcpu_inst/general_reg_reg[15][13]/CE
pcpu_inst/general_reg_reg[15][13]/CLR
pcpu_inst/general_reg_reg[15][13]/D
pcpu_inst/general_reg_reg[15][14]/CE
pcpu_inst/general_reg_reg[15][14]/CLR
pcpu_inst/general_reg_reg[15][14]/D
pcpu_inst/general_reg_reg[15][15]/CE
pcpu_inst/general_reg_reg[15][15]/CLR
pcpu_inst/general_reg_reg[15][15]/D
pcpu_inst/general_reg_reg[15][1]/CE
pcpu_inst/general_reg_reg[15][1]/CLR
pcpu_inst/general_reg_reg[15][1]/D
pcpu_inst/general_reg_reg[15][2]/CE
pcpu_inst/general_reg_reg[15][2]/CLR
pcpu_inst/general_reg_reg[15][2]/D
pcpu_inst/general_reg_reg[15][3]/CE
pcpu_inst/general_reg_reg[15][3]/CLR
pcpu_inst/general_reg_reg[15][3]/D
pcpu_inst/general_reg_reg[15][4]/CE
pcpu_inst/general_reg_reg[15][4]/CLR
pcpu_inst/general_reg_reg[15][4]/D
pcpu_inst/general_reg_reg[15][5]/CE
pcpu_inst/general_reg_reg[15][5]/CLR
pcpu_inst/general_reg_reg[15][5]/D
pcpu_inst/general_reg_reg[15][6]/CE
pcpu_inst/general_reg_reg[15][6]/CLR
pcpu_inst/general_reg_reg[15][6]/D
pcpu_inst/general_reg_reg[15][7]/CE
pcpu_inst/general_reg_reg[15][7]/CLR
pcpu_inst/general_reg_reg[15][7]/D
pcpu_inst/general_reg_reg[15][8]/CE
pcpu_inst/general_reg_reg[15][8]/CLR
pcpu_inst/general_reg_reg[15][8]/D
pcpu_inst/general_reg_reg[15][9]/CE
pcpu_inst/general_reg_reg[15][9]/CLR
pcpu_inst/general_reg_reg[15][9]/D
pcpu_inst/general_reg_reg[1][0]/CE
pcpu_inst/general_reg_reg[1][0]/CLR
pcpu_inst/general_reg_reg[1][0]/D
pcpu_inst/general_reg_reg[1][10]/CE
pcpu_inst/general_reg_reg[1][10]/CLR
pcpu_inst/general_reg_reg[1][10]/D
pcpu_inst/general_reg_reg[1][11]/CE
pcpu_inst/general_reg_reg[1][11]/CLR
pcpu_inst/general_reg_reg[1][11]/D
pcpu_inst/general_reg_reg[1][12]/CE
pcpu_inst/general_reg_reg[1][12]/CLR
pcpu_inst/general_reg_reg[1][12]/D
pcpu_inst/general_reg_reg[1][13]/CE
pcpu_inst/general_reg_reg[1][13]/CLR
pcpu_inst/general_reg_reg[1][13]/D
pcpu_inst/general_reg_reg[1][14]/CE
pcpu_inst/general_reg_reg[1][14]/CLR
pcpu_inst/general_reg_reg[1][14]/D
pcpu_inst/general_reg_reg[1][15]/CE
pcpu_inst/general_reg_reg[1][15]/CLR
pcpu_inst/general_reg_reg[1][15]/D
pcpu_inst/general_reg_reg[1][1]/CE
pcpu_inst/general_reg_reg[1][1]/CLR
pcpu_inst/general_reg_reg[1][1]/D
pcpu_inst/general_reg_reg[1][2]/CE
pcpu_inst/general_reg_reg[1][2]/CLR
pcpu_inst/general_reg_reg[1][2]/D
pcpu_inst/general_reg_reg[1][3]/CE
pcpu_inst/general_reg_reg[1][3]/CLR
pcpu_inst/general_reg_reg[1][3]/D
pcpu_inst/general_reg_reg[1][4]/CE
pcpu_inst/general_reg_reg[1][4]/CLR
pcpu_inst/general_reg_reg[1][4]/D
pcpu_inst/general_reg_reg[1][5]/CE
pcpu_inst/general_reg_reg[1][5]/CLR
pcpu_inst/general_reg_reg[1][5]/D
pcpu_inst/general_reg_reg[1][6]/CE
pcpu_inst/general_reg_reg[1][6]/CLR
pcpu_inst/general_reg_reg[1][6]/D
pcpu_inst/general_reg_reg[1][7]/CE
pcpu_inst/general_reg_reg[1][7]/CLR
pcpu_inst/general_reg_reg[1][7]/D
pcpu_inst/general_reg_reg[1][8]/CE
pcpu_inst/general_reg_reg[1][8]/CLR
pcpu_inst/general_reg_reg[1][8]/D
pcpu_inst/general_reg_reg[1][9]/CE
pcpu_inst/general_reg_reg[1][9]/CLR
pcpu_inst/general_reg_reg[1][9]/D
pcpu_inst/general_reg_reg[2][0]/CE
pcpu_inst/general_reg_reg[2][0]/CLR
pcpu_inst/general_reg_reg[2][0]/D
pcpu_inst/general_reg_reg[2][10]/CE
pcpu_inst/general_reg_reg[2][10]/CLR
pcpu_inst/general_reg_reg[2][10]/D
pcpu_inst/general_reg_reg[2][11]/CE
pcpu_inst/general_reg_reg[2][11]/CLR
pcpu_inst/general_reg_reg[2][11]/D
pcpu_inst/general_reg_reg[2][12]/CE
pcpu_inst/general_reg_reg[2][12]/CLR
pcpu_inst/general_reg_reg[2][12]/D
pcpu_inst/general_reg_reg[2][13]/CE
pcpu_inst/general_reg_reg[2][13]/CLR
pcpu_inst/general_reg_reg[2][13]/D
pcpu_inst/general_reg_reg[2][14]/CE
pcpu_inst/general_reg_reg[2][14]/CLR
pcpu_inst/general_reg_reg[2][14]/D
pcpu_inst/general_reg_reg[2][15]/CE
pcpu_inst/general_reg_reg[2][15]/CLR
pcpu_inst/general_reg_reg[2][15]/D
pcpu_inst/general_reg_reg[2][1]/CE
pcpu_inst/general_reg_reg[2][1]/CLR
pcpu_inst/general_reg_reg[2][1]/D
pcpu_inst/general_reg_reg[2][2]/CE
pcpu_inst/general_reg_reg[2][2]/CLR
pcpu_inst/general_reg_reg[2][2]/D
pcpu_inst/general_reg_reg[2][3]/CE
pcpu_inst/general_reg_reg[2][3]/CLR
pcpu_inst/general_reg_reg[2][3]/D
pcpu_inst/general_reg_reg[2][4]/CE
pcpu_inst/general_reg_reg[2][4]/CLR
pcpu_inst/general_reg_reg[2][4]/D
pcpu_inst/general_reg_reg[2][5]/CE
pcpu_inst/general_reg_reg[2][5]/CLR
pcpu_inst/general_reg_reg[2][5]/D
pcpu_inst/general_reg_reg[2][6]/CE
pcpu_inst/general_reg_reg[2][6]/CLR
pcpu_inst/general_reg_reg[2][6]/D
pcpu_inst/general_reg_reg[2][7]/CE
pcpu_inst/general_reg_reg[2][7]/CLR
pcpu_inst/general_reg_reg[2][7]/D
pcpu_inst/general_reg_reg[2][8]/CE
pcpu_inst/general_reg_reg[2][8]/CLR
pcpu_inst/general_reg_reg[2][8]/D
pcpu_inst/general_reg_reg[2][9]/CE
pcpu_inst/general_reg_reg[2][9]/CLR
pcpu_inst/general_reg_reg[2][9]/D
pcpu_inst/general_reg_reg[3][0]/CE
pcpu_inst/general_reg_reg[3][0]/CLR
pcpu_inst/general_reg_reg[3][0]/D
pcpu_inst/general_reg_reg[3][10]/CE
pcpu_inst/general_reg_reg[3][10]/CLR
pcpu_inst/general_reg_reg[3][10]/D
pcpu_inst/general_reg_reg[3][11]/CE
pcpu_inst/general_reg_reg[3][11]/CLR
pcpu_inst/general_reg_reg[3][11]/D
pcpu_inst/general_reg_reg[3][12]/CE
pcpu_inst/general_reg_reg[3][12]/CLR
pcpu_inst/general_reg_reg[3][12]/D
pcpu_inst/general_reg_reg[3][13]/CE
pcpu_inst/general_reg_reg[3][13]/CLR
pcpu_inst/general_reg_reg[3][13]/D
pcpu_inst/general_reg_reg[3][14]/CE
pcpu_inst/general_reg_reg[3][14]/CLR
pcpu_inst/general_reg_reg[3][14]/D
pcpu_inst/general_reg_reg[3][15]/CE
pcpu_inst/general_reg_reg[3][15]/CLR
pcpu_inst/general_reg_reg[3][15]/D
pcpu_inst/general_reg_reg[3][1]/CE
pcpu_inst/general_reg_reg[3][1]/CLR
pcpu_inst/general_reg_reg[3][1]/D
pcpu_inst/general_reg_reg[3][2]/CE
pcpu_inst/general_reg_reg[3][2]/CLR
pcpu_inst/general_reg_reg[3][2]/D
pcpu_inst/general_reg_reg[3][3]/CE
pcpu_inst/general_reg_reg[3][3]/CLR
pcpu_inst/general_reg_reg[3][3]/D
pcpu_inst/general_reg_reg[3][4]/CE
pcpu_inst/general_reg_reg[3][4]/CLR
pcpu_inst/general_reg_reg[3][4]/D
pcpu_inst/general_reg_reg[3][5]/CE
pcpu_inst/general_reg_reg[3][5]/CLR
pcpu_inst/general_reg_reg[3][5]/D
pcpu_inst/general_reg_reg[3][6]/CE
pcpu_inst/general_reg_reg[3][6]/CLR
pcpu_inst/general_reg_reg[3][6]/D
pcpu_inst/general_reg_reg[3][7]/CE
pcpu_inst/general_reg_reg[3][7]/CLR
pcpu_inst/general_reg_reg[3][7]/D
pcpu_inst/general_reg_reg[3][8]/CE
pcpu_inst/general_reg_reg[3][8]/CLR
pcpu_inst/general_reg_reg[3][8]/D
pcpu_inst/general_reg_reg[3][9]/CE
pcpu_inst/general_reg_reg[3][9]/CLR
pcpu_inst/general_reg_reg[3][9]/D
pcpu_inst/general_reg_reg[4][0]/CE
pcpu_inst/general_reg_reg[4][0]/CLR
pcpu_inst/general_reg_reg[4][0]/D
pcpu_inst/general_reg_reg[4][10]/CE
pcpu_inst/general_reg_reg[4][10]/CLR
pcpu_inst/general_reg_reg[4][10]/D
pcpu_inst/general_reg_reg[4][11]/CE
pcpu_inst/general_reg_reg[4][11]/CLR
pcpu_inst/general_reg_reg[4][11]/D
pcpu_inst/general_reg_reg[4][12]/CE
pcpu_inst/general_reg_reg[4][12]/CLR
pcpu_inst/general_reg_reg[4][12]/D
pcpu_inst/general_reg_reg[4][13]/CE
pcpu_inst/general_reg_reg[4][13]/CLR
pcpu_inst/general_reg_reg[4][13]/D
pcpu_inst/general_reg_reg[4][14]/CE
pcpu_inst/general_reg_reg[4][14]/CLR
pcpu_inst/general_reg_reg[4][14]/D
pcpu_inst/general_reg_reg[4][15]/CE
pcpu_inst/general_reg_reg[4][15]/CLR
pcpu_inst/general_reg_reg[4][15]/D
pcpu_inst/general_reg_reg[4][1]/CE
pcpu_inst/general_reg_reg[4][1]/CLR
pcpu_inst/general_reg_reg[4][1]/D
pcpu_inst/general_reg_reg[4][2]/CE
pcpu_inst/general_reg_reg[4][2]/CLR
pcpu_inst/general_reg_reg[4][2]/D
pcpu_inst/general_reg_reg[4][3]/CE
pcpu_inst/general_reg_reg[4][3]/CLR
pcpu_inst/general_reg_reg[4][3]/D
pcpu_inst/general_reg_reg[4][4]/CE
pcpu_inst/general_reg_reg[4][4]/CLR
pcpu_inst/general_reg_reg[4][4]/D
pcpu_inst/general_reg_reg[4][5]/CE
pcpu_inst/general_reg_reg[4][5]/CLR
pcpu_inst/general_reg_reg[4][5]/D
pcpu_inst/general_reg_reg[4][6]/CE
pcpu_inst/general_reg_reg[4][6]/CLR
pcpu_inst/general_reg_reg[4][6]/D
pcpu_inst/general_reg_reg[4][7]/CE
pcpu_inst/general_reg_reg[4][7]/CLR
pcpu_inst/general_reg_reg[4][7]/D
pcpu_inst/general_reg_reg[4][8]/CE
pcpu_inst/general_reg_reg[4][8]/CLR
pcpu_inst/general_reg_reg[4][8]/D
pcpu_inst/general_reg_reg[4][9]/CE
pcpu_inst/general_reg_reg[4][9]/CLR
pcpu_inst/general_reg_reg[4][9]/D
pcpu_inst/general_reg_reg[5][0]/CE
pcpu_inst/general_reg_reg[5][0]/CLR
pcpu_inst/general_reg_reg[5][0]/D
pcpu_inst/general_reg_reg[5][10]/CE
pcpu_inst/general_reg_reg[5][10]/CLR
pcpu_inst/general_reg_reg[5][10]/D
pcpu_inst/general_reg_reg[5][11]/CE
pcpu_inst/general_reg_reg[5][11]/CLR
pcpu_inst/general_reg_reg[5][11]/D
pcpu_inst/general_reg_reg[5][12]/CE
pcpu_inst/general_reg_reg[5][12]/CLR
pcpu_inst/general_reg_reg[5][12]/D
pcpu_inst/general_reg_reg[5][13]/CE
pcpu_inst/general_reg_reg[5][13]/CLR
pcpu_inst/general_reg_reg[5][13]/D
pcpu_inst/general_reg_reg[5][14]/CE
pcpu_inst/general_reg_reg[5][14]/CLR
pcpu_inst/general_reg_reg[5][14]/D
pcpu_inst/general_reg_reg[5][15]/CE
pcpu_inst/general_reg_reg[5][15]/CLR
pcpu_inst/general_reg_reg[5][15]/D
pcpu_inst/general_reg_reg[5][1]/CE
pcpu_inst/general_reg_reg[5][1]/CLR
pcpu_inst/general_reg_reg[5][1]/D
pcpu_inst/general_reg_reg[5][2]/CE
pcpu_inst/general_reg_reg[5][2]/CLR
pcpu_inst/general_reg_reg[5][2]/D
pcpu_inst/general_reg_reg[5][3]/CE
pcpu_inst/general_reg_reg[5][3]/CLR
pcpu_inst/general_reg_reg[5][3]/D
pcpu_inst/general_reg_reg[5][4]/CE
pcpu_inst/general_reg_reg[5][4]/CLR
pcpu_inst/general_reg_reg[5][4]/D
pcpu_inst/general_reg_reg[5][5]/CE
pcpu_inst/general_reg_reg[5][5]/CLR
pcpu_inst/general_reg_reg[5][5]/D
pcpu_inst/general_reg_reg[5][6]/CE
pcpu_inst/general_reg_reg[5][6]/CLR
pcpu_inst/general_reg_reg[5][6]/D
pcpu_inst/general_reg_reg[5][7]/CE
pcpu_inst/general_reg_reg[5][7]/CLR
pcpu_inst/general_reg_reg[5][7]/D
pcpu_inst/general_reg_reg[5][8]/CE
pcpu_inst/general_reg_reg[5][8]/CLR
pcpu_inst/general_reg_reg[5][8]/D
pcpu_inst/general_reg_reg[5][9]/CE
pcpu_inst/general_reg_reg[5][9]/CLR
pcpu_inst/general_reg_reg[5][9]/D
pcpu_inst/general_reg_reg[6][0]/CE
pcpu_inst/general_reg_reg[6][0]/CLR
pcpu_inst/general_reg_reg[6][0]/D
pcpu_inst/general_reg_reg[6][10]/CE
pcpu_inst/general_reg_reg[6][10]/CLR
pcpu_inst/general_reg_reg[6][10]/D
pcpu_inst/general_reg_reg[6][11]/CE
pcpu_inst/general_reg_reg[6][11]/CLR
pcpu_inst/general_reg_reg[6][11]/D
pcpu_inst/general_reg_reg[6][12]/CE
pcpu_inst/general_reg_reg[6][12]/CLR
pcpu_inst/general_reg_reg[6][12]/D
pcpu_inst/general_reg_reg[6][13]/CE
pcpu_inst/general_reg_reg[6][13]/CLR
pcpu_inst/general_reg_reg[6][13]/D
pcpu_inst/general_reg_reg[6][14]/CE
pcpu_inst/general_reg_reg[6][14]/CLR
pcpu_inst/general_reg_reg[6][14]/D
pcpu_inst/general_reg_reg[6][15]/CE
pcpu_inst/general_reg_reg[6][15]/CLR
pcpu_inst/general_reg_reg[6][15]/D
pcpu_inst/general_reg_reg[6][1]/CE
pcpu_inst/general_reg_reg[6][1]/CLR
pcpu_inst/general_reg_reg[6][1]/D
pcpu_inst/general_reg_reg[6][2]/CE
pcpu_inst/general_reg_reg[6][2]/CLR
pcpu_inst/general_reg_reg[6][2]/D
pcpu_inst/general_reg_reg[6][3]/CE
pcpu_inst/general_reg_reg[6][3]/CLR
pcpu_inst/general_reg_reg[6][3]/D
pcpu_inst/general_reg_reg[6][4]/CE
pcpu_inst/general_reg_reg[6][4]/CLR
pcpu_inst/general_reg_reg[6][4]/D
pcpu_inst/general_reg_reg[6][5]/CE
pcpu_inst/general_reg_reg[6][5]/CLR
pcpu_inst/general_reg_reg[6][5]/D
pcpu_inst/general_reg_reg[6][6]/CE
pcpu_inst/general_reg_reg[6][6]/CLR
pcpu_inst/general_reg_reg[6][6]/D
pcpu_inst/general_reg_reg[6][7]/CE
pcpu_inst/general_reg_reg[6][7]/CLR
pcpu_inst/general_reg_reg[6][7]/D
pcpu_inst/general_reg_reg[6][8]/CE
pcpu_inst/general_reg_reg[6][8]/CLR
pcpu_inst/general_reg_reg[6][8]/D
pcpu_inst/general_reg_reg[6][9]/CE
pcpu_inst/general_reg_reg[6][9]/CLR
pcpu_inst/general_reg_reg[6][9]/D
pcpu_inst/general_reg_reg[7][0]/CE
pcpu_inst/general_reg_reg[7][0]/CLR
pcpu_inst/general_reg_reg[7][0]/D
pcpu_inst/general_reg_reg[7][10]/CE
pcpu_inst/general_reg_reg[7][10]/CLR
pcpu_inst/general_reg_reg[7][10]/D
pcpu_inst/general_reg_reg[7][11]/CE
pcpu_inst/general_reg_reg[7][11]/CLR
pcpu_inst/general_reg_reg[7][11]/D
pcpu_inst/general_reg_reg[7][12]/CE
pcpu_inst/general_reg_reg[7][12]/CLR
pcpu_inst/general_reg_reg[7][12]/D
pcpu_inst/general_reg_reg[7][13]/CE
pcpu_inst/general_reg_reg[7][13]/CLR
pcpu_inst/general_reg_reg[7][13]/D
pcpu_inst/general_reg_reg[7][14]/CE
pcpu_inst/general_reg_reg[7][14]/CLR
pcpu_inst/general_reg_reg[7][14]/D
pcpu_inst/general_reg_reg[7][15]/CE
pcpu_inst/general_reg_reg[7][15]/CLR
pcpu_inst/general_reg_reg[7][15]/D
pcpu_inst/general_reg_reg[7][1]/CE
pcpu_inst/general_reg_reg[7][1]/CLR
pcpu_inst/general_reg_reg[7][1]/D
pcpu_inst/general_reg_reg[7][2]/CE
pcpu_inst/general_reg_reg[7][2]/CLR
pcpu_inst/general_reg_reg[7][2]/D
pcpu_inst/general_reg_reg[7][3]/CE
pcpu_inst/general_reg_reg[7][3]/CLR
pcpu_inst/general_reg_reg[7][3]/D
pcpu_inst/general_reg_reg[7][4]/CE
pcpu_inst/general_reg_reg[7][4]/CLR
pcpu_inst/general_reg_reg[7][4]/D
pcpu_inst/general_reg_reg[7][5]/CE
pcpu_inst/general_reg_reg[7][5]/CLR
pcpu_inst/general_reg_reg[7][5]/D
pcpu_inst/general_reg_reg[7][6]/CE
pcpu_inst/general_reg_reg[7][6]/CLR
pcpu_inst/general_reg_reg[7][6]/D
pcpu_inst/general_reg_reg[7][7]/CE
pcpu_inst/general_reg_reg[7][7]/CLR
pcpu_inst/general_reg_reg[7][7]/D
pcpu_inst/general_reg_reg[7][8]/CE
pcpu_inst/general_reg_reg[7][8]/CLR
pcpu_inst/general_reg_reg[7][8]/D
pcpu_inst/general_reg_reg[7][9]/CE
pcpu_inst/general_reg_reg[7][9]/CLR
pcpu_inst/general_reg_reg[7][9]/D
pcpu_inst/general_reg_reg[8][0]/CE
pcpu_inst/general_reg_reg[8][0]/CLR
pcpu_inst/general_reg_reg[8][0]/D
pcpu_inst/general_reg_reg[8][10]/CE
pcpu_inst/general_reg_reg[8][10]/CLR
pcpu_inst/general_reg_reg[8][10]/D
pcpu_inst/general_reg_reg[8][11]/CE
pcpu_inst/general_reg_reg[8][11]/CLR
pcpu_inst/general_reg_reg[8][11]/D
pcpu_inst/general_reg_reg[8][12]/CE
pcpu_inst/general_reg_reg[8][12]/CLR
pcpu_inst/general_reg_reg[8][12]/D
pcpu_inst/general_reg_reg[8][13]/CE
pcpu_inst/general_reg_reg[8][13]/CLR
pcpu_inst/general_reg_reg[8][13]/D
pcpu_inst/general_reg_reg[8][14]/CE
pcpu_inst/general_reg_reg[8][14]/CLR
pcpu_inst/general_reg_reg[8][14]/D
pcpu_inst/general_reg_reg[8][15]/CE
pcpu_inst/general_reg_reg[8][15]/CLR
pcpu_inst/general_reg_reg[8][15]/D
pcpu_inst/general_reg_reg[8][1]/CE
pcpu_inst/general_reg_reg[8][1]/CLR
pcpu_inst/general_reg_reg[8][1]/D
pcpu_inst/general_reg_reg[8][2]/CE
pcpu_inst/general_reg_reg[8][2]/CLR
pcpu_inst/general_reg_reg[8][2]/D
pcpu_inst/general_reg_reg[8][3]/CE
pcpu_inst/general_reg_reg[8][3]/CLR
pcpu_inst/general_reg_reg[8][3]/D
pcpu_inst/general_reg_reg[8][4]/CE
pcpu_inst/general_reg_reg[8][4]/CLR
pcpu_inst/general_reg_reg[8][4]/D
pcpu_inst/general_reg_reg[8][5]/CE
pcpu_inst/general_reg_reg[8][5]/CLR
pcpu_inst/general_reg_reg[8][5]/D
pcpu_inst/general_reg_reg[8][6]/CE
pcpu_inst/general_reg_reg[8][6]/CLR
pcpu_inst/general_reg_reg[8][6]/D
pcpu_inst/general_reg_reg[8][7]/CE
pcpu_inst/general_reg_reg[8][7]/CLR
pcpu_inst/general_reg_reg[8][7]/D
pcpu_inst/general_reg_reg[8][8]/CE
pcpu_inst/general_reg_reg[8][8]/CLR
pcpu_inst/general_reg_reg[8][8]/D
pcpu_inst/general_reg_reg[8][9]/CE
pcpu_inst/general_reg_reg[8][9]/CLR
pcpu_inst/general_reg_reg[8][9]/D
pcpu_inst/general_reg_reg[9][0]/CE
pcpu_inst/general_reg_reg[9][0]/CLR
pcpu_inst/general_reg_reg[9][0]/D
pcpu_inst/general_reg_reg[9][10]/CE
pcpu_inst/general_reg_reg[9][10]/CLR
pcpu_inst/general_reg_reg[9][10]/D
pcpu_inst/general_reg_reg[9][11]/CE
pcpu_inst/general_reg_reg[9][11]/CLR
pcpu_inst/general_reg_reg[9][11]/D
pcpu_inst/general_reg_reg[9][12]/CE
pcpu_inst/general_reg_reg[9][12]/CLR
pcpu_inst/general_reg_reg[9][12]/D
pcpu_inst/general_reg_reg[9][13]/CE
pcpu_inst/general_reg_reg[9][13]/CLR
pcpu_inst/general_reg_reg[9][13]/D
pcpu_inst/general_reg_reg[9][14]/CE
pcpu_inst/general_reg_reg[9][14]/CLR
pcpu_inst/general_reg_reg[9][14]/D
pcpu_inst/general_reg_reg[9][15]/CE
pcpu_inst/general_reg_reg[9][15]/CLR
pcpu_inst/general_reg_reg[9][15]/D
pcpu_inst/general_reg_reg[9][1]/CE
pcpu_inst/general_reg_reg[9][1]/CLR
pcpu_inst/general_reg_reg[9][1]/D
pcpu_inst/general_reg_reg[9][2]/CE
pcpu_inst/general_reg_reg[9][2]/CLR
pcpu_inst/general_reg_reg[9][2]/D
pcpu_inst/general_reg_reg[9][3]/CE
pcpu_inst/general_reg_reg[9][3]/CLR
pcpu_inst/general_reg_reg[9][3]/D
pcpu_inst/general_reg_reg[9][4]/CE
pcpu_inst/general_reg_reg[9][4]/CLR
pcpu_inst/general_reg_reg[9][4]/D
pcpu_inst/general_reg_reg[9][5]/CE
pcpu_inst/general_reg_reg[9][5]/CLR
pcpu_inst/general_reg_reg[9][5]/D
pcpu_inst/general_reg_reg[9][6]/CE
pcpu_inst/general_reg_reg[9][6]/CLR
pcpu_inst/general_reg_reg[9][6]/D
pcpu_inst/general_reg_reg[9][7]/CE
pcpu_inst/general_reg_reg[9][7]/CLR
pcpu_inst/general_reg_reg[9][7]/D
pcpu_inst/general_reg_reg[9][8]/CE
pcpu_inst/general_reg_reg[9][8]/CLR
pcpu_inst/general_reg_reg[9][8]/D
pcpu_inst/general_reg_reg[9][9]/CE
pcpu_inst/general_reg_reg[9][9]/CLR
pcpu_inst/general_reg_reg[9][9]/D
pcpu_inst/i_addr_reg[0]/CE
pcpu_inst/i_addr_reg[0]/CLR
pcpu_inst/i_addr_reg[0]/D
pcpu_inst/i_addr_reg[1]/CE
pcpu_inst/i_addr_reg[1]/CLR
pcpu_inst/i_addr_reg[1]/D
pcpu_inst/i_addr_reg[2]/CE
pcpu_inst/i_addr_reg[2]/CLR
pcpu_inst/i_addr_reg[2]/D
pcpu_inst/i_addr_reg[3]/CE
pcpu_inst/i_addr_reg[3]/CLR
pcpu_inst/i_addr_reg[3]/D
pcpu_inst/i_addr_reg[4]/CE
pcpu_inst/i_addr_reg[4]/CLR
pcpu_inst/i_addr_reg[4]/D
pcpu_inst/i_addr_reg[5]/CE
pcpu_inst/i_addr_reg[5]/CLR
pcpu_inst/i_addr_reg[5]/D
pcpu_inst/i_addr_reg[6]/CE
pcpu_inst/i_addr_reg[6]/CLR
pcpu_inst/i_addr_reg[6]/D
pcpu_inst/i_addr_reg[7]/CE
pcpu_inst/i_addr_reg[7]/CLR
pcpu_inst/i_addr_reg[7]/D
pcpu_inst/id_input_reg[0]/CE
pcpu_inst/id_input_reg[0]/CLR
pcpu_inst/id_input_reg[0]/D
pcpu_inst/id_input_reg[10]/CE
pcpu_inst/id_input_reg[10]/CLR
pcpu_inst/id_input_reg[10]/D
pcpu_inst/id_input_reg[11]/CE
pcpu_inst/id_input_reg[11]/CLR
pcpu_inst/id_input_reg[11]/D
pcpu_inst/id_input_reg[12]/CE
pcpu_inst/id_input_reg[12]/CLR
pcpu_inst/id_input_reg[12]/D
pcpu_inst/id_input_reg[13]/CE
pcpu_inst/id_input_reg[13]/CLR
pcpu_inst/id_input_reg[13]/D
pcpu_inst/id_input_reg[14]/CE
pcpu_inst/id_input_reg[14]/CLR
pcpu_inst/id_input_reg[14]/D
pcpu_inst/id_input_reg[15]/CE
pcpu_inst/id_input_reg[15]/CLR
pcpu_inst/id_input_reg[15]/D
pcpu_inst/id_input_reg[1]/CE
pcpu_inst/id_input_reg[1]/CLR
pcpu_inst/id_input_reg[1]/D
pcpu_inst/id_input_reg[2]/CE
pcpu_inst/id_input_reg[2]/CLR
pcpu_inst/id_input_reg[2]/D
pcpu_inst/id_input_reg[3]/CE
pcpu_inst/id_input_reg[3]/CLR
pcpu_inst/id_input_reg[3]/D
pcpu_inst/id_input_reg[4]/CE
pcpu_inst/id_input_reg[4]/CLR
pcpu_inst/id_input_reg[4]/D
pcpu_inst/id_input_reg[5]/CE
pcpu_inst/id_input_reg[5]/CLR
pcpu_inst/id_input_reg[5]/D
pcpu_inst/id_input_reg[6]/CE
pcpu_inst/id_input_reg[6]/CLR
pcpu_inst/id_input_reg[6]/D
pcpu_inst/id_input_reg[7]/CE
pcpu_inst/id_input_reg[7]/CLR
pcpu_inst/id_input_reg[7]/D
pcpu_inst/id_input_reg[8]/CE
pcpu_inst/id_input_reg[8]/CLR
pcpu_inst/id_input_reg[8]/D
pcpu_inst/id_input_reg[9]/CE
pcpu_inst/id_input_reg[9]/CLR
pcpu_inst/id_input_reg[9]/D
pcpu_inst/mem_input_reg[10]/CE
pcpu_inst/mem_input_reg[10]/CLR
pcpu_inst/mem_input_reg[10]/D
pcpu_inst/mem_input_reg[11]/CE
pcpu_inst/mem_input_reg[11]/CLR
pcpu_inst/mem_input_reg[11]/D
pcpu_inst/mem_input_reg[12]/CE
pcpu_inst/mem_input_reg[12]/CLR
pcpu_inst/mem_input_reg[12]/D
pcpu_inst/mem_input_reg[13]/CE
pcpu_inst/mem_input_reg[13]/CLR
pcpu_inst/mem_input_reg[13]/D
pcpu_inst/mem_input_reg[14]/CE
pcpu_inst/mem_input_reg[14]/CLR
pcpu_inst/mem_input_reg[14]/D
pcpu_inst/mem_input_reg[15]/CE
pcpu_inst/mem_input_reg[15]/CLR
pcpu_inst/mem_input_reg[15]/D
pcpu_inst/mem_input_reg[8]/CE
pcpu_inst/mem_input_reg[8]/CLR
pcpu_inst/mem_input_reg[8]/D
pcpu_inst/mem_input_reg[9]/CE
pcpu_inst/mem_input_reg[9]/CLR
pcpu_inst/mem_input_reg[9]/D
pcpu_inst/nf_reg/CLR
pcpu_inst/nf_reg/D
pcpu_inst/src_regA_reg[0]/CE
pcpu_inst/src_regA_reg[0]/CLR
pcpu_inst/src_regA_reg[0]/D
pcpu_inst/src_regA_reg[10]/CE
pcpu_inst/src_regA_reg[10]/CLR
pcpu_inst/src_regA_reg[10]/D
pcpu_inst/src_regA_reg[11]/CE
pcpu_inst/src_regA_reg[11]/CLR
pcpu_inst/src_regA_reg[11]/D
pcpu_inst/src_regA_reg[12]/CE
pcpu_inst/src_regA_reg[12]/CLR
pcpu_inst/src_regA_reg[12]/D
pcpu_inst/src_regA_reg[13]/CE
pcpu_inst/src_regA_reg[13]/CLR
pcpu_inst/src_regA_reg[13]/D
pcpu_inst/src_regA_reg[14]/CE
pcpu_inst/src_regA_reg[14]/CLR
pcpu_inst/src_regA_reg[14]/D
pcpu_inst/src_regA_reg[15]/CE
pcpu_inst/src_regA_reg[15]/CLR
pcpu_inst/src_regA_reg[15]/D
pcpu_inst/src_regA_reg[1]/CE
pcpu_inst/src_regA_reg[1]/CLR
pcpu_inst/src_regA_reg[1]/D
pcpu_inst/src_regA_reg[2]/CE
pcpu_inst/src_regA_reg[2]/CLR
pcpu_inst/src_regA_reg[2]/D
pcpu_inst/src_regA_reg[3]/CE
pcpu_inst/src_regA_reg[3]/CLR
pcpu_inst/src_regA_reg[3]/D
pcpu_inst/src_regA_reg[4]/CE
pcpu_inst/src_regA_reg[4]/CLR
pcpu_inst/src_regA_reg[4]/D
pcpu_inst/src_regA_reg[5]/CE
pcpu_inst/src_regA_reg[5]/CLR
pcpu_inst/src_regA_reg[5]/D
pcpu_inst/src_regA_reg[6]/CE
pcpu_inst/src_regA_reg[6]/CLR
pcpu_inst/src_regA_reg[6]/D
pcpu_inst/src_regA_reg[7]/CE
pcpu_inst/src_regA_reg[7]/CLR
pcpu_inst/src_regA_reg[7]/D
pcpu_inst/src_regA_reg[8]/CE
pcpu_inst/src_regA_reg[8]/CLR
pcpu_inst/src_regA_reg[8]/D
pcpu_inst/src_regA_reg[9]/CE
pcpu_inst/src_regA_reg[9]/CLR
pcpu_inst/src_regA_reg[9]/D
pcpu_inst/src_regB_reg[0]/CE
pcpu_inst/src_regB_reg[0]/CLR
pcpu_inst/src_regB_reg[0]/D
pcpu_inst/src_regB_reg[10]/CE
pcpu_inst/src_regB_reg[10]/CLR
pcpu_inst/src_regB_reg[10]/D
pcpu_inst/src_regB_reg[11]/CE
pcpu_inst/src_regB_reg[11]/CLR
pcpu_inst/src_regB_reg[11]/D
pcpu_inst/src_regB_reg[12]/CE
pcpu_inst/src_regB_reg[12]/CLR
pcpu_inst/src_regB_reg[12]/D
pcpu_inst/src_regB_reg[13]/CE
pcpu_inst/src_regB_reg[13]/CLR
pcpu_inst/src_regB_reg[13]/D
pcpu_inst/src_regB_reg[14]/CE
pcpu_inst/src_regB_reg[14]/CLR
pcpu_inst/src_regB_reg[14]/D
pcpu_inst/src_regB_reg[15]/CE
pcpu_inst/src_regB_reg[15]/CLR
pcpu_inst/src_regB_reg[15]/D
pcpu_inst/src_regB_reg[1]/CE
pcpu_inst/src_regB_reg[1]/CLR
pcpu_inst/src_regB_reg[1]/D
pcpu_inst/src_regB_reg[2]/CE
pcpu_inst/src_regB_reg[2]/CLR
pcpu_inst/src_regB_reg[2]/D
pcpu_inst/src_regB_reg[3]/CE
pcpu_inst/src_regB_reg[3]/CLR
pcpu_inst/src_regB_reg[3]/D
pcpu_inst/src_regB_reg[4]/CE
pcpu_inst/src_regB_reg[4]/CLR
pcpu_inst/src_regB_reg[4]/D
pcpu_inst/src_regB_reg[5]/CE
pcpu_inst/src_regB_reg[5]/CLR
pcpu_inst/src_regB_reg[5]/D
pcpu_inst/src_regB_reg[6]/CE
pcpu_inst/src_regB_reg[6]/CLR
pcpu_inst/src_regB_reg[6]/D
pcpu_inst/src_regB_reg[7]/CE
pcpu_inst/src_regB_reg[7]/CLR
pcpu_inst/src_regB_reg[7]/D
pcpu_inst/src_regB_reg[8]/CE
pcpu_inst/src_regB_reg[8]/CLR
pcpu_inst/src_regB_reg[8]/D
pcpu_inst/src_regB_reg[9]/CE
pcpu_inst/src_regB_reg[9]/CLR
pcpu_inst/src_regB_reg[9]/D
pcpu_inst/store_reg1_reg[0]/CE
pcpu_inst/store_reg1_reg[0]/CLR
pcpu_inst/store_reg1_reg[0]/D
pcpu_inst/store_reg1_reg[10]/CE
pcpu_inst/store_reg1_reg[10]/CLR
pcpu_inst/store_reg1_reg[10]/D
pcpu_inst/store_reg1_reg[11]/CE
pcpu_inst/store_reg1_reg[11]/CLR
pcpu_inst/store_reg1_reg[11]/D
pcpu_inst/store_reg1_reg[12]/CE
pcpu_inst/store_reg1_reg[12]/CLR
pcpu_inst/store_reg1_reg[12]/D
pcpu_inst/store_reg1_reg[13]/CE
pcpu_inst/store_reg1_reg[13]/CLR
pcpu_inst/store_reg1_reg[13]/D
pcpu_inst/store_reg1_reg[14]/CE
pcpu_inst/store_reg1_reg[14]/CLR
pcpu_inst/store_reg1_reg[14]/D
pcpu_inst/store_reg1_reg[15]/CE
pcpu_inst/store_reg1_reg[15]/CLR
pcpu_inst/store_reg1_reg[15]/D
pcpu_inst/store_reg1_reg[1]/CE
pcpu_inst/store_reg1_reg[1]/CLR
pcpu_inst/store_reg1_reg[1]/D
pcpu_inst/store_reg1_reg[2]/CE
pcpu_inst/store_reg1_reg[2]/CLR
pcpu_inst/store_reg1_reg[2]/D
pcpu_inst/store_reg1_reg[3]/CE
pcpu_inst/store_reg1_reg[3]/CLR
pcpu_inst/store_reg1_reg[3]/D
pcpu_inst/store_reg1_reg[4]/CE
pcpu_inst/store_reg1_reg[4]/CLR
pcpu_inst/store_reg1_reg[4]/D
pcpu_inst/store_reg1_reg[5]/CE
pcpu_inst/store_reg1_reg[5]/CLR
pcpu_inst/store_reg1_reg[5]/D
pcpu_inst/store_reg1_reg[6]/CE
pcpu_inst/store_reg1_reg[6]/CLR
pcpu_inst/store_reg1_reg[6]/D
pcpu_inst/store_reg1_reg[7]/CE
pcpu_inst/store_reg1_reg[7]/CLR
pcpu_inst/store_reg1_reg[7]/D
pcpu_inst/store_reg1_reg[8]/CE
pcpu_inst/store_reg1_reg[8]/CLR
pcpu_inst/store_reg1_reg[8]/D
pcpu_inst/store_reg1_reg[9]/CE
pcpu_inst/store_reg1_reg[9]/CLR
pcpu_inst/store_reg1_reg[9]/D
pcpu_inst/store_reg2_reg[0]/CE
pcpu_inst/store_reg2_reg[0]/CLR
pcpu_inst/store_reg2_reg[0]/D
pcpu_inst/store_reg2_reg[10]/CE
pcpu_inst/store_reg2_reg[10]/CLR
pcpu_inst/store_reg2_reg[10]/D
pcpu_inst/store_reg2_reg[11]/CE
pcpu_inst/store_reg2_reg[11]/CLR
pcpu_inst/store_reg2_reg[11]/D
pcpu_inst/store_reg2_reg[12]/CE
pcpu_inst/store_reg2_reg[12]/CLR
pcpu_inst/store_reg2_reg[12]/D
pcpu_inst/store_reg2_reg[13]/CE
pcpu_inst/store_reg2_reg[13]/CLR
pcpu_inst/store_reg2_reg[13]/D
pcpu_inst/store_reg2_reg[14]/CE
pcpu_inst/store_reg2_reg[14]/CLR
pcpu_inst/store_reg2_reg[14]/D
pcpu_inst/store_reg2_reg[15]/CE
pcpu_inst/store_reg2_reg[15]/CLR
pcpu_inst/store_reg2_reg[15]/D
pcpu_inst/store_reg2_reg[1]/CE
pcpu_inst/store_reg2_reg[1]/CLR
pcpu_inst/store_reg2_reg[1]/D
pcpu_inst/store_reg2_reg[2]/CE
pcpu_inst/store_reg2_reg[2]/CLR
pcpu_inst/store_reg2_reg[2]/D
pcpu_inst/store_reg2_reg[3]/CE
pcpu_inst/store_reg2_reg[3]/CLR
pcpu_inst/store_reg2_reg[3]/D
pcpu_inst/store_reg2_reg[4]/CE
pcpu_inst/store_reg2_reg[4]/CLR
pcpu_inst/store_reg2_reg[4]/D
pcpu_inst/store_reg2_reg[5]/CE
pcpu_inst/store_reg2_reg[5]/CLR
pcpu_inst/store_reg2_reg[5]/D
pcpu_inst/store_reg2_reg[6]/CE
pcpu_inst/store_reg2_reg[6]/CLR
pcpu_inst/store_reg2_reg[6]/D
pcpu_inst/store_reg2_reg[7]/CE
pcpu_inst/store_reg2_reg[7]/CLR
pcpu_inst/store_reg2_reg[7]/D
pcpu_inst/store_reg2_reg[8]/CE
pcpu_inst/store_reg2_reg[8]/CLR
pcpu_inst/store_reg2_reg[8]/D
pcpu_inst/store_reg2_reg[9]/CE
pcpu_inst/store_reg2_reg[9]/CLR
pcpu_inst/store_reg2_reg[9]/D
pcpu_inst/wb_input_reg[10]/CE
pcpu_inst/wb_input_reg[10]/CLR
pcpu_inst/wb_input_reg[10]/D
pcpu_inst/wb_input_reg[11]/CE
pcpu_inst/wb_input_reg[11]/CLR
pcpu_inst/wb_input_reg[11]/D
pcpu_inst/wb_input_reg[12]/CE
pcpu_inst/wb_input_reg[12]/CLR
pcpu_inst/wb_input_reg[12]/D
pcpu_inst/wb_input_reg[13]/CE
pcpu_inst/wb_input_reg[13]/CLR
pcpu_inst/wb_input_reg[13]/D
pcpu_inst/wb_input_reg[14]/CE
pcpu_inst/wb_input_reg[14]/CLR
pcpu_inst/wb_input_reg[14]/D
pcpu_inst/wb_input_reg[15]/CE
pcpu_inst/wb_input_reg[15]/CLR
pcpu_inst/wb_input_reg[15]/D
pcpu_inst/wb_input_reg[8]/CE
pcpu_inst/wb_input_reg[8]/CLR
pcpu_inst/wb_input_reg[8]/D
pcpu_inst/wb_input_reg[9]/CE
pcpu_inst/wb_input_reg[9]/CLR
pcpu_inst/wb_input_reg[9]/D
pcpu_inst/wena_reg/CE
pcpu_inst/wena_reg/CLR
pcpu_inst/wena_reg/D
pcpu_inst/zf_reg/CLR
pcpu_inst/zf_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

enable
start

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.367        0.000                      0                  117       -0.008       -0.025                      3                  117       49.500        0.000                       0                    64  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            87.367        0.000                      0                   54        0.252        0.000                      0                   54       49.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 97.804        0.000                      0                   63       -0.008       -0.025                      3                   63  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       87.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.367ns  (required time - arrival time)
  Source:                 nolabel_line45/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 4.006ns (55.047%)  route 3.272ns (44.953%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.717     5.320    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X0Y66          FDPE                                         r  nolabel_line45/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDPE (Prop_fdpe_C_Q)         0.456     5.776 r  nolabel_line45/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           3.272     9.047    o_seg_OBUF[3]
    K13                                                               r  o_seg_OBUF[3]_inst/I
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.598 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.598    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                 87.367    

Slack (MET) :             87.899ns  (required time - arrival time)
  Source:                 nolabel_line45/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 4.011ns (59.446%)  route 2.736ns (40.554%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.716     5.319    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X2Y67          FDPE                                         r  nolabel_line45/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDPE (Prop_fdpe_C_Q)         0.518     5.837 r  nolabel_line45/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           2.736     8.573    o_seg_OBUF[2]
    K16                                                               r  o_seg_OBUF[2]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.066 r  o_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.066    o_seg[2]
    K16                                                               r  o_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                 87.899    

Slack (MET) :             88.168ns  (required time - arrival time)
  Source:                 nolabel_line45/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 3.993ns (61.655%)  route 2.484ns (38.345%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.717     5.320    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y66          FDPE                                         r  nolabel_line45/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.456     5.776 r  nolabel_line45/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           2.484     8.259    o_seg_OBUF[6]
    L18                                                               r  o_seg_OBUF[6]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.797 r  o_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.797    o_seg[6]
    L18                                                               r  o_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                 88.168    

Slack (MET) :             88.405ns  (required time - arrival time)
  Source:                 nolabel_line45/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 4.033ns (64.647%)  route 2.206ns (35.353%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X3Y65          FDPE                                         r  nolabel_line45/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  nolabel_line45/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           2.206     7.982    o_seg_OBUF[0]
    T10                                                               r  o_seg_OBUF[0]_inst/I
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.559 r  o_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.559    o_seg[0]
    T10                                                               r  o_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                 88.405    

Slack (MET) :             88.409ns  (required time - arrival time)
  Source:                 nolabel_line45/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 4.011ns (64.333%)  route 2.224ns (35.667%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  nolabel_line45/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  nolabel_line45/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           2.224     8.001    o_seg_OBUF[1]
    R10                                                               r  o_seg_OBUF[1]_inst/I
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.556 r  o_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.556    o_seg[1]
    R10                                                               r  o_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                 88.409    

Slack (MET) :             88.784ns  (required time - arrival time)
  Source:                 nolabel_line45/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 3.990ns (68.055%)  route 1.873ns (31.945%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.716     5.319    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X3Y67          FDPE                                         r  nolabel_line45/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  nolabel_line45/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           1.873     7.647    o_seg_OBUF[4]
    P15                                                               r  o_seg_OBUF[4]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.181 r  o_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.181    o_seg[4]
    P15                                                               r  o_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                 88.784    

Slack (MET) :             88.915ns  (required time - arrival time)
  Source:                 nolabel_line45/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 4.017ns (70.108%)  route 1.713ns (29.892%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y65          FDPE                                         r  nolabel_line45/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  nolabel_line45/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           1.713     7.489    o_seg_OBUF[5]
    T11                                                               r  o_seg_OBUF[5]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.050 r  o_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.050    o_seg[5]
    T11                                                               r  o_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                 88.915    

Slack (MET) :             97.556ns  (required time - arrival time)
  Source:                 nolabel_line45/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.984ns (40.217%)  route 1.463ns (59.783%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 105.020 - 100.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  nolabel_line45/i_data_store_reg[0]/Q
                         net (fo=7, routed)           1.463     7.301    nolabel_line45/i_data_store[0]
    SLICE_X3Y67                                                       r  nolabel_line45/o_seg_r[4]_i_4/I3
    SLICE_X3Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.425 r  nolabel_line45/o_seg_r[4]_i_4/O
                         net (fo=1, routed)           0.000     7.425    nolabel_line45/o_seg_r[4]_i_4_n_0
    SLICE_X3Y67                                                       r  nolabel_line45/o_seg_r_reg[4]_i_2/I0
    SLICE_X3Y67          MUXF7 (Prop_muxf7_I0_O)      0.238     7.663 r  nolabel_line45/o_seg_r_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     7.663    nolabel_line45/o_seg_r_reg[4]_i_2_n_0
    SLICE_X3Y67                                                       r  nolabel_line45/o_seg_r_reg[4]_i_1/I0
    SLICE_X3Y67          MUXF8 (Prop_muxf8_I0_O)      0.104     7.767 r  nolabel_line45/o_seg_r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.767    nolabel_line45/o_seg_r_reg[4]_i_1_n_0
    SLICE_X3Y67          FDPE                                         r  nolabel_line45/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.597   105.020    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X3Y67          FDPE                                         r  nolabel_line45/o_seg_r_reg[4]/C
                         clock pessimism              0.275   105.295    
                         clock uncertainty           -0.035   105.259    
    SLICE_X3Y67          FDPE (Setup_fdpe_C_D)        0.064   105.323    nolabel_line45/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.323    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                 97.556    

Slack (MET) :             97.590ns  (required time - arrival time)
  Source:                 nolabel_line45/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.981ns (39.850%)  route 1.481ns (60.150%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 105.020 - 100.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518     5.839 f  nolabel_line45/i_data_store_reg[0]/Q
                         net (fo=7, routed)           1.481     7.319    nolabel_line45/i_data_store[0]
    SLICE_X2Y67                                                       f  nolabel_line45/o_seg_r[2]_i_4/I3
    SLICE_X2Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.443 r  nolabel_line45/o_seg_r[2]_i_4/O
                         net (fo=1, routed)           0.000     7.443    nolabel_line45/o_seg_r[2]_i_4_n_0
    SLICE_X2Y67                                                       r  nolabel_line45/o_seg_r_reg[2]_i_2/I0
    SLICE_X2Y67          MUXF7 (Prop_muxf7_I0_O)      0.241     7.684 r  nolabel_line45/o_seg_r_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     7.684    nolabel_line45/o_seg_r_reg[2]_i_2_n_0
    SLICE_X2Y67                                                       r  nolabel_line45/o_seg_r_reg[2]_i_1/I0
    SLICE_X2Y67          MUXF8 (Prop_muxf8_I0_O)      0.098     7.782 r  nolabel_line45/o_seg_r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.782    nolabel_line45/o_seg_r_reg[2]_i_1_n_0
    SLICE_X2Y67          FDPE                                         r  nolabel_line45/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.597   105.020    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X2Y67          FDPE                                         r  nolabel_line45/o_seg_r_reg[2]/C
                         clock pessimism              0.275   105.295    
                         clock uncertainty           -0.035   105.259    
    SLICE_X2Y67          FDPE (Setup_fdpe_C_D)        0.113   105.372    nolabel_line45/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.372    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 97.590    

Slack (MET) :             97.600ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 104.947 - 100.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.644     5.247    clk_in_IBUF_BUFG
    SLICE_X15Y89         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.183    cnt_reg_n_0_[1]
    SLICE_X15Y89                                                      r  cnt_reg[0]_i_1/S[1]
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.857 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    cnt_reg[0]_i_1_n_0
    SLICE_X15Y90                                                      r  cnt_reg[4]_i_1/CI
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.971 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    cnt_reg[4]_i_1_n_0
    SLICE_X15Y91                                                      r  cnt_reg[8]_i_1/CI
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.085 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    cnt_reg[8]_i_1_n_0
    SLICE_X15Y92                                                      r  cnt_reg[12]_i_1/CI
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    cnt_reg[12]_i_1_n_0
    SLICE_X15Y93                                                      r  cnt_reg[16]_i_1/CI
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    cnt_reg[16]_i_1_n_0
    SLICE_X15Y94                                                      r  cnt_reg[20]_i_1/CI
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    cnt_reg[20]_i_1_n_0
    SLICE_X15Y95                                                      r  cnt_reg[24]_i_1/CI
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.650 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.650    cnt_reg[24]_i_1_n_7
    SLICE_X15Y95         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.524   104.947    clk_in_IBUF_BUFG
    SLICE_X15Y95         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.277   105.224    
                         clock uncertainty           -0.035   105.188    
    SLICE_X15Y95         FDCE (Setup_fdce_C_D)        0.062   105.250    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 97.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.574     1.493    clk_in_IBUF_BUFG
    SLICE_X15Y91         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.743    cnt_reg_n_0_[11]
    SLICE_X15Y91                                                      r  cnt_reg[8]_i_1/S[3]
    SLICE_X15Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    cnt_reg[8]_i_1_n_4
    SLICE_X15Y91         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.845     2.010    clk_in_IBUF_BUFG
    SLICE_X15Y91         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X15Y91         FDCE (Hold_fdce_C_D)         0.105     1.598    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.574     1.493    clk_in_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.743    cnt_reg_n_0_[15]
    SLICE_X15Y92                                                      r  cnt_reg[12]_i_1/S[3]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    cnt_reg[12]_i_1_n_4
    SLICE_X15Y92         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.845     2.010    clk_in_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.105     1.598    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.574     1.493    clk_in_IBUF_BUFG
    SLICE_X15Y90         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y90         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.743    cnt_reg_n_0_[7]
    SLICE_X15Y90                                                      r  cnt_reg[4]_i_1/S[3]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    cnt_reg[4]_i_1_n_4
    SLICE_X15Y90         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.845     2.010    clk_in_IBUF_BUFG
    SLICE_X15Y90         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X15Y90         FDCE (Hold_fdce_C_D)         0.105     1.598    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line45/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  nolabel_line45/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.767    nolabel_line45/cnt_reg_n_0_[3]
    SLICE_X1Y67                                                       r  nolabel_line45/cnt_reg[0]_i_1__0/S[3]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  nolabel_line45/cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.875    nolabel_line45/cnt_reg[0]_i_1__0_n_4
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/cnt_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.105     1.622    nolabel_line45/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.573     1.492    clk_in_IBUF_BUFG
    SLICE_X15Y89         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.742    cnt_reg_n_0_[3]
    SLICE_X15Y89                                                      r  cnt_reg[0]_i_1/S[3]
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    cnt_reg[0]_i_1_n_4
    SLICE_X15Y89         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.844     2.009    clk_in_IBUF_BUFG
    SLICE_X15Y89         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X15Y89         FDCE (Hold_fdce_C_D)         0.105     1.597    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    clk_in_IBUF_BUFG
    SLICE_X15Y93         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  cnt_reg[19]/Q
                         net (fo=1, routed)           0.108     1.744    cnt_reg_n_0_[19]
    SLICE_X15Y93                                                      r  cnt_reg[16]_i_1/S[3]
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    cnt_reg[16]_i_1_n_4
    SLICE_X15Y93         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    clk_in_IBUF_BUFG
    SLICE_X15Y93         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X15Y93         FDCE (Hold_fdce_C_D)         0.105     1.599    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    clk_in_IBUF_BUFG
    SLICE_X15Y94         FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  cnt_reg[23]/Q
                         net (fo=1, routed)           0.108     1.744    cnt_reg_n_0_[23]
    SLICE_X15Y94                                                      r  cnt_reg[20]_i_1/S[3]
    SLICE_X15Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    cnt_reg[20]_i_1_n_4
    SLICE_X15Y94         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    clk_in_IBUF_BUFG
    SLICE_X15Y94         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X15Y94         FDCE (Hold_fdce_C_D)         0.105     1.599    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line45/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.515    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  nolabel_line45/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  nolabel_line45/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.765    nolabel_line45/cnt_reg_n_0_[11]
    SLICE_X1Y69                                                       r  nolabel_line45/cnt_reg[8]_i_1__0/S[3]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  nolabel_line45/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.873    nolabel_line45/cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y69          FDCE                                         r  nolabel_line45/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.867     2.032    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  nolabel_line45/cnt_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y69          FDCE (Hold_fdce_C_D)         0.105     1.620    nolabel_line45/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line45/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.597     1.516    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  nolabel_line45/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  nolabel_line45/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.766    nolabel_line45/cnt_reg_n_0_[7]
    SLICE_X1Y68                                                       r  nolabel_line45/cnt_reg[4]_i_1__0/S[3]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  nolabel_line45/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.874    nolabel_line45/cnt_reg[4]_i_1__0_n_4
    SLICE_X1Y68          FDCE                                         r  nolabel_line45/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.033    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  nolabel_line45/cnt_reg[7]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.105     1.621    nolabel_line45/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.574     1.493    clk_in_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.740    cnt_reg_n_0_[12]
    SLICE_X15Y92                                                      r  cnt_reg[12]_i_1/S[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.855    cnt_reg[12]_i_1_n_7
    SLICE_X15Y92         FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.845     2.010    clk_in_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.105     1.598    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y89    cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y91    cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y91    cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y92    cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y92    cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y92    cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y92    cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y93    cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y69     nolabel_line45/cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y89    cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y91    cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y91    cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y92    cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y92    cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y92    cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y92    cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y69     nolabel_line45/cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y65     nolabel_line45/i_data_store_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y65     nolabel_line45/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y89    cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y93    cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y93    cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y93    cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y93    cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y89    cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y94    cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y94    cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y94    cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y94    cnt_reg[23]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       97.804ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.008ns,  Total Violation       -0.025ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.804ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/i_data_store_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.435ns (17.232%)  route 2.091ns (82.768%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 101.518 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.091     3.526    nolabel_line45/AS[0]
    SLICE_X4Y64          FDCE                                         f  nolabel_line45/i_data_store_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599   101.518    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  nolabel_line45/i_data_store_reg[10]/C
                         clock pessimism              0.000   101.518    
                         clock uncertainty           -0.035   101.483    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.153   101.330    nolabel_line45/i_data_store_reg[10]
  -------------------------------------------------------------------
                         required time                        101.330    
                         arrival time                          -3.526    
  -------------------------------------------------------------------
                         slack                                 97.804    

Slack (MET) :             97.804ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/i_data_store_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.435ns (17.232%)  route 2.091ns (82.768%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 101.518 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.091     3.526    nolabel_line45/AS[0]
    SLICE_X4Y64          FDCE                                         f  nolabel_line45/i_data_store_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599   101.518    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  nolabel_line45/i_data_store_reg[1]/C
                         clock pessimism              0.000   101.518    
                         clock uncertainty           -0.035   101.483    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.153   101.330    nolabel_line45/i_data_store_reg[1]
  -------------------------------------------------------------------
                         required time                        101.330    
                         arrival time                          -3.526    
  -------------------------------------------------------------------
                         slack                                 97.804    

Slack (MET) :             97.808ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/i_data_store_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.435ns (17.262%)  route 2.086ns (82.738%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 101.518 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.086     3.522    nolabel_line45/AS[0]
    SLICE_X5Y64          FDCE                                         f  nolabel_line45/i_data_store_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599   101.518    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X5Y64          FDCE                                         r  nolabel_line45/i_data_store_reg[2]/C
                         clock pessimism              0.000   101.518    
                         clock uncertainty           -0.035   101.483    
    SLICE_X5Y64          FDCE (Recov_fdce_C_CLR)     -0.153   101.330    nolabel_line45/i_data_store_reg[2]
  -------------------------------------------------------------------
                         required time                        101.330    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                 97.808    

Slack (MET) :             97.878ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.435ns (17.931%)  route 1.992ns (82.069%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=470, routed)         1.992     3.427    reset_IBUF
    SLICE_X15Y95         FDCE                                         f  cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575   101.494    clk_in_IBUF_BUFG
    SLICE_X15Y95         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.000   101.494    
                         clock uncertainty           -0.035   101.459    
    SLICE_X15Y95         FDCE (Recov_fdce_C_CLR)     -0.153   101.306    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        101.306    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                 97.878    

Slack (MET) :             97.924ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.435ns (18.095%)  route 1.970ns (81.905%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=470, routed)         1.970     3.405    nolabel_line45/AS[0]
    SLICE_X1Y67          FDCE                                         f  nolabel_line45/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598   101.517    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/cnt_reg[0]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.035   101.482    
    SLICE_X1Y67          FDCE (Recov_fdce_C_CLR)     -0.153   101.329    nolabel_line45/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        101.329    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 97.924    

Slack (MET) :             97.924ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.435ns (18.095%)  route 1.970ns (81.905%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=470, routed)         1.970     3.405    nolabel_line45/AS[0]
    SLICE_X1Y67          FDCE                                         f  nolabel_line45/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598   101.517    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/cnt_reg[1]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.035   101.482    
    SLICE_X1Y67          FDCE (Recov_fdce_C_CLR)     -0.153   101.329    nolabel_line45/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        101.329    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 97.924    

Slack (MET) :             97.924ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.435ns (18.095%)  route 1.970ns (81.905%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=470, routed)         1.970     3.405    nolabel_line45/AS[0]
    SLICE_X1Y67          FDCE                                         f  nolabel_line45/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598   101.517    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/cnt_reg[2]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.035   101.482    
    SLICE_X1Y67          FDCE (Recov_fdce_C_CLR)     -0.153   101.329    nolabel_line45/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        101.329    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 97.924    

Slack (MET) :             97.924ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.435ns (18.095%)  route 1.970ns (81.905%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=470, routed)         1.970     3.405    nolabel_line45/AS[0]
    SLICE_X1Y67          FDCE                                         f  nolabel_line45/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598   101.517    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/cnt_reg[3]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.035   101.482    
    SLICE_X1Y67          FDCE (Recov_fdce_C_CLR)     -0.153   101.329    nolabel_line45/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        101.329    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 97.924    

Slack (MET) :             97.924ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/i_data_store_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.435ns (18.095%)  route 1.970ns (81.905%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=470, routed)         1.970     3.405    nolabel_line45/AS[0]
    SLICE_X1Y67          FDCE                                         f  nolabel_line45/i_data_store_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598   101.517    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/i_data_store_reg[14]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.035   101.482    
    SLICE_X1Y67          FDCE (Recov_fdce_C_CLR)     -0.153   101.329    nolabel_line45/i_data_store_reg[14]
  -------------------------------------------------------------------
                         required time                        101.329    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 97.924    

Slack (MET) :             97.928ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/o_seg_r_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.435ns (17.912%)  route 1.995ns (82.088%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 101.519 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=470, routed)         1.995     3.430    nolabel_line45/AS[0]
    SLICE_X0Y65          FDPE                                         f  nolabel_line45/o_seg_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600   101.519    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  nolabel_line45/o_seg_r_reg[1]/C
                         clock pessimism              0.000   101.519    
                         clock uncertainty           -0.035   101.484    
    SLICE_X0Y65          FDPE (Recov_fdpe_C_PRE)     -0.126   101.358    nolabel_line45/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        101.358    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 97.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.409ns (34.379%)  route 2.689ns (65.621%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.689     5.098    nolabel_line45/AS[0]
    SLICE_X1Y70          FDCE                                         f  nolabel_line45/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.712     5.315    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  nolabel_line45/cnt_reg[12]/C
                         clock pessimism              0.000     5.315    
    SLICE_X1Y70          FDCE (Remov_fdce_C_CLR)     -0.208     5.107    nolabel_line45/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.107    
                         arrival time                           5.098    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.409ns (34.379%)  route 2.689ns (65.621%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.689     5.098    nolabel_line45/AS[0]
    SLICE_X1Y70          FDCE                                         f  nolabel_line45/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.712     5.315    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  nolabel_line45/cnt_reg[13]/C
                         clock pessimism              0.000     5.315    
    SLICE_X1Y70          FDCE (Remov_fdce_C_CLR)     -0.208     5.107    nolabel_line45/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.107    
                         arrival time                           5.098    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.409ns (34.379%)  route 2.689ns (65.621%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.689     5.098    nolabel_line45/AS[0]
    SLICE_X1Y70          FDCE                                         f  nolabel_line45/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.712     5.315    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  nolabel_line45/cnt_reg[14]/C
                         clock pessimism              0.000     5.315    
    SLICE_X1Y70          FDCE (Remov_fdce_C_CLR)     -0.208     5.107    nolabel_line45/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.107    
                         arrival time                           5.098    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.409ns (34.476%)  route 2.678ns (65.524%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.678     5.087    reset_IBUF
    SLICE_X15Y89         FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.644     5.247    clk_in_IBUF_BUFG
    SLICE_X15Y89         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism              0.000     5.247    
    SLICE_X15Y89         FDCE (Remov_fdce_C_CLR)     -0.208     5.039    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.039    
                         arrival time                           5.087    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.409ns (34.476%)  route 2.678ns (65.524%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.678     5.087    reset_IBUF
    SLICE_X15Y89         FDCE                                         f  cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.644     5.247    clk_in_IBUF_BUFG
    SLICE_X15Y89         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism              0.000     5.247    
    SLICE_X15Y89         FDCE (Remov_fdce_C_CLR)     -0.208     5.039    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.039    
                         arrival time                           5.087    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.409ns (34.476%)  route 2.678ns (65.524%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.678     5.087    reset_IBUF
    SLICE_X15Y89         FDCE                                         f  cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.644     5.247    clk_in_IBUF_BUFG
    SLICE_X15Y89         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism              0.000     5.247    
    SLICE_X15Y89         FDCE (Remov_fdce_C_CLR)     -0.208     5.039    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.039    
                         arrival time                           5.087    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.409ns (34.476%)  route 2.678ns (65.524%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.678     5.087    reset_IBUF
    SLICE_X15Y89         FDCE                                         f  cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.644     5.247    clk_in_IBUF_BUFG
    SLICE_X15Y89         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism              0.000     5.247    
    SLICE_X15Y89         FDCE (Remov_fdce_C_CLR)     -0.208     5.039    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.039    
                         arrival time                           5.087    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.409ns (33.190%)  route 2.836ns (66.810%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.836     5.245    nolabel_line45/AS[0]
    SLICE_X1Y69          FDCE                                         f  nolabel_line45/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.316    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  nolabel_line45/cnt_reg[10]/C
                         clock pessimism              0.000     5.316    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.208     5.108    nolabel_line45/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           5.245    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.409ns (33.190%)  route 2.836ns (66.810%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.836     5.245    nolabel_line45/AS[0]
    SLICE_X1Y69          FDCE                                         f  nolabel_line45/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.316    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  nolabel_line45/cnt_reg[11]/C
                         clock pessimism              0.000     5.316    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.208     5.108    nolabel_line45/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           5.245    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.409ns (33.190%)  route 2.836ns (66.810%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=470, routed)         2.836     5.245    nolabel_line45/AS[0]
    SLICE_X1Y69          FDCE                                         f  nolabel_line45/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.316    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  nolabel_line45/cnt_reg[8]/C
                         clock pessimism              0.000     5.316    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.208     5.108    nolabel_line45/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           5.245    
  -------------------------------------------------------------------
                         slack                                  0.138    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1456 Endpoints
Min Delay          1456 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.390ns  (logic 4.098ns (39.439%)  route 6.292ns (60.561%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[0]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line45/seg7_addr_reg[0]/Q
                         net (fo=18, routed)          1.426     1.882    nolabel_line45/seg7_addr[0]
    SLICE_X1Y83                                                       r  nolabel_line45/o_sel_OBUF[6]_inst_i_1/I2
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.124     2.006 r  nolabel_line45/o_sel_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.866     6.872    o_sel_OBUF[6]
    K2                                                                r  o_sel_OBUF[6]_inst/I
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.390 r  o_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.390    o_sel[6]
    K2                                                                r  o_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.997ns  (logic 4.344ns (54.313%)  route 3.654ns (45.687%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[2]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line45/seg7_addr_reg[2]/Q
                         net (fo=37, routed)          1.323     1.779    nolabel_line45/seg7_addr[2]
    SLICE_X0Y83                                                       r  nolabel_line45/o_sel_OBUF[0]_inst_i_1/I1
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.150     1.929 r  nolabel_line45/o_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.330     4.260    o_sel_OBUF[0]
    J17                                                               r  o_sel_OBUF[0]_inst/I
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.997 r  o_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.997    o_sel[0]
    J17                                                               r  o_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 4.344ns (55.040%)  route 3.548ns (44.960%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[0]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line45/seg7_addr_reg[0]/Q
                         net (fo=18, routed)          1.218     1.674    nolabel_line45/seg7_addr[0]
    SLICE_X1Y82                                                       f  nolabel_line45/o_sel_OBUF[1]_inst_i_1/I2
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.150     1.824 r  nolabel_line45/o_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.330     4.154    o_sel_OBUF[1]
    J18                                                               r  o_sel_OBUF[1]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         3.738     7.892 r  o_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.892    o_sel[1]
    J18                                                               r  o_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.877ns  (logic 4.132ns (52.457%)  route 3.745ns (47.543%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[2]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line45/seg7_addr_reg[2]/Q
                         net (fo=37, routed)          1.323     1.779    nolabel_line45/seg7_addr[2]
    SLICE_X0Y83                                                       r  nolabel_line45/o_sel_OBUF[3]_inst_i_1/I1
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.124     1.903 r  nolabel_line45/o_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.422     4.325    o_sel_OBUF[3]
    J14                                                               r  o_sel_OBUF[3]_inst/I
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.877 r  o_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.877    o_sel[3]
    J14                                                               r  o_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 4.384ns (56.174%)  route 3.421ns (43.826%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[1]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line45/seg7_addr_reg[1]/Q
                         net (fo=24, routed)          1.292     1.748    nolabel_line45/seg7_addr[1]
    SLICE_X0Y68                                                       f  nolabel_line45/o_sel_OBUF[2]_inst_i_1/I0
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.152     1.900 r  nolabel_line45/o_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.128     4.029    o_sel_OBUF[2]
    T9                                                                r  o_sel_OBUF[2]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         3.776     7.805 r  o_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.805    o_sel[2]
    T9                                                                r  o_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 4.133ns (54.245%)  route 3.486ns (45.755%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[1]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line45/seg7_addr_reg[1]/Q
                         net (fo=24, routed)          1.404     1.860    nolabel_line45/seg7_addr[1]
    SLICE_X0Y67                                                       f  nolabel_line45/o_sel_OBUF[7]_inst_i_1/I0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     1.984 r  nolabel_line45/o_sel_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.082     4.066    o_sel_OBUF[7]
    U13                                                               r  o_sel_OBUF[7]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.620 r  o_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.620    o_sel[7]
    U13                                                               r  o_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 4.358ns (58.511%)  route 3.090ns (41.489%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[0]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line45/seg7_addr_reg[0]/Q
                         net (fo=18, routed)          1.426     1.882    nolabel_line45/seg7_addr[0]
    SLICE_X1Y83                                                       r  nolabel_line45/o_sel_OBUF[4]_inst_i_1/I2
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.150     2.032 r  nolabel_line45/o_sel_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.696    o_sel_OBUF[4]
    P14                                                               r  o_sel_OBUF[4]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.448 r  o_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.448    o_sel[4]
    P14                                                               r  o_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 4.132ns (57.923%)  route 3.001ns (42.077%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[1]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line45/seg7_addr_reg[1]/Q
                         net (fo=24, routed)          1.292     1.748    nolabel_line45/seg7_addr[1]
    SLICE_X0Y68                                                       r  nolabel_line45/o_sel_OBUF[5]_inst_i_1/I1
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.124     1.872 r  nolabel_line45/o_sel_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.709     3.581    o_sel_OBUF[5]
    T14                                                               r  o_sel_OBUF[5]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         3.552     7.133 r  o_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.133    o_sel[5]
    T14                                                               r  o_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/src_regA_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/zf_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 2.041ns (30.459%)  route 4.660ns (69.541%))
  Logic Levels:           7  (CARRY4=2 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDCE                         0.000     0.000 r  pcpu_inst/src_regA_reg[8]/C
    SLICE_X8Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pcpu_inst/src_regA_reg[8]/Q
                         net (fo=7, routed)           1.575     2.093    pcpu_inst/src_regA[8]
    SLICE_X5Y73                                                       r  pcpu_inst/ALU_result0_inferred__1_carry__1_i_4/I1
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  pcpu_inst/ALU_result0_inferred__1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.217    pcpu_inst/ALU_result0_inferred__1_carry__1_i_4_n_0
    SLICE_X5Y73                                                       r  pcpu_inst/ALU_result0_inferred__1_carry__1/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.749 r  pcpu_inst/ALU_result0_inferred__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.749    pcpu_inst/ALU_result0_inferred__1_carry__1_n_0
    SLICE_X5Y74                                                       r  pcpu_inst/ALU_result0_inferred__1_carry__2/CI
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.062 f  pcpu_inst/ALU_result0_inferred__1_carry__2/O[3]
                         net (fo=1, routed)           1.121     4.183    pcpu_inst/ALU_result0_inferred__1_carry__2_n_4
    SLICE_X7Y74                                                       f  pcpu_inst/dst_regC1[15]_i_1/I0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.306     4.489 f  pcpu_inst/dst_regC1[15]_i_1/O
                         net (fo=3, routed)           1.256     5.745    pcpu_inst/p_0_in
    SLICE_X3Y75                                                       f  pcpu_inst/zf_i_3/I0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.869 f  pcpu_inst/zf_i_3/O
                         net (fo=1, routed)           0.708     6.577    pcpu_inst/zf_i_3_n_0
    SLICE_X1Y75                                                       f  pcpu_inst/zf_i_1/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  pcpu_inst/zf_i_1/O
                         net (fo=1, routed)           0.000     6.701    pcpu_inst/zf_i_1_n_0
    SLICE_X1Y75          FDCE                                         r  pcpu_inst/zf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/id_input_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/src_regA_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.583ns  (logic 1.269ns (19.277%)  route 5.314ns (80.723%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE                         0.000     0.000 r  pcpu_inst/id_input_reg[9]/C
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pcpu_inst/id_input_reg[9]/Q
                         net (fo=65, routed)          4.482     5.000    pcpu_inst/id_input_reg_n_0_[9]
    SLICE_X9Y77                                                       r  pcpu_inst/store_reg1[12]_i_7/I2
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     5.124 r  pcpu_inst/store_reg1[12]_i_7/O
                         net (fo=1, routed)           0.000     5.124    pcpu_inst/store_reg1[12]_i_7_n_0
    SLICE_X9Y77                                                       r  pcpu_inst/store_reg1_reg[12]_i_3/I1
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217     5.341 r  pcpu_inst/store_reg1_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     5.341    pcpu_inst/store_reg1_reg[12]_i_3_n_0
    SLICE_X9Y77                                                       r  pcpu_inst/store_reg1_reg[12]_i_1/I1
    SLICE_X9Y77          MUXF8 (Prop_muxf8_I1_O)      0.094     5.435 r  pcpu_inst/store_reg1_reg[12]_i_1/O
                         net (fo=2, routed)           0.832     6.267    pcpu_inst/store_reg1_reg[12]_i_1_n_0
    SLICE_X8Y75                                                       r  pcpu_inst/src_regA[12]_i_1/I5
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.316     6.583 r  pcpu_inst/src_regA[12]_i_1/O
                         net (fo=1, routed)           0.000     6.583    pcpu_inst/src_regA[12]_i_1_n_0
    SLICE_X8Y75          FDCE                                         r  pcpu_inst/src_regA_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcpu_inst/store_reg1_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/store_reg2_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE                         0.000     0.000 r  pcpu_inst/store_reg1_reg[13]/C
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pcpu_inst/store_reg1_reg[13]/Q
                         net (fo=1, routed)           0.097     0.238    pcpu_inst/store_reg1[13]
    SLICE_X4Y74          FDCE                                         r  pcpu_inst/store_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/dst_regC1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.554%)  route 0.100ns (41.446%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE                         0.000     0.000 r  pcpu_inst/dst_regC1_reg[5]/C
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pcpu_inst/dst_regC1_reg[5]/Q
                         net (fo=66, routed)          0.100     0.241    dmem_inst/data_reg_0_255_15_15/A5
    SLICE_X2Y73          RAMS64E                                      r  dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/dst_regC1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.554%)  route 0.100ns (41.446%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE                         0.000     0.000 r  pcpu_inst/dst_regC1_reg[5]/C
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pcpu_inst/dst_regC1_reg[5]/Q
                         net (fo=66, routed)          0.100     0.241    dmem_inst/data_reg_0_255_15_15/A5
    SLICE_X2Y73          RAMS64E                                      r  dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/dst_regC1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.554%)  route 0.100ns (41.446%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE                         0.000     0.000 r  pcpu_inst/dst_regC1_reg[5]/C
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pcpu_inst/dst_regC1_reg[5]/Q
                         net (fo=66, routed)          0.100     0.241    dmem_inst/data_reg_0_255_15_15/A5
    SLICE_X2Y73          RAMS64E                                      r  dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/dst_regC1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.554%)  route 0.100ns (41.446%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE                         0.000     0.000 r  pcpu_inst/dst_regC1_reg[5]/C
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pcpu_inst/dst_regC1_reg[5]/Q
                         net (fo=66, routed)          0.100     0.241    dmem_inst/data_reg_0_255_15_15/A5
    SLICE_X2Y73          RAMS64E                                      r  dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/store_reg2_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/data_reg_0_255_8_8/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  pcpu_inst/store_reg2_reg[8]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pcpu_inst/store_reg2_reg[8]/Q
                         net (fo=4, routed)           0.113     0.241    dmem_inst/data_reg_0_255_8_8/D
    SLICE_X2Y71          RAMS64E                                      r  dmem_inst/data_reg_0_255_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/store_reg2_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/data_reg_0_255_8_8/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  pcpu_inst/store_reg2_reg[8]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pcpu_inst/store_reg2_reg[8]/Q
                         net (fo=4, routed)           0.113     0.241    dmem_inst/data_reg_0_255_8_8/D
    SLICE_X2Y71          RAMS64E                                      r  dmem_inst/data_reg_0_255_8_8/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/store_reg2_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/data_reg_0_255_8_8/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  pcpu_inst/store_reg2_reg[8]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pcpu_inst/store_reg2_reg[8]/Q
                         net (fo=4, routed)           0.113     0.241    dmem_inst/data_reg_0_255_8_8/D
    SLICE_X2Y71          RAMS64E                                      r  dmem_inst/data_reg_0_255_8_8/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/store_reg2_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/data_reg_0_255_8_8/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  pcpu_inst/store_reg2_reg[8]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pcpu_inst/store_reg2_reg[8]/Q
                         net (fo=4, routed)           0.113     0.241    dmem_inst/data_reg_0_255_8_8/D
    SLICE_X2Y71          RAMS64E                                      r  dmem_inst/data_reg_0_255_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/store_reg2_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/data_reg_0_255_11_11/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE                         0.000     0.000 r  pcpu_inst/store_reg2_reg[11]/C
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pcpu_inst/store_reg2_reg[11]/Q
                         net (fo=4, routed)           0.110     0.251    dmem_inst/data_reg_0_255_11_11/D
    SLICE_X2Y76          RAMS64E                                      r  dmem_inst/data_reg_0_255_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay           407 Endpoints
Min Delay           407 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/general_reg_reg[13][10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 1.480ns (20.300%)  route 5.809ns (79.700%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=470, routed)         5.809     8.289    pcpu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  pcpu_inst/general_reg_reg[13][10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/general_reg_reg[13][11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 1.480ns (20.300%)  route 5.809ns (79.700%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=470, routed)         5.809     8.289    pcpu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  pcpu_inst/general_reg_reg[13][11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/general_reg_reg[13][12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 1.480ns (20.300%)  route 5.809ns (79.700%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=470, routed)         5.809     8.289    pcpu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  pcpu_inst/general_reg_reg[13][12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/general_reg_reg[13][14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 1.480ns (20.300%)  route 5.809ns (79.700%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=470, routed)         5.809     8.289    pcpu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  pcpu_inst/general_reg_reg[13][14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/general_reg_reg[7][14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 1.480ns (20.300%)  route 5.809ns (79.700%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=470, routed)         5.809     8.289    pcpu_inst/AR[0]
    SLICE_X13Y77         FDCE                                         f  pcpu_inst/general_reg_reg[7][14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/general_reg_reg[2][10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 1.480ns (20.329%)  route 5.798ns (79.671%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=470, routed)         5.798     8.278    pcpu_inst/AR[0]
    SLICE_X13Y79         FDCE                                         f  pcpu_inst/general_reg_reg[2][10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/general_reg_reg[0][10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 1.480ns (20.700%)  route 5.668ns (79.300%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=470, routed)         5.668     8.148    pcpu_inst/AR[0]
    SLICE_X13Y78         FDCE                                         f  pcpu_inst/general_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/general_reg_reg[1][14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 1.480ns (20.700%)  route 5.668ns (79.300%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=470, routed)         5.668     8.148    pcpu_inst/AR[0]
    SLICE_X12Y78         FDCE                                         f  pcpu_inst/general_reg_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/general_reg_reg[7][12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 1.480ns (21.165%)  route 5.511ns (78.835%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=470, routed)         5.511     7.991    pcpu_inst/AR[0]
    SLICE_X10Y79         FDCE                                         f  pcpu_inst/general_reg_reg[7][12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/general_reg_reg[5][12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 1.480ns (21.623%)  route 5.363ns (78.377%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=470, routed)         5.363     7.842    pcpu_inst/AR[0]
    SLICE_X11Y78         FDCE                                         f  pcpu_inst/general_reg_reg[5][12]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line45/seg7_addr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.247ns (31.151%)  route 0.547ns (68.849%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=470, routed)         0.547     1.794    nolabel_line45/AS[0]
    SLICE_X1Y82          FDCE                                         f  nolabel_line45/seg7_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.247ns (27.333%)  route 0.658ns (72.667%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=470, routed)         0.658     1.905    pcpu_inst/AR[0]
    SLICE_X3Y77          FDCE                                         f  pcpu_inst/dst_regC1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC2_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.247ns (27.333%)  route 0.658ns (72.667%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=470, routed)         0.658     1.905    pcpu_inst/AR[0]
    SLICE_X3Y77          FDCE                                         f  pcpu_inst/dst_regC2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/wb_input_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.247ns (27.333%)  route 0.658ns (72.667%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=470, routed)         0.658     1.905    pcpu_inst/AR[0]
    SLICE_X3Y77          FDCE                                         f  pcpu_inst/wb_input_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/wb_input_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.247ns (27.333%)  route 0.658ns (72.667%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=470, routed)         0.658     1.905    pcpu_inst/AR[0]
    SLICE_X3Y77          FDCE                                         f  pcpu_inst/wb_input_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/wb_input_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.247ns (27.333%)  route 0.658ns (72.667%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=470, routed)         0.658     1.905    pcpu_inst/AR[0]
    SLICE_X3Y77          FDCE                                         f  pcpu_inst/wb_input_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/wb_input_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.247ns (27.333%)  route 0.658ns (72.667%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=470, routed)         0.658     1.905    pcpu_inst/AR[0]
    SLICE_X3Y77          FDCE                                         f  pcpu_inst/wb_input_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/store_reg1_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.247ns (25.742%)  route 0.714ns (74.258%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=470, routed)         0.714     1.961    pcpu_inst/AR[0]
    SLICE_X5Y76          FDCE                                         f  pcpu_inst/store_reg1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.247ns (25.626%)  route 0.718ns (74.374%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=470, routed)         0.718     1.966    pcpu_inst/AR[0]
    SLICE_X4Y76          FDCE                                         f  pcpu_inst/dst_regC1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC2_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.247ns (25.626%)  route 0.718ns (74.374%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=470, routed)         0.718     1.966    pcpu_inst/AR[0]
    SLICE_X4Y76          FDCE                                         f  pcpu_inst/dst_regC2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.115ns  (logic 0.704ns (17.107%)  route 3.411ns (82.893%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[2]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pcpu_inst/i_addr_reg[2]/Q
                         net (fo=40, routed)          1.795     2.251    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X2Y65                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2/I1
    SLICE_X2Y65          LUT6 (Prop_lut6_I1_O)        0.124     2.375 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.061     3.436    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X2Y65                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/I1
    SLICE_X2Y65          LUT4 (Prop_lut4_I1_O)        0.124     3.560 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.555     4.115    nolabel_line45/D[7]
    SLICE_X2Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599     5.022    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[7]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 0.704ns (17.466%)  route 3.327ns (82.534%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[4]/C
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pcpu_inst/i_addr_reg[4]/Q
                         net (fo=38, routed)          2.042     2.498    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X4Y64                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2/I4
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.124     2.622 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.868     3.491    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2_n_0
    SLICE_X5Y64                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/I1
    SLICE_X5Y64          LUT5 (Prop_lut5_I1_O)        0.124     3.615 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=2, routed)           0.416     4.031    nolabel_line45/D[10]
    SLICE_X4Y64          FDCE                                         r  nolabel_line45/i_data_store_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.598     5.021    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  nolabel_line45/i_data_store_reg[10]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.953ns  (logic 0.842ns (21.301%)  route 3.111ns (78.699%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[1]/C
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  pcpu_inst/i_addr_reg[1]/Q
                         net (fo=38, routed)          1.763     2.182    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X7Y64                                                       f  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/I2
    SLICE_X7Y64          LUT6 (Prop_lut6_I2_O)        0.299     2.481 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.670     3.152    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X7Y64                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/I0
    SLICE_X7Y64          LUT5 (Prop_lut5_I0_O)        0.124     3.276 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.677     3.953    nolabel_line45/D[1]
    SLICE_X4Y64          FDCE                                         r  nolabel_line45/i_data_store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.598     5.021    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  nolabel_line45/i_data_store_reg[1]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 0.842ns (21.534%)  route 3.068ns (78.466%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[1]/C
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pcpu_inst/i_addr_reg[1]/Q
                         net (fo=38, routed)          1.617     2.036    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X8Y64                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I0
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.299     2.335 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.670     3.006    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X8Y64                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I0
    SLICE_X8Y64          LUT4 (Prop_lut4_I0_O)        0.124     3.130 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.780     3.910    nolabel_line45/D[6]
    SLICE_X3Y67          FDCE                                         r  nolabel_line45/i_data_store_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.597     5.020    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  nolabel_line45/i_data_store_reg[6]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 0.704ns (18.653%)  route 3.070ns (81.347%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[4]/C
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pcpu_inst/i_addr_reg[4]/Q
                         net (fo=38, routed)          1.837     2.293    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X6Y65                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_2/I3
    SLICE_X6Y65          LUT6 (Prop_lut6_I3_O)        0.124     2.417 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.897     3.314    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_2_n_0
    SLICE_X6Y65                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/I1
    SLICE_X6Y65          LUT5 (Prop_lut5_I1_O)        0.124     3.438 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=2, routed)           0.336     3.774    nolabel_line45/D[9]
    SLICE_X5Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.597     5.020    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X5Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[9]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.705ns  (logic 0.704ns (19.000%)  route 3.001ns (81.000%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[4]/C
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pcpu_inst/i_addr_reg[4]/Q
                         net (fo=38, routed)          1.862     2.318    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X6Y65                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2/I3
    SLICE_X6Y65          LUT6 (Prop_lut6_I3_O)        0.124     2.442 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.643     3.085    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2_n_0
    SLICE_X5Y65                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/I1
    SLICE_X5Y65          LUT5 (Prop_lut5_I1_O)        0.124     3.209 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=2, routed)           0.497     3.705    nolabel_line45/D[14]
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/i_data_store_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.597     5.020    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/i_data_store_reg[14]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 0.704ns (19.319%)  route 2.940ns (80.681%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[2]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pcpu_inst/i_addr_reg[2]/Q
                         net (fo=40, routed)          1.757     2.213    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X5Y64                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/I1
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124     2.337 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.670     3.008    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X5Y64                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/I0
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.124     3.132 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           0.512     3.644    nolabel_line45/D[2]
    SLICE_X5Y64          FDCE                                         r  nolabel_line45/i_data_store_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.598     5.021    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X5Y64          FDCE                                         r  nolabel_line45/i_data_store_reg[2]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.567ns  (logic 0.704ns (19.739%)  route 2.863ns (80.261%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[4]/C
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pcpu_inst/i_addr_reg[4]/Q
                         net (fo=38, routed)          1.868     2.324    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X3Y64                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/I3
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124     2.448 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     2.881    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X3Y64                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/I0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124     3.005 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=2, routed)           0.561     3.567    nolabel_line45/D[13]
    SLICE_X2Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599     5.022    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[13]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.544ns  (logic 0.704ns (19.863%)  route 2.840ns (80.137%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[4]/C
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pcpu_inst/i_addr_reg[4]/Q
                         net (fo=38, routed)          1.593     2.049    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X4Y64                                                       f  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_2/I3
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.124     2.173 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.879     3.052    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_2_n_0
    SLICE_X4Y64                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/I1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.124     3.176 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=2, routed)           0.368     3.544    nolabel_line45/D[15]
    SLICE_X2Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599     5.022    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[15]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.532ns  (logic 0.704ns (19.933%)  route 2.828ns (80.067%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[2]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pcpu_inst/i_addr_reg[2]/Q
                         net (fo=40, routed)          1.282     1.738    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X2Y64                                                       f  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/I1
    SLICE_X2Y64          LUT6 (Prop_lut6_I1_O)        0.124     1.862 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=8, routed)           1.207     3.069    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X4Y65                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I3
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.193 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.339     3.532    nolabel_line45/D[0]
    SLICE_X2Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599     5.022    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.221ns (54.328%)  route 0.186ns (45.672%))
  Logic Levels:           2  (FDCE=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[0]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line45/seg7_addr_reg[0]/Q
                         net (fo=18, routed)          0.186     0.327    nolabel_line45/seg7_addr[0]
    SLICE_X0Y65                                                       r  nolabel_line45/o_seg_r_reg[1]_i_1/S
    SLICE_X0Y65          MUXF8 (Prop_muxf8_S_O)       0.080     0.407 r  nolabel_line45/o_seg_r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    nolabel_line45/o_seg_r_reg[1]_i_1_n_0
    SLICE_X0Y65          FDPE                                         r  nolabel_line45/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     2.036    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  nolabel_line45/o_seg_r_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.221ns (54.328%)  route 0.186ns (45.672%))
  Logic Levels:           2  (FDCE=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[0]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line45/seg7_addr_reg[0]/Q
                         net (fo=18, routed)          0.186     0.327    nolabel_line45/seg7_addr[0]
    SLICE_X1Y65                                                       r  nolabel_line45/o_seg_r_reg[5]_i_1/S
    SLICE_X1Y65          MUXF8 (Prop_muxf8_S_O)       0.080     0.407 r  nolabel_line45/o_seg_r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.407    nolabel_line45/o_seg_r_reg[5]_i_1_n_0
    SLICE_X1Y65          FDPE                                         r  nolabel_line45/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     2.036    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y65          FDPE                                         r  nolabel_line45/o_seg_r_reg[5]/C

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.221ns (53.854%)  route 0.189ns (46.146%))
  Logic Levels:           2  (FDCE=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[0]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line45/seg7_addr_reg[0]/Q
                         net (fo=18, routed)          0.189     0.330    nolabel_line45/seg7_addr[0]
    SLICE_X0Y66                                                       r  nolabel_line45/o_seg_r_reg[3]_i_1/S
    SLICE_X0Y66          MUXF8 (Prop_muxf8_S_O)       0.080     0.410 r  nolabel_line45/o_seg_r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.410    nolabel_line45/o_seg_r_reg[3]_i_1_n_0
    SLICE_X0Y66          FDPE                                         r  nolabel_line45/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.035    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X0Y66          FDPE                                         r  nolabel_line45/o_seg_r_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.221ns (53.854%)  route 0.189ns (46.146%))
  Logic Levels:           2  (FDCE=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[0]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line45/seg7_addr_reg[0]/Q
                         net (fo=18, routed)          0.189     0.330    nolabel_line45/seg7_addr[0]
    SLICE_X1Y66                                                       r  nolabel_line45/o_seg_r_reg[6]_i_1/S
    SLICE_X1Y66          MUXF8 (Prop_muxf8_S_O)       0.080     0.410 r  nolabel_line45/o_seg_r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.410    nolabel_line45/o_seg_r_reg[6]_i_1_n_0
    SLICE_X1Y66          FDPE                                         r  nolabel_line45/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.035    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y66          FDPE                                         r  nolabel_line45/o_seg_r_reg[6]/C

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.221ns (48.849%)  route 0.231ns (51.151%))
  Logic Levels:           2  (FDCE=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[0]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line45/seg7_addr_reg[0]/Q
                         net (fo=18, routed)          0.231     0.372    nolabel_line45/seg7_addr[0]
    SLICE_X3Y65                                                       r  nolabel_line45/o_seg_r_reg[0]_i_1/S
    SLICE_X3Y65          MUXF8 (Prop_muxf8_S_O)       0.080     0.452 r  nolabel_line45/o_seg_r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.452    nolabel_line45/o_seg_r_reg[0]_i_1_n_0
    SLICE_X3Y65          FDPE                                         r  nolabel_line45/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     2.036    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X3Y65          FDPE                                         r  nolabel_line45/o_seg_r_reg[0]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.946%)  route 0.251ns (52.054%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[3]/C
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pcpu_inst/i_addr_reg[3]/Q
                         net (fo=32, routed)          0.193     0.334    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X4Y66                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/I0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.045     0.379 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.058     0.437    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X4Y66                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/I1
    SLICE_X4Y66          LUT4 (Prop_lut4_I1_O)        0.045     0.482 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.000     0.482    nolabel_line45/D[5]
    SLICE_X4Y66          FDCE                                         r  nolabel_line45/i_data_store_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.867     2.032    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X4Y66          FDCE                                         r  nolabel_line45/i_data_store_reg[5]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.594%)  route 0.296ns (61.406%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[6]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pcpu_inst/i_addr_reg[6]/Q
                         net (fo=35, routed)          0.296     0.437    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X5Y65                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0/I2
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.045     0.482 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           0.000     0.482    nolabel_line45/D[8]
    SLICE_X5Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.033    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X5Y65          FDCE                                         r  nolabel_line45/i_data_store_reg[8]/C

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.267ns (54.117%)  route 0.226ns (45.883%))
  Logic Levels:           4  (FDCE=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[2]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line45/seg7_addr_reg[2]/Q
                         net (fo=37, routed)          0.226     0.367    nolabel_line45/seg7_addr[2]
    SLICE_X2Y67                                                       f  nolabel_line45/o_seg_r[2]_i_6/I4
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045     0.412 r  nolabel_line45/o_seg_r[2]_i_6/O
                         net (fo=1, routed)           0.000     0.412    nolabel_line45/o_seg_r[2]_i_6_n_0
    SLICE_X2Y67                                                       r  nolabel_line45/o_seg_r_reg[2]_i_3/I0
    SLICE_X2Y67          MUXF7 (Prop_muxf7_I0_O)      0.062     0.474 r  nolabel_line45/o_seg_r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     0.474    nolabel_line45/o_seg_r_reg[2]_i_3_n_0
    SLICE_X2Y67                                                       r  nolabel_line45/o_seg_r_reg[2]_i_1/I1
    SLICE_X2Y67          MUXF8 (Prop_muxf8_I1_O)      0.019     0.493 r  nolabel_line45/o_seg_r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.493    nolabel_line45/o_seg_r_reg[2]_i_1_n_0
    SLICE_X2Y67          FDPE                                         r  nolabel_line45/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X2Y67          FDPE                                         r  nolabel_line45/o_seg_r_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line45/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.280ns (55.515%)  route 0.224ns (44.485%))
  Logic Levels:           4  (FDCE=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  nolabel_line45/seg7_addr_reg[2]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line45/seg7_addr_reg[2]/Q
                         net (fo=37, routed)          0.224     0.365    nolabel_line45/seg7_addr[2]
    SLICE_X3Y67                                                       f  nolabel_line45/o_seg_r[4]_i_4/I4
    SLICE_X3Y67          LUT5 (Prop_lut5_I4_O)        0.045     0.410 r  nolabel_line45/o_seg_r[4]_i_4/O
                         net (fo=1, routed)           0.000     0.410    nolabel_line45/o_seg_r[4]_i_4_n_0
    SLICE_X3Y67                                                       r  nolabel_line45/o_seg_r_reg[4]_i_2/I0
    SLICE_X3Y67          MUXF7 (Prop_muxf7_I0_O)      0.071     0.481 r  nolabel_line45/o_seg_r_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.481    nolabel_line45/o_seg_r_reg[4]_i_2_n_0
    SLICE_X3Y67                                                       r  nolabel_line45/o_seg_r_reg[4]_i_1/I0
    SLICE_X3Y67          MUXF8 (Prop_muxf8_I0_O)      0.023     0.504 r  nolabel_line45/o_seg_r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.504    nolabel_line45/o_seg_r_reg[4]_i_1_n_0
    SLICE_X3Y67          FDPE                                         r  nolabel_line45/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X3Y67          FDPE                                         r  nolabel_line45/o_seg_r_reg[4]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line45/i_data_store_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.670%)  route 0.401ns (68.330%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[7]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pcpu_inst/i_addr_reg[7]/Q
                         net (fo=17, routed)          0.232     0.373    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X5Y65                                                       r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/I4
    SLICE_X5Y65          LUT5 (Prop_lut5_I4_O)        0.045     0.418 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=2, routed)           0.170     0.587    nolabel_line45/D[14]
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/i_data_store_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    nolabel_line45/clk_in_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  nolabel_line45/i_data_store_reg[14]/C





