--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Main_TOP.twx Main_TOP.ncd -o Main_TOP.twr Main_TOP.pcf
-ucf IOPinout.ucf

Design file:              Main_TOP.ncd
Physical constraint file: Main_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout0" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5582 paths analyzed, 1976 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.478ns.
--------------------------------------------------------------------------------

Paths for end point U2/D_io_s_3 (SLICE_X20Y49.D3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/D_io_s_3 (FF)
  Destination:          U2/D_io_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.383ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/D_io_s_3 to U2/D_io_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.DQ      Tcko                  0.447   U2/D_io_s<3>
                                                       U2/D_io_s_3
    SLICE_X11Y31.A2      net (fanout=5)        2.666   U2/D_io_s<3>
    SLICE_X11Y31.A       Tilo                  0.259   U3/temp_buf_2_bytes<12>
                                                       D_io_s<3>LogicTrst1
    SLICE_X20Y49.D3      net (fanout=9)        2.722   D_io_s<3>
    SLICE_X20Y49.CLK     Tas                   0.289   U2/D_io_s<3>
                                                       U2/Mmux_write_state[1]_read_state[1]_wide_mux_37_OUT43
                                                       U2/D_io_s_3
    -------------------------------------------------  ---------------------------
    Total                                      6.383ns (0.995ns logic, 5.388ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/Sub_State_FSM_FFd1_1 (FF)
  Destination:          U2/D_io_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.371ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.672 - 0.659)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/Sub_State_FSM_FFd1_1 to U2/D_io_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.391   U3/Sub_State_FSM_FFd1_1
                                                       U3/Sub_State_FSM_FFd1_1
    SLICE_X10Y28.C1      net (fanout=3)        0.868   U3/Sub_State_FSM_FFd1_1
    SLICE_X10Y28.C       Tilo                  0.205   U3/Top_State_FSM_FFd4
                                                       U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT111_1
    SLICE_X11Y31.A4      net (fanout=6)        0.637   U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT111
    SLICE_X11Y31.A       Tilo                  0.259   U3/temp_buf_2_bytes<12>
                                                       D_io_s<3>LogicTrst1
    SLICE_X20Y49.D3      net (fanout=9)        2.722   D_io_s<3>
    SLICE_X20Y49.CLK     Tas                   0.289   U2/D_io_s<3>
                                                       U2/Mmux_write_state[1]_read_state[1]_wide_mux_37_OUT43
                                                       U2/D_io_s_3
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (1.144ns logic, 4.227ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/read_state_FSM_FFd1_1 (FF)
  Destination:          U2/D_io_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.672 - 0.629)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/read_state_FSM_FFd1_1 to U2/D_io_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.447   U2/read_state_FSM_FFd1_1
                                                       U2/read_state_FSM_FFd1_1
    SLICE_X12Y29.A3      net (fanout=2)        0.501   U2/read_state_FSM_FFd1_1
    SLICE_X12Y29.A       Tilo                  0.203   N77
                                                       D_io_s<0>LogicTrst11_1
    SLICE_X11Y31.A3      net (fanout=9)        0.868   D_io_s<0>LogicTrst111
    SLICE_X11Y31.A       Tilo                  0.259   U3/temp_buf_2_bytes<12>
                                                       D_io_s<3>LogicTrst1
    SLICE_X20Y49.D3      net (fanout=9)        2.722   D_io_s<3>
    SLICE_X20Y49.CLK     Tas                   0.289   U2/D_io_s<3>
                                                       U2/Mmux_write_state[1]_read_state[1]_wide_mux_37_OUT43
                                                       U2/D_io_s_3
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (1.198ns logic, 4.091ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point U2/D_io_s_2 (SLICE_X20Y49.C3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/D_io_s_2 (FF)
  Destination:          U2/D_io_s_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.192ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/D_io_s_2 to U2/D_io_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.447   U2/D_io_s<3>
                                                       U2/D_io_s_2
    SLICE_X10Y28.D5      net (fanout=5)        2.280   U2/D_io_s<2>
    SLICE_X10Y28.D       Tilo                  0.205   U3/Top_State_FSM_FFd4
                                                       D_io_s<2>LogicTrst1
    SLICE_X20Y49.C3      net (fanout=20)       2.971   D_io_s<2>
    SLICE_X20Y49.CLK     Tas                   0.289   U2/D_io_s<3>
                                                       U2/Mmux_write_state[1]_read_state[1]_wide_mux_37_OUT33
                                                       U2/D_io_s_2
    -------------------------------------------------  ---------------------------
    Total                                      6.192ns (0.941ns logic, 5.251ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/Sub_State_FSM_FFd1_1 (FF)
  Destination:          U2/D_io_s_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.321ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.672 - 0.659)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/Sub_State_FSM_FFd1_1 to U2/D_io_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.391   U3/Sub_State_FSM_FFd1_1
                                                       U3/Sub_State_FSM_FFd1_1
    SLICE_X10Y28.C1      net (fanout=3)        0.868   U3/Sub_State_FSM_FFd1_1
    SLICE_X10Y28.C       Tilo                  0.205   U3/Top_State_FSM_FFd4
                                                       U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT111_1
    SLICE_X10Y28.D3      net (fanout=6)        0.392   U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT111
    SLICE_X10Y28.D       Tilo                  0.205   U3/Top_State_FSM_FFd4
                                                       D_io_s<2>LogicTrst1
    SLICE_X20Y49.C3      net (fanout=20)       2.971   D_io_s<2>
    SLICE_X20Y49.CLK     Tas                   0.289   U2/D_io_s<3>
                                                       U2/Mmux_write_state[1]_read_state[1]_wide_mux_37_OUT33
                                                       U2/D_io_s_2
    -------------------------------------------------  ---------------------------
    Total                                      5.321ns (1.090ns logic, 4.231ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/read_state_FSM_FFd1_1 (FF)
  Destination:          U2/D_io_s_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.304ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.672 - 0.629)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/read_state_FSM_FFd1_1 to U2/D_io_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.447   U2/read_state_FSM_FFd1_1
                                                       U2/read_state_FSM_FFd1_1
    SLICE_X12Y29.A3      net (fanout=2)        0.501   U2/read_state_FSM_FFd1_1
    SLICE_X12Y29.A       Tilo                  0.203   N77
                                                       D_io_s<0>LogicTrst11_1
    SLICE_X10Y28.D4      net (fanout=9)        0.688   D_io_s<0>LogicTrst111
    SLICE_X10Y28.D       Tilo                  0.205   U3/Top_State_FSM_FFd4
                                                       D_io_s<2>LogicTrst1
    SLICE_X20Y49.C3      net (fanout=20)       2.971   D_io_s<2>
    SLICE_X20Y49.CLK     Tas                   0.289   U2/D_io_s<3>
                                                       U2/Mmux_write_state[1]_read_state[1]_wide_mux_37_OUT33
                                                       U2/D_io_s_2
    -------------------------------------------------  ---------------------------
    Total                                      5.304ns (1.144ns logic, 4.160ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point U2/D_io_s_1 (SLICE_X20Y49.B3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/D_io_s_1 (FF)
  Destination:          U2/D_io_s_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/D_io_s_1 to U2/D_io_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.BQ      Tcko                  0.447   U2/D_io_s<3>
                                                       U2/D_io_s_1
    SLICE_X8Y31.C6       net (fanout=6)        2.329   U2/D_io_s<1>
    SLICE_X8Y31.C        Tilo                  0.204   U3/nb_byte<1>
                                                       D_io_s<1>LogicTrst1
    SLICE_X20Y49.B3      net (fanout=20)       2.790   D_io_s<1>
    SLICE_X20Y49.CLK     Tas                   0.289   U2/D_io_s<3>
                                                       U2/Mmux_write_state[1]_read_state[1]_wide_mux_37_OUT23
                                                       U2/D_io_s_1
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (0.940ns logic, 5.119ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/read_state_FSM_FFd1_1 (FF)
  Destination:          U2/D_io_s_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.741ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.672 - 0.629)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/read_state_FSM_FFd1_1 to U2/D_io_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.447   U2/read_state_FSM_FFd1_1
                                                       U2/read_state_FSM_FFd1_1
    SLICE_X12Y29.A3      net (fanout=2)        0.501   U2/read_state_FSM_FFd1_1
    SLICE_X12Y29.A       Tilo                  0.203   N77
                                                       D_io_s<0>LogicTrst11_1
    SLICE_X8Y31.C2       net (fanout=9)        1.307   D_io_s<0>LogicTrst111
    SLICE_X8Y31.C        Tilo                  0.204   U3/nb_byte<1>
                                                       D_io_s<1>LogicTrst1
    SLICE_X20Y49.B3      net (fanout=20)       2.790   D_io_s<1>
    SLICE_X20Y49.CLK     Tas                   0.289   U2/D_io_s<3>
                                                       U2/Mmux_write_state[1]_read_state[1]_wide_mux_37_OUT23
                                                       U2/D_io_s_1
    -------------------------------------------------  ---------------------------
    Total                                      5.741ns (1.143ns logic, 4.598ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/read_state_FSM_FFd2_1 (FF)
  Destination:          U2/D_io_s_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.528ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.672 - 0.629)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/read_state_FSM_FFd2_1 to U2/D_io_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.447   U2/read_state_FSM_FFd2_1
                                                       U2/read_state_FSM_FFd2_1
    SLICE_X12Y29.A6      net (fanout=2)        0.288   U2/read_state_FSM_FFd2_1
    SLICE_X12Y29.A       Tilo                  0.203   N77
                                                       D_io_s<0>LogicTrst11_1
    SLICE_X8Y31.C2       net (fanout=9)        1.307   D_io_s<0>LogicTrst111
    SLICE_X8Y31.C        Tilo                  0.204   U3/nb_byte<1>
                                                       D_io_s<1>LogicTrst1
    SLICE_X20Y49.B3      net (fanout=20)       2.790   D_io_s<1>
    SLICE_X20Y49.CLK     Tas                   0.289   U2/D_io_s<3>
                                                       U2/Mmux_write_state[1]_read_state[1]_wide_mux_37_OUT23
                                                       U2/D_io_s_1
    -------------------------------------------------  ---------------------------
    Total                                      5.528ns (1.143ns logic, 4.385ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------

Paths for end point U5/smp_rdy_past (SLICE_X19Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/smp_rdy_o (FF)
  Destination:          U5/smp_rdy_past (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/smp_rdy_o to U5/smp_rdy_past
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.AQ      Tcko                  0.200   U3/smp_rdy_o
                                                       U3/smp_rdy_o
    SLICE_X19Y36.AX      net (fanout=3)        0.141   U3/smp_rdy_o
    SLICE_X19Y36.CLK     Tckdi       (-Th)    -0.059   U5/smp_rdy_past
                                                       U5/smp_rdy_past
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point U3/D_io_s_2 (SLICE_X10Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/D_io_s_2 (FF)
  Destination:          U3/D_io_s_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/D_io_s_2 to U3/D_io_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.200   U3/D_io_s<4>
                                                       U3/D_io_s_2
    SLICE_X10Y31.A6      net (fanout=3)        0.022   U3/D_io_s<2>
    SLICE_X10Y31.CLK     Tah         (-Th)    -0.190   U3/D_io_s<4>
                                                       U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT31
                                                       U3/D_io_s_2
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point U5/D_DAC_s_6 (SLICE_X18Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/D_DAC_s_6 (FF)
  Destination:          U5/D_DAC_s_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/D_DAC_s_6 to U5/D_DAC_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y48.AQ      Tcko                  0.200   U5/D_DAC_s<9>
                                                       U5/D_DAC_s_6
    SLICE_X18Y48.A6      net (fanout=2)        0.025   U5/D_DAC_s<6>
    SLICE_X18Y48.CLK     Tah         (-Th)    -0.190   U5/D_DAC_s<9>
                                                       U5/Mmux_mem_read_state[1]_X_36_o_wide_mux_17_OUT111
                                                       U5/D_DAC_s_6
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_dac_o" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for U1/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|U1/clkin1                      |     10.000ns|      3.334ns|      6.478ns|            0|            0|            0|         5582|
| U1/clkout0                    |     10.000ns|      6.478ns|          N/A|            0|            0|         5582|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    6.478|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5582 paths, 0 nets, and 2595 connections

Design statistics:
   Minimum period:   6.478ns{1}   (Maximum frequency: 154.369MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 20 21:19:52 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



