t 8 B<3> input
t 12 B<2> input
t 16 B<1> input
t 20 B<0> input
t 7 C<3> input
t 11 C<2> input
t 15 C<1> input
t 19 C<0> input
t 6 D<3> input
t 10 D<2> input
t 14 D<1> input
t 18 D<0> input
t 22 S<1> input
t 23 S<0> input
t 2 F<3> output
t 3 F<2> output
t 4 F<1> output
t 5 F<0> output
t 9 A<3> input
t 13 A<2> input
t 17 A<1> input
t 21 A<0> input

n 1 vdd!
n 0 gnd!
n 2 /F<3>
n 3 /F<2>
n 4 /F<1>
n 5 /F<0>
n 6 /D<3>
n 7 /C<3>
n 8 /B<3>
n 9 /A<3>
n 10 /D<2>
n 11 /C<2>
n 12 /B<2>
n 13 /A<2>
n 14 /D<1>
n 15 /C<1>
n 16 /B<1>
n 17 /A<1>
n 18 /D<0>
n 19 /C<0>
n 20 /B<0>
n 21 /A<0>
n 22 /S<1>
n 23 /S<0>
n 26 /I5/net11
n 30 /I5/net15
n 35 /I5/I1/net17

; nmos Instance /I5/I1/M2 = auLvs device Q0
d nmos D G S B (p D S)
i 0 nmos 26 22 2 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I5/I1/M0 = auLvs device Q1
i 1 nmos 30 35 2 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I5/I1/M3 = auLvs device Q2
d pmos D G S B (p D S)
i 2 pmos 26 35 2 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I5/I1/M1 = auLvs device Q3
i 3 pmos 30 22 2 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I5/I1/I0/M0 = auLvs device Q4
i 4 nmos 35 22 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I5/I1/I0/M1 = auLvs device Q5
i 5 pmos 35 22 1 1 " m 1 l 180e-9 w 450e-9 "
n 44 /I5/I0/net17

; nmos Instance /I5/I0/M2 = auLvs device Q6
i 6 nmos 6 23 26 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I5/I0/M0 = auLvs device Q7
i 7 nmos 7 44 26 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I5/I0/M3 = auLvs device Q8
i 8 pmos 6 44 26 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I5/I0/M1 = auLvs device Q9
i 9 pmos 7 23 26 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I5/I0/I0/M0 = auLvs device Q10
i 10 nmos 44 23 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I5/I0/I0/M1 = auLvs device Q11
i 11 pmos 44 23 1 1 " m 1 l 180e-9 w 450e-9 "
n 53 /I5/I3/net17

; nmos Instance /I5/I3/M2 = auLvs device Q12
i 12 nmos 8 23 30 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I5/I3/M0 = auLvs device Q13
i 13 nmos 9 53 30 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I5/I3/M3 = auLvs device Q14
i 14 pmos 8 53 30 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I5/I3/M1 = auLvs device Q15
i 15 pmos 9 23 30 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I5/I3/I0/M0 = auLvs device Q16
i 16 nmos 53 23 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I5/I3/I0/M1 = auLvs device Q17
i 17 pmos 53 23 1 1 " m 1 l 180e-9 w 450e-9 "
n 62 /I2/net11
n 66 /I2/net15
n 71 /I2/I1/net17

; nmos Instance /I2/I1/M2 = auLvs device Q18
i 18 nmos 62 22 3 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I2/I1/M0 = auLvs device Q19
i 19 nmos 66 71 3 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I2/I1/M3 = auLvs device Q20
i 20 pmos 62 71 3 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I2/I1/M1 = auLvs device Q21
i 21 pmos 66 22 3 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I2/I1/I0/M0 = auLvs device Q22
i 22 nmos 71 22 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I2/I1/I0/M1 = auLvs device Q23
i 23 pmos 71 22 1 1 " m 1 l 180e-9 w 450e-9 "
n 80 /I2/I0/net17

; nmos Instance /I2/I0/M2 = auLvs device Q24
i 24 nmos 10 23 62 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I2/I0/M0 = auLvs device Q25
i 25 nmos 11 80 62 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I2/I0/M3 = auLvs device Q26
i 26 pmos 10 80 62 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I2/I0/M1 = auLvs device Q27
i 27 pmos 11 23 62 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I2/I0/I0/M0 = auLvs device Q28
i 28 nmos 80 23 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I2/I0/I0/M1 = auLvs device Q29
i 29 pmos 80 23 1 1 " m 1 l 180e-9 w 450e-9 "
n 89 /I2/I3/net17

; nmos Instance /I2/I3/M2 = auLvs device Q30
i 30 nmos 12 23 66 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I2/I3/M0 = auLvs device Q31
i 31 nmos 13 89 66 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I2/I3/M3 = auLvs device Q32
i 32 pmos 12 89 66 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I2/I3/M1 = auLvs device Q33
i 33 pmos 13 23 66 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I2/I3/I0/M0 = auLvs device Q34
i 34 nmos 89 23 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I2/I3/I0/M1 = auLvs device Q35
i 35 pmos 89 23 1 1 " m 1 l 180e-9 w 450e-9 "
n 98 /I4/net11
n 102 /I4/net15
n 107 /I4/I1/net17

; nmos Instance /I4/I1/M2 = auLvs device Q36
i 36 nmos 98 22 4 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I4/I1/M0 = auLvs device Q37
i 37 nmos 102 107 4 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I1/M3 = auLvs device Q38
i 38 pmos 98 107 4 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I1/M1 = auLvs device Q39
i 39 pmos 102 22 4 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I4/I1/I0/M0 = auLvs device Q40
i 40 nmos 107 22 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I1/I0/M1 = auLvs device Q41
i 41 pmos 107 22 1 1 " m 1 l 180e-9 w 450e-9 "
n 116 /I4/I0/net17

; nmos Instance /I4/I0/M2 = auLvs device Q42
i 42 nmos 14 23 98 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I4/I0/M0 = auLvs device Q43
i 43 nmos 15 116 98 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I0/M3 = auLvs device Q44
i 44 pmos 14 116 98 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I0/M1 = auLvs device Q45
i 45 pmos 15 23 98 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I4/I0/I0/M0 = auLvs device Q46
i 46 nmos 116 23 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I0/I0/M1 = auLvs device Q47
i 47 pmos 116 23 1 1 " m 1 l 180e-9 w 450e-9 "
n 125 /I4/I3/net17

; nmos Instance /I4/I3/M2 = auLvs device Q48
i 48 nmos 16 23 102 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I4/I3/M0 = auLvs device Q49
i 49 nmos 17 125 102 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I3/M3 = auLvs device Q50
i 50 pmos 16 125 102 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I3/M1 = auLvs device Q51
i 51 pmos 17 23 102 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I4/I3/I0/M0 = auLvs device Q52
i 52 nmos 125 23 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I3/I0/M1 = auLvs device Q53
i 53 pmos 125 23 1 1 " m 1 l 180e-9 w 450e-9 "
n 134 /I0/net11
n 138 /I0/net15
n 143 /I0/I1/net17

; nmos Instance /I0/I1/M2 = auLvs device Q54
i 54 nmos 134 22 5 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I0/I1/M0 = auLvs device Q55
i 55 nmos 138 143 5 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/I1/M3 = auLvs device Q56
i 56 pmos 134 143 5 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/I1/M1 = auLvs device Q57
i 57 pmos 138 22 5 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I0/I1/I0/M0 = auLvs device Q58
i 58 nmos 143 22 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/I1/I0/M1 = auLvs device Q59
i 59 pmos 143 22 1 1 " m 1 l 180e-9 w 450e-9 "
n 152 /I0/I0/net17

; nmos Instance /I0/I0/M2 = auLvs device Q60
i 60 nmos 18 23 134 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I0/I0/M0 = auLvs device Q61
i 61 nmos 19 152 134 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/I0/M3 = auLvs device Q62
i 62 pmos 18 152 134 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/I0/M1 = auLvs device Q63
i 63 pmos 19 23 134 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I0/I0/I0/M0 = auLvs device Q64
i 64 nmos 152 23 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/I0/I0/M1 = auLvs device Q65
i 65 pmos 152 23 1 1 " m 1 l 180e-9 w 450e-9 "
n 161 /I0/I3/net17

; nmos Instance /I0/I3/M2 = auLvs device Q66
i 66 nmos 20 23 138 0 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I0/I3/M0 = auLvs device Q67
i 67 nmos 21 161 138 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/I3/M3 = auLvs device Q68
i 68 pmos 20 161 138 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/I3/M1 = auLvs device Q69
i 69 pmos 21 23 138 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I0/I3/I0/M0 = auLvs device Q70
i 70 nmos 161 23 0 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/I3/I0/M1 = auLvs device Q71
i 71 pmos 161 23 1 1 " m 1 l 180e-9 w 450e-9 "
t 0 gnd! global
t 1 vdd! global

