Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Thu Jun  5 18:03:15 2025

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 3.13 sec.
Placement done.
Total placement takes 25.28 sec.

Routing started.
Building routing graph takes 1.03 sec.
Processing design graph takes 0.27 sec.
Total nets for routing : 3583.
Global routing takes 13.38 sec.
Detailed routing takes 14.33 sec.
Hold Violation Fix in router takes 1.53 sec.
Finish routing takes 0.44 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 31.42 sec.

IO Port Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT            | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ad0_clk         | output        | H17     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad0_data[0]     | input         | F17     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[1]     | input         | J16     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[2]     | input         | F18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[3]     | input         | H16     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[4]     | input         | G17     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[5]     | input         | J14     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[6]     | input         | G18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[7]     | input         | J15     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[8]     | input         | H13     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[9]     | input         | K15     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_oe          | output        | K14     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad0_otr         | input         | H14     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_clk         | output        | M13     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad1_data[0]     | input         | H18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[1]     | input         | J18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[2]     | input         | K17     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[3]     | input         | L17     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[4]     | input         | K18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[5]     | input         | L18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[6]     | input         | L12     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[7]     | input         | M16     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[8]     | input         | L13     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[9]     | input         | L16     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_oe          | output        | M17     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad1_otr         | input         | M14     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_clk         | output        | R14     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad2_data[0]     | input         | U13     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_data[1]     | input         | R13     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_data[2]     | input         | V13     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_data[3]     | input         | T13     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_data[4]     | input         | N13     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_data[5]     | input         | P13     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_data[6]     | input         | N14     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_data[7]     | input         | P14     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_data[8]     | input         | U10     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_data[9]     | input         | R17     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad2_oe          | output        | R18     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad2_otr         | input         | V10     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cs_n            | input         | B2      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| led[0]          | output        | F3      | BANKL1     | 1.5       | LVCMOS15       | 4         | PULLUP         | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[1]          | output        | J6      | BANKL1     | 1.5       | LVCMOS15       | 4         | PULLUP         | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[2]          | output        | J7      | BANKL1     | 1.5       | LVCMOS15       | 4         | PULLUP         | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[3]          | output        | G1      | BANKL1     | 1.5       | LVCMOS15       | 4         | PULLUP         | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| miso            | output        | A1      | BANKL0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| mosi            | input         | B1      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rst             | input         | G5      | BANKL1     | 1.5       | LVCMOS15       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sclk            | input         | A2      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_clk         | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| test            | output        | D1      | BANKL0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 501      | 3274          | 16                  
|   FF                     | 793      | 19644         | 5                   
|   LUT                    | 1325     | 13096         | 11                  
|   LUT-FF pairs           | 443      | 13096         | 4                   
| Use of CLMS              | 994      | 1110          | 90                  
|   FF                     | 34       | 6660          | 1                   
|   LUT                    | 2060     | 4440          | 47                  
|   LUT-FF pairs           | 5        | 4440          | 1                   
|   Distributed RAM        | 1920     | 4440          | 44                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 1        | 48            | 3                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 50       | 240           | 21                  
|   IOBD                   | 26       | 120           | 22                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 23       | 114           | 21                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 50       | 240           | 21                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 6        | 20            | 30                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                 | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                               | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg     | USCM_74_109        | ntclkbufg_0         | 11         | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | SCANCHAIN_48_328     
| clkbufg_4/gopclkbufg     | USCM_74_108        | ntclkbufg_1         | 31         | sclk_ibuf/opit_1                         | IOL_7_281            
| clkbufg_5/gopclkbufg     | USCM_74_106        | ntclkbufg_2         | 18         | pll_clk/u_pll_e1/goppll                  | PLL_82_319           
| clkbufg_6/gopclkbufg     | USCM_74_105        | ntclkbufg_3         | 102        | pll_clk/u_pll_e1/goppll                  | PLL_82_319           
| clkbufg_7/gopclkbufg     | USCM_74_107        | ntclkbufg_4         | 184        | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | SCANCHAIN_48_328     
| clkbufg_8/gopclkbufg     | USCM_74_104        | ntclkbufg_5         | 449        | sys_clk_ibuf/opit_1                      | IOL_7_298            
+-----------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PllInst                     | SiteOfPllInst     | Pin             | NetOfPin                     | Clock Loads     | Driver(Load)Inst            | SiteOfDriver(Load)Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKFB           | pll_clk/u_pll_e1/ntCLKFB     |  -              | pll_clk/u_pll_e1/goppll     | PLL_82_319                 
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKIN1          | _N2                          |  -              | sys_clk_ibuf/opit_1         | IOL_7_298                  
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKIN2          | ntR107                       |  -              | GND_10                      | CLMA_78_304                
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0         | clk_100m                     | 102             |  ...                        |  ...                       
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0_WL      | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0_EXT     | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT1         | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT2         | clk_10m                      | 18              |  ...                        |  ...                       
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT3         | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT4         | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT5         | nullptr                      | 0               | nullptr                     | nullptr                    
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                  | 3327     | 827     | 1920                | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 50     | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 1             | 0         | 0        | 6        
| + SPI_SLAVE          | 13       | 45      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + CNT0             | 4        | 3       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + CNT1             | 3        | 3       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + PC2              | 0        | 3       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pll_clk            | 0        | 0       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_divider          | 49       | 33      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES            | 604      | 649     | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                       
+-------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/device_map/top_map.adf                
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/device_map/top.pcf                    
| Output     | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/place_route/top_pnr.adf               
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/place_route/top.prr                   
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/place_route/top_prr.prt               
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/place_route/clock_utilization.txt     
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/place_route/top_plc.adf               
+-------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 566,140,928 bytes
Total CPU  time to pnr completion : 68.172 sec
Process Total CPU  time to pnr completion : 68.172 sec
Total real time to pnr completion : 72.000 sec
