{"Source Block": ["hdl/library/util_fir_int/util_fir_int.v@51:69@HdlStmProcess", "\n  reg         s_axis_data_tready_r;\n  reg         s_axis_data_tvalid_r;\n  reg   [2:0] ready_counter;\n\n  always @(posedge aclk) begin\n    ready_counter <= ready_counter + 1;\n    s_axis_data_tready_r <= s_axis_data_tvalid_r;\n    if (ready_counter == 0) begin\n      s_axis_data_tvalid_r <= 1'b1;\n    end else begin\n      s_axis_data_tvalid_r <= 1'b1;\n    end\n  end\n\n  assign {channel_1, channel_0} = (interpolate == 1'b1) ? {m_axis_data_tdata_s[30:16],1'b0,m_axis_data_tdata_s[14:0], 1'b0} : s_axis_data_tdata;\n  assign s_axis_data_tready = (interpolate == 1'b1) ? s_axis_data_tready_r : dac_read;\n  assign s_axis_data_tvalid_s = (interpolate == 1'b1) ? s_axis_data_tvalid_r : s_axis_data_tvalid;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[62, "      s_axis_data_tvalid_r <= 1'b1;\n"]], "Add": [[62, "      s_axis_data_tvalid_r <= 1'b0;\n"]]}}