<stg><name>exp_core<32, 32, 66></name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry_ifconv:1 %x_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2 %x_l_int = partselect i6 @_ssdm_op_PartSelect.i6.i41.i32.i32, i41 %x_read, i32 34, i32 39

]]></Node>
<StgValue><ssdm name="x_l_int"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="34" op_0_bw="41">
<![CDATA[
entry_ifconv:3 %trunc_ln594 = trunc i41 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln594"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="67" op_0_bw="67" op_1_bw="34" op_2_bw="33">
<![CDATA[
entry_ifconv:4 %x_l_fract = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i34.i33, i34 %trunc_ln594, i33 0

]]></Node>
<StgValue><ssdm name="x_l_fract"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
entry_ifconv:5 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %x_read, i32 40

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
entry_ifconv:6 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %x_read, i32 39

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="41" op_0_bw="41" op_1_bw="1" op_2_bw="1" op_3_bw="39">
<![CDATA[
entry_ifconv:7 %and_ln = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i1.i39, i1 0, i1 %tmp_51, i39 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry_ifconv:8 %p_Result_102 = icmp_ne  i41 %and_ln, i41 0

]]></Node>
<StgValue><ssdm name="p_Result_102"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:9 %overf = xor i1 %p_Result_s, i1 %p_Result_102

]]></Node>
<StgValue><ssdm name="overf"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:10 %icmp_ln1649 = icmp_sgt  i6 %x_l_int, i6 22

]]></Node>
<StgValue><ssdm name="icmp_ln1649"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:11 %icmp_ln1653 = icmp_eq  i6 %x_l_int, i6 22

]]></Node>
<StgValue><ssdm name="icmp_ln1653"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:12 %icmp_ln1651 = icmp_ugt  i67 %x_l_fract, i67 26668056198998764480

]]></Node>
<StgValue><ssdm name="icmp_ln1651"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:13 %and_ln1647 = and i1 %icmp_ln1653, i1 %icmp_ln1651

]]></Node>
<StgValue><ssdm name="and_ln1647"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:16 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i41.i32.i32, i41 %x_read, i32 32, i32 38

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i41.i32.i32, i41 %x_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:19 %tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i41.i32.i32, i41 %x_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:20 %tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i41.i32.i32, i41 %x_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="41">
<![CDATA[
entry_ifconv:21 %tmp_61 = trunc i41 %x_read

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:22 %zext_ln541 = zext i8 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:23 %f_x_msb_4_table_V_addr = getelementptr i32 %f_x_msb_4_table_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="f_x_msb_4_table_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
entry_ifconv:24 %f_x_msb_4_V = load i8 %f_x_msb_4_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_4_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="25" op_1_bw="8" op_2_bw="17">
<![CDATA[
entry_ifconv:28 %x_msb_5_lsb_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i8.i17, i8 %tmp_61, i17 0

]]></Node>
<StgValue><ssdm name="x_msb_5_lsb_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="33" op_0_bw="25">
<![CDATA[
entry_ifconv:29 %zext_ln1271 = zext i25 %x_msb_5_lsb_V

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="33" op_0_bw="8">
<![CDATA[
entry_ifconv:30 %zext_ln1273 = zext i8 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:31 %r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="41">
<![CDATA[
entry_ifconv:45 %trunc_ln813 = trunc i41 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln813"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:92 %or_ln1647 = or i1 %icmp_ln1649, i1 %and_ln1647

]]></Node>
<StgValue><ssdm name="or_ln1647"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:93 %or_ln1647_1 = or i1 %or_ln1647, i1 %overf

]]></Node>
<StgValue><ssdm name="or_ln1647_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
entry_ifconv:24 %f_x_msb_4_V = load i8 %f_x_msb_4_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_4_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:31 %r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:25 %zext_ln541_2 = zext i8 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln541_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:26 %f_x_msb_5_table_V_addr = getelementptr i16 %f_x_msb_5_table_V, i64 0, i64 %zext_ln541_2

]]></Node>
<StgValue><ssdm name="f_x_msb_5_table_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:27 %f_x_msb_5_V = load i8 %f_x_msb_5_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_5_V"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:31 %r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="40" op_0_bw="8">
<![CDATA[
entry_ifconv:32 %zext_ln1271_1 = zext i8 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln1271_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="40" op_0_bw="32">
<![CDATA[
entry_ifconv:33 %zext_ln1273_1 = zext i32 %f_x_msb_4_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry_ifconv:34 %r_V_23 = mul i40 %zext_ln1273_1, i40 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:27 %f_x_msb_5_V = load i8 %f_x_msb_5_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_5_V"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:31 %r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry_ifconv:34 %r_V_23 = mul i40 %zext_ln1273_1, i40 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:36 %trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %r_V_23, i32 34, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="25" op_0_bw="25" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:39 %trunc_ln2 = partselect i25 @_ssdm_op_PartSelect.i25.i33.i32.i32, i33 %r_V_21, i32 8, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:47 %zext_ln541_3 = zext i8 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln541_3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="51" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:48 %f_x_msb_3_table_V_addr = getelementptr i51 %f_x_msb_3_table_V, i64 0, i64 %zext_ln541_3

]]></Node>
<StgValue><ssdm name="f_x_msb_3_table_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="51" op_0_bw="8">
<![CDATA[
entry_ifconv:49 %f_x_msb_3_V = load i8 %f_x_msb_3_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_3_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:35 %zext_ln294 = zext i16 %f_x_msb_5_V

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="6">
<![CDATA[
entry_ifconv:37 %zext_ln813 = zext i6 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:38 %exp_x_msb_4_5_lsb_m_1_m3_V_1 = add i17 %zext_ln294, i17 %zext_ln813

]]></Node>
<StgValue><ssdm name="exp_x_msb_4_5_lsb_m_1_m3_V_1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="17">
<![CDATA[
entry_ifconv:40 %zext_ln813_7 = zext i17 %exp_x_msb_4_5_lsb_m_1_m3_V_1

]]></Node>
<StgValue><ssdm name="zext_ln813_7"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:41 %exp_x_msb_4_5_lsb_m_1_m4_V = add i25 %trunc_ln2, i25 %zext_ln813_7

]]></Node>
<StgValue><ssdm name="exp_x_msb_4_5_lsb_m_1_m4_V"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="33" op_0_bw="32">
<![CDATA[
entry_ifconv:42 %zext_ln294_1 = zext i32 %f_x_msb_4_V

]]></Node>
<StgValue><ssdm name="zext_ln294_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="33" op_0_bw="25">
<![CDATA[
entry_ifconv:43 %zext_ln813_8 = zext i25 %exp_x_msb_4_5_lsb_m_1_m4_V

]]></Node>
<StgValue><ssdm name="zext_ln813_8"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:44 %exp_x_msb_4_5_lsb_m_1_m5_V = add i33 %zext_ln294_1, i33 %zext_ln813_8

]]></Node>
<StgValue><ssdm name="exp_x_msb_4_5_lsb_m_1_m5_V"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="51" op_0_bw="8">
<![CDATA[
entry_ifconv:49 %f_x_msb_3_V = load i8 %f_x_msb_3_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_3_V"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="39" op_0_bw="39" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:51 %tmp_49 = partselect i39 @_ssdm_op_PartSelect.i39.i51.i32.i32, i51 %f_x_msb_3_V, i32 12, i32 50

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="51" op_0_bw="51" op_1_bw="16" op_2_bw="2" op_3_bw="33">
<![CDATA[
entry_ifconv:46 %tmp_s = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i16.i2.i33, i16 %trunc_ln813, i2 0, i33 %exp_x_msb_4_5_lsb_m_1_m5_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="50" op_0_bw="50" op_1_bw="8" op_2_bw="3" op_3_bw="39">
<![CDATA[
entry_ifconv:52 %exp_x_msb_3_m_1_s_V = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i8.i3.i39, i8 %tmp_59, i3 0, i39 %tmp_49

]]></Node>
<StgValue><ssdm name="exp_x_msb_3_m_1_s_V"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="101" op_0_bw="50">
<![CDATA[
entry_ifconv:53 %zext_ln1273_6 = zext i50 %exp_x_msb_3_m_1_s_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_6"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="101" op_0_bw="51">
<![CDATA[
entry_ifconv:54 %zext_ln1273_7 = zext i51 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1273_7"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="101" op_0_bw="101" op_1_bw="101">
<![CDATA[
entry_ifconv:55 %r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="101" op_0_bw="101" op_1_bw="101">
<![CDATA[
entry_ifconv:55 %r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="101" op_0_bw="101" op_1_bw="101">
<![CDATA[
entry_ifconv:55 %r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="87" st_id="9" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="101" op_0_bw="101" op_1_bw="101">
<![CDATA[
entry_ifconv:55 %r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="101" op_0_bw="101" op_1_bw="101">
<![CDATA[
entry_ifconv:55 %r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="44" op_0_bw="44" op_1_bw="101" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:56 %tmp_56 = partselect i44 @_ssdm_op_PartSelect.i44.i101.i32.i32, i101 %r_V_24, i32 57, i32 100

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:63 %zext_ln541_4 = zext i8 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln541_4"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:64 %f_x_msb_2_table_V_addr = getelementptr i64 %f_x_msb_2_table_V, i64 0, i64 %zext_ln541_4

]]></Node>
<StgValue><ssdm name="f_x_msb_2_table_V_addr"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:65 %f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_2_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="62" op_0_bw="62" op_1_bw="8" op_2_bw="3" op_3_bw="51">
<![CDATA[
entry_ifconv:50 %p_Result_118 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i8.i3.i51, i8 %tmp_59, i3 0, i51 %f_x_msb_3_V

]]></Node>
<StgValue><ssdm name="p_Result_118"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="63" op_0_bw="44">
<![CDATA[
entry_ifconv:57 %zext_ln813_9 = zext i44 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln813_9"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="62">
<![CDATA[
entry_ifconv:58 %zext_ln813_10 = zext i62 %p_Result_118

]]></Node>
<StgValue><ssdm name="zext_ln813_10"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="54" op_0_bw="54" op_1_bw="16" op_2_bw="2" op_3_bw="33" op_4_bw="3">
<![CDATA[
entry_ifconv:59 %tmp_50 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i16.i2.i33.i3, i16 %trunc_ln813, i2 0, i33 %exp_x_msb_4_5_lsb_m_1_m5_V, i3 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="63" op_0_bw="54">
<![CDATA[
entry_ifconv:60 %zext_ln813_11 = zext i54 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln813_11"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:61 %add_ln813 = add i63 %zext_ln813_10, i63 %zext_ln813_9

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:62 %exp_x_msb_3_4_5_lsb_m_1_V = add i63 %add_ln813, i63 %zext_ln813_11

]]></Node>
<StgValue><ssdm name="exp_x_msb_3_4_5_lsb_m_1_V"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:65 %f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_2_V"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:66 %f_x_msb_2_h_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %f_x_msb_2_V, i32 58, i32 63

]]></Node>
<StgValue><ssdm name="f_x_msb_2_h_V"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="6">
<![CDATA[
entry_ifconv:67 %zext_ln813_12 = zext i6 %f_x_msb_2_h_V

]]></Node>
<StgValue><ssdm name="zext_ln813_12"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:68 %zext_ln813_13 = zext i8 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln813_13"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:69 %ret_V = add i9 %zext_ln813_13, i9 %zext_ln813_12

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="58" op_0_bw="64">
<![CDATA[
entry_ifconv:70 %trunc_ln594_2 = trunc i64 %f_x_msb_2_V

]]></Node>
<StgValue><ssdm name="trunc_ln594_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="67" op_0_bw="67" op_1_bw="9" op_2_bw="58">
<![CDATA[
entry_ifconv:71 %p_Result_119 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i9.i58, i9 %ret_V, i58 %trunc_ln594_2

]]></Node>
<StgValue><ssdm name="p_Result_119"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="130" op_0_bw="67">
<![CDATA[
entry_ifconv:72 %zext_ln1271_3 = zext i67 %p_Result_119

]]></Node>
<StgValue><ssdm name="zext_ln1271_3"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="130" op_0_bw="63">
<![CDATA[
entry_ifconv:73 %zext_ln1273_3 = zext i63 %exp_x_msb_3_4_5_lsb_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_3"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
entry_ifconv:74 %r_V_28 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="110" st_id="13" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
entry_ifconv:74 %r_V_28 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
entry_ifconv:74 %r_V_28 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="112" st_id="15" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
entry_ifconv:74 %r_V_28 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry_ifconv:17 %p_Result_117 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %p_Result_s, i7 %tmp

]]></Node>
<StgValue><ssdm name="p_Result_117"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
entry_ifconv:74 %r_V_28 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="62" op_0_bw="62" op_1_bw="130" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:75 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i130.i32.i32, i130 %r_V_28, i32 68, i32 129

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:83 %zext_ln541_5 = zext i8 %p_Result_117

]]></Node>
<StgValue><ssdm name="zext_ln541_5"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="68" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:84 %exp_x_msb_1_table_V_addr = getelementptr i68 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln541_5

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_table_V_addr"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="68" op_0_bw="8">
<![CDATA[
entry_ifconv:85 %exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="62">
<![CDATA[
entry_ifconv:76 %zext_ln1347 = zext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="71" op_0_bw="71" op_1_bw="9" op_2_bw="58" op_3_bw="4">
<![CDATA[
entry_ifconv:77 %rhs_14 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i9.i58.i4, i9 %ret_V, i58 %trunc_ln594_2, i4 0

]]></Node>
<StgValue><ssdm name="rhs_14"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="72" op_0_bw="71">
<![CDATA[
entry_ifconv:78 %zext_ln1347_5 = zext i71 %rhs_14

]]></Node>
<StgValue><ssdm name="zext_ln1347_5"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:79 %zext_ln813_14 = zext i63 %exp_x_msb_3_4_5_lsb_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln813_14"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:80 %add_ln813_11 = add i64 %zext_ln813_14, i64 %zext_ln1347

]]></Node>
<StgValue><ssdm name="add_ln813_11"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="72" op_0_bw="64">
<![CDATA[
entry_ifconv:81 %zext_ln813_15 = zext i64 %add_ln813_11

]]></Node>
<StgValue><ssdm name="zext_ln813_15"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
entry_ifconv:82 %exp_x_msb_2_3_4_5_lsb_m_1_V = add i72 %zext_ln813_15, i72 %zext_ln1347_5

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_3_4_5_lsb_m_1_V"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="68" op_0_bw="8">
<![CDATA[
entry_ifconv:85 %exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="140" op_0_bw="68">
<![CDATA[
entry_ifconv:86 %zext_ln1271_4 = zext i68 %exp_x_msb_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1271_4"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="140" op_0_bw="72">
<![CDATA[
entry_ifconv:87 %zext_ln1273_4 = zext i72 %exp_x_msb_2_3_4_5_lsb_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_4"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
entry_ifconv:88 %r_V_29 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
entry_ifconv:88 %r_V_29 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
entry_ifconv:88 %r_V_29 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="132" st_id="21" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
entry_ifconv:88 %r_V_29 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="133" st_id="22" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
entry_ifconv:88 %r_V_29 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="134" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="68" op_0_bw="68" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:89 %y_lo_s_V = partselect i68 @_ssdm_op_PartSelect.i68.i140.i32.i32, i140 %r_V_29, i32 72, i32 139

]]></Node>
<StgValue><ssdm name="y_lo_s_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="135" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:14 %y_V = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="136" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:15 %select_ln1632 = select i1 %y_V, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln1632"/></StgValue>
</operation>

<operation id="137" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry_ifconv:90 %y_l_V = add i68 %exp_x_msb_1_V, i68 %y_lo_s_V

]]></Node>
<StgValue><ssdm name="y_l_V"/></StgValue>
</operation>

<operation id="138" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1647_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:91 %y_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i68.i32.i32, i68 %y_l_V, i32 4, i32 67

]]></Node>
<StgValue><ssdm name="y_V_1"/></StgValue>
</operation>

<operation id="139" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:94 %y_V_2 = select i1 %or_ln1647_1, i64 %select_ln1632, i64 %y_V_1

]]></Node>
<StgValue><ssdm name="y_V_2"/></StgValue>
</operation>

<operation id="140" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:96 %trunc_ln813_1 = trunc i64 %y_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln813_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="141" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln959 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln959"/></StgValue>
</operation>

<operation id="142" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="65" op_0_bw="64">
<![CDATA[
entry_ifconv:95 %zext_ln1632 = zext i64 %y_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1632"/></StgValue>
</operation>

<operation id="143" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry_ifconv:97 %p_Val2_44 = add i65 %zext_ln1632, i65 2147483648

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="144" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:98 %add_ln58 = add i63 %trunc_ln813_1, i63 2147483648

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="145" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:99 %tmp_57 = partselect i2 @_ssdm_op_PartSelect.i2.i65.i32.i32, i65 %p_Val2_44, i32 63, i32 64

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="146" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:100 %overf_1 = icmp_ne  i2 %tmp_57, i2 0

]]></Node>
<StgValue><ssdm name="overf_1"/></StgValue>
</operation>

<operation id="147" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:101 %tmp_52 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %add_ln58, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="148" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry_ifconv:102 %r_V = select i1 %overf_1, i31 2147483647, i31 %tmp_52

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="31">
<![CDATA[
entry_ifconv:103 %ret_ln2098 = ret i31 %r_V

]]></Node>
<StgValue><ssdm name="ret_ln2098"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
