$date
	Sun Oct  1 13:53:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Guia_0904 $end
$var wire 1 ! signal $end
$var wire 1 " clock $end
$scope module clk $end
$var reg 1 " clk $end
$upscope $end
$scope module pulse1 $end
$var wire 1 " clock $end
$var reg 2 # count [1:0] $end
$var reg 1 ! signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
x!
$end
#12
b1 #
1"
#24
0"
#36
b10 #
1"
#48
0"
#60
b11 #
1"
#72
0"
#84
b0 #
1"
#96
0"
#108
b1 #
1"
#120
0"
#132
b10 #
1"
#144
0"
#156
b11 #
1"
#168
0"
#180
b0 #
1"
#192
0"
#204
b1 #
1"
#216
0"
#228
b10 #
1"
#240
0"
#252
b11 #
1"
#264
0"
#276
b0 #
1"
#288
0"
#300
b1 #
1"
#312
0"
#324
b10 #
1"
#336
0"
#348
b11 #
1"
#360
0"
#372
b0 #
1"
#384
0"
#396
b1 #
1"
#408
0"
#420
b10 #
1"
#432
0"
#444
b11 #
1"
#456
0"
#468
b0 #
1"
#480
0"
#492
b1 #
1"
#500
