#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Dec  1 18:09:12 2021
# Process ID: 10080
# Current directory: C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14760 C:\Users\macie\Desktop\testcases\mentor_security_trng_2.0\arty_z7_design\arty_z7_design.xpr
# Log file: C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/vivado.log
# Journal file: C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 7943 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property strategy Flow_RuntimeOptimized [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE off [get_runs synth_1]
set_property strategy Flow_RuntimeOptimized [get_runs impl_1]
set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE default [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells system_ila_0]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { control_slicer_0_enable } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { control_slicer_0_reset } ]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/design_1_wrapper.xsa
open_bd_design {C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports leds_4bits]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_intf_ports rgb_led]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO1] [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO3] [get_bd_intf_ports sws_2bits]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells axi_gpio_buttons]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_cells axi_gpio_leds]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "leds_4bits" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
set_property name axi_gpio_led [get_bd_cells axi_gpio_0]
regenerate_bd_layout
apply_board_connection -board_interface "btns_4bits" -ip_intf "axi_gpio_led/GPIO2" -diagram "design_1" 
undo
apply_board_connection -board_interface "rgb_led" -ip_intf "axi_gpio_led/GPIO2" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "btns_4bits" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "sws_2bits" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
set_property name axi_gpio_btns [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_btns/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_btns/S_AXI]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.srcs/sources_1/bd/design_1/design_1.bd}
set_property board_part digilentinc.com:cmod_a7-15t:part0:1.1 [current_project]
set_property board_part digilentinc.com:arty-z7-20:part0:1.0 [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/design_1_wrapper.xsa
open_bd_design {C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.srcs/sources_1/bd/design_1/design_1.bd}
