Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 15 13:11:58 2021
| Host         : DESKTOP-3P9OHMP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DataPath_timing_summary_routed.rpt -pb DataPath_timing_summary_routed.pb -rpx DataPath_timing_summary_routed.rpx -warn_on_violation
| Design       : DataPath
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.168        0.000                      0                  549        0.368        0.000                      0                  549        5.750        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.168        0.000                      0                  549        0.368        0.000                      0                  549        5.750        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 PC1/PC[4].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.495ns  (logic 8.257ns (61.188%)  route 5.238ns (38.812%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 18.208 - 14.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.568     4.574    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  PC1/PC[4].PC/Q_reg/Q
                         net (fo=52, routed)          1.112     6.142    PC1/PC[5].PC/ALU_Result0
    SLICE_X11Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.266 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.081     7.347    REG/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.497 r  REG/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=29, routed)          0.779     8.276    ALUYC/ReadData1[0]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    12.516 r  ALUYC/ALU_Result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.518    ALUYC/ALU_Result0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.036 r  ALUYC/ALU_Result0__1/P[0]
                         net (fo=2, routed)           0.746    14.783    ALUYC/ALU_Result0__1_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.907 r  ALUYC/ALU_Result0_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    ALUYC/ALU_Result0_carry_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.457 r  ALUYC/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.457    ALUYC/ALU_Result0_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ALUYC/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.571    ALUYC/ALU_Result0_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.685 r  ALUYC/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.685    ALUYC/ALU_Result0_carry__1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.998 r  ALUYC/ALU_Result0_carry__2/O[3]
                         net (fo=1, routed)           0.512    16.509    ALUYC/ALU_Result0_carry__2_n_4
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.306    16.815 r  ALUYC/output[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.433    17.249    PC1/PC[3].PC/output[31]_INST_0_i_1_2
    SLICE_X13Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.373 r  PC1/PC[3].PC/output[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    17.522    PC1/PC[3].PC/output[31]_INST_0_i_2_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    17.646 r  PC1/PC[3].PC/output[31]_INST_0_i_1/O
                         net (fo=3, routed)           0.423    18.068    REG/rf_reg_r2_0_31_30_31/DIA1
    SLICE_X12Y15         RAMD32                                       r  REG/rf_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    M18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    14.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.444    18.208    REG/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X12Y15         RAMD32                                       r  REG/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.322    18.530    
                         clock uncertainty           -0.035    18.495    
    SLICE_X12Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.237    REG/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.237    
                         arrival time                         -18.068    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 PC1/PC[4].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.570ns  (logic 8.045ns (59.284%)  route 5.525ns (40.716%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 18.209 - 14.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.568     4.574    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  PC1/PC[4].PC/Q_reg/Q
                         net (fo=52, routed)          1.112     6.142    PC1/PC[5].PC/ALU_Result0
    SLICE_X11Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.266 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.081     7.347    REG/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.497 r  REG/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=29, routed)          0.779     8.276    ALUYC/ReadData1[0]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    12.516 r  ALUYC/ALU_Result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.518    ALUYC/ALU_Result0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.036 r  ALUYC/ALU_Result0__1/P[0]
                         net (fo=2, routed)           0.746    14.783    ALUYC/ALU_Result0__1_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.907 r  ALUYC/ALU_Result0_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    ALUYC/ALU_Result0_carry_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.457 r  ALUYC/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.457    ALUYC/ALU_Result0_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ALUYC/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.571    ALUYC/ALU_Result0_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.793 r  ALUYC/ALU_Result0_carry__1/O[0]
                         net (fo=1, routed)           0.745    16.537    ALUYC/ALU_Result0_carry__1_n_7
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.299    16.836 r  ALUYC/output[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.263    17.099    PC1/PC[3].PC/output[24]_INST_0_i_1_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.223 r  PC1/PC[3].PC/output[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.295    17.519    PC1/PC[3].PC/output[24]_INST_0_i_2_n_0
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124    17.643 r  PC1/PC[3].PC/output[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.501    18.144    REG/rf_reg_r1_0_31_24_29/DIA0
    SLICE_X12Y14         RAMD32                                       r  REG/rf_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    M18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    14.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445    18.209    REG/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X12Y14         RAMD32                                       r  REG/rf_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.322    18.531    
                         clock uncertainty           -0.035    18.496    
    SLICE_X12Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.335    REG/rf_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         18.335    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 PC1/PC[4].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.408ns  (logic 8.257ns (61.581%)  route 5.151ns (38.419%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 18.208 - 14.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.568     4.574    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  PC1/PC[4].PC/Q_reg/Q
                         net (fo=52, routed)          1.112     6.142    PC1/PC[5].PC/ALU_Result0
    SLICE_X11Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.266 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.081     7.347    REG/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.497 r  REG/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=29, routed)          0.779     8.276    ALUYC/ReadData1[0]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    12.516 r  ALUYC/ALU_Result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.518    ALUYC/ALU_Result0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.036 r  ALUYC/ALU_Result0__1/P[0]
                         net (fo=2, routed)           0.746    14.783    ALUYC/ALU_Result0__1_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.907 r  ALUYC/ALU_Result0_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    ALUYC/ALU_Result0_carry_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.457 r  ALUYC/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.457    ALUYC/ALU_Result0_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ALUYC/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.571    ALUYC/ALU_Result0_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.685 r  ALUYC/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.685    ALUYC/ALU_Result0_carry__1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.998 r  ALUYC/ALU_Result0_carry__2/O[3]
                         net (fo=1, routed)           0.512    16.509    ALUYC/ALU_Result0_carry__2_n_4
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.306    16.815 r  ALUYC/output[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.433    17.249    PC1/PC[3].PC/output[31]_INST_0_i_1_2
    SLICE_X13Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.373 r  PC1/PC[3].PC/output[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    17.522    PC1/PC[3].PC/output[31]_INST_0_i_2_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    17.646 r  PC1/PC[3].PC/output[31]_INST_0_i_1/O
                         net (fo=3, routed)           0.337    17.982    REG/rf_reg_r1_0_31_30_31/DIA1
    SLICE_X14Y15         RAMD32                                       r  REG/rf_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    M18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    14.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.444    18.208    REG/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X14Y15         RAMD32                                       r  REG/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.322    18.530    
                         clock uncertainty           -0.035    18.495    
    SLICE_X14Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.237    REG/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.237    
                         arrival time                         -17.982    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 PC1/PC[4].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.423ns  (logic 8.143ns (60.663%)  route 5.280ns (39.337%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 18.209 - 14.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.568     4.574    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  PC1/PC[4].PC/Q_reg/Q
                         net (fo=52, routed)          1.112     6.142    PC1/PC[5].PC/ALU_Result0
    SLICE_X11Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.266 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.081     7.347    REG/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.497 r  REG/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=29, routed)          0.779     8.276    ALUYC/ReadData1[0]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    12.516 r  ALUYC/ALU_Result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.518    ALUYC/ALU_Result0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.036 r  ALUYC/ALU_Result0__1/P[0]
                         net (fo=2, routed)           0.746    14.783    ALUYC/ALU_Result0__1_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.907 r  ALUYC/ALU_Result0_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    ALUYC/ALU_Result0_carry_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.457 r  ALUYC/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.457    ALUYC/ALU_Result0_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ALUYC/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.571    ALUYC/ALU_Result0_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.884 r  ALUYC/ALU_Result0_carry__1/O[3]
                         net (fo=1, routed)           0.509    16.392    ALUYC/ALU_Result0_carry__1_n_4
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.306    16.698 r  ALUYC/output[27]_INST_0_i_4/O
                         net (fo=1, routed)           0.154    16.852    PC1/PC[3].PC/output[27]_INST_0_i_1_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.976 r  PC1/PC[3].PC/output[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.404    17.380    PC1/PC[3].PC/output[27]_INST_0_i_2_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.504 r  PC1/PC[3].PC/output[27]_INST_0_i_1/O
                         net (fo=3, routed)           0.493    17.997    REG/rf_reg_r2_0_31_24_29/DIB1
    SLICE_X14Y14         RAMD32                                       r  REG/rf_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    M18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    14.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445    18.209    REG/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y14         RAMD32                                       r  REG/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.322    18.531    
                         clock uncertainty           -0.035    18.496    
    SLICE_X14Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    18.268    REG/rf_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.268    
                         arrival time                         -17.997    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 PC1/PC[4].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.375ns  (logic 8.047ns (60.166%)  route 5.328ns (39.834%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 18.211 - 14.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.568     4.574    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  PC1/PC[4].PC/Q_reg/Q
                         net (fo=52, routed)          1.112     6.142    PC1/PC[5].PC/ALU_Result0
    SLICE_X11Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.266 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.081     7.347    REG/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.497 r  REG/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=29, routed)          0.779     8.276    ALUYC/ReadData1[0]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    12.516 r  ALUYC/ALU_Result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.518    ALUYC/ALU_Result0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.036 r  ALUYC/ALU_Result0__1/P[0]
                         net (fo=2, routed)           0.746    14.783    ALUYC/ALU_Result0__1_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.907 r  ALUYC/ALU_Result0_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    ALUYC/ALU_Result0_carry_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.457 r  ALUYC/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.457    ALUYC/ALU_Result0_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.791 r  ALUYC/ALU_Result0_carry__0/O[1]
                         net (fo=1, routed)           0.449    16.240    ALUYC/ALU_Result0_carry__0_n_6
    SLICE_X10Y14         LUT5 (Prop_lut5_I1_O)        0.303    16.543 r  ALUYC/output[21]_INST_0_i_4/O
                         net (fo=1, routed)           0.165    16.708    PC1/PC[3].PC/output[21]_INST_0_i_1_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I4_O)        0.124    16.832 r  PC1/PC[3].PC/output[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.488    17.320    PC1/PC[3].PC/output[21]_INST_0_i_2_n_0
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124    17.444 r  PC1/PC[3].PC/output[21]_INST_0_i_1/O
                         net (fo=3, routed)           0.505    17.949    REG/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X10Y12         RAMD32                                       r  REG/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    M18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    14.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.447    18.211    REG/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y12         RAMD32                                       r  REG/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.335    18.546    
                         clock uncertainty           -0.035    18.511    
    SLICE_X10Y12         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    18.283    REG/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.283    
                         arrival time                         -17.949    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 PC1/PC[4].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.372ns  (logic 8.047ns (60.176%)  route 5.325ns (39.824%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 18.212 - 14.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.568     4.574    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  PC1/PC[4].PC/Q_reg/Q
                         net (fo=52, routed)          1.112     6.142    PC1/PC[5].PC/ALU_Result0
    SLICE_X11Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.266 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.081     7.347    REG/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.497 r  REG/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=29, routed)          0.779     8.276    ALUYC/ReadData1[0]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    12.516 r  ALUYC/ALU_Result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.518    ALUYC/ALU_Result0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.036 r  ALUYC/ALU_Result0__1/P[0]
                         net (fo=2, routed)           0.746    14.783    ALUYC/ALU_Result0__1_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.907 r  ALUYC/ALU_Result0_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    ALUYC/ALU_Result0_carry_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.457 r  ALUYC/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.457    ALUYC/ALU_Result0_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.791 r  ALUYC/ALU_Result0_carry__0/O[1]
                         net (fo=1, routed)           0.449    16.240    ALUYC/ALU_Result0_carry__0_n_6
    SLICE_X10Y14         LUT5 (Prop_lut5_I1_O)        0.303    16.543 r  ALUYC/output[21]_INST_0_i_4/O
                         net (fo=1, routed)           0.165    16.708    PC1/PC[3].PC/output[21]_INST_0_i_1_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I4_O)        0.124    16.832 r  PC1/PC[3].PC/output[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.488    17.320    PC1/PC[3].PC/output[21]_INST_0_i_2_n_0
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124    17.444 r  PC1/PC[3].PC/output[21]_INST_0_i_1/O
                         net (fo=3, routed)           0.503    17.946    REG/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    M18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    14.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.448    18.212    REG/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.335    18.547    
                         clock uncertainty           -0.035    18.512    
    SLICE_X10Y11         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    18.284    REG/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.284    
                         arrival time                         -17.946    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 PC1/PC[4].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.411ns  (logic 8.045ns (59.986%)  route 5.366ns (40.014%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 18.209 - 14.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.568     4.574    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  PC1/PC[4].PC/Q_reg/Q
                         net (fo=52, routed)          1.112     6.142    PC1/PC[5].PC/ALU_Result0
    SLICE_X11Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.266 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.081     7.347    REG/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.497 r  REG/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=29, routed)          0.779     8.276    ALUYC/ReadData1[0]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    12.516 r  ALUYC/ALU_Result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.518    ALUYC/ALU_Result0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.036 r  ALUYC/ALU_Result0__1/P[0]
                         net (fo=2, routed)           0.746    14.783    ALUYC/ALU_Result0__1_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.907 r  ALUYC/ALU_Result0_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    ALUYC/ALU_Result0_carry_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.457 r  ALUYC/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.457    ALUYC/ALU_Result0_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ALUYC/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.571    ALUYC/ALU_Result0_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.793 r  ALUYC/ALU_Result0_carry__1/O[0]
                         net (fo=1, routed)           0.745    16.537    ALUYC/ALU_Result0_carry__1_n_7
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.299    16.836 r  ALUYC/output[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.263    17.099    PC1/PC[3].PC/output[24]_INST_0_i_1_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.223 r  PC1/PC[3].PC/output[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.295    17.519    PC1/PC[3].PC/output[24]_INST_0_i_2_n_0
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124    17.643 r  PC1/PC[3].PC/output[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.343    17.985    REG/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X14Y14         RAMD32                                       r  REG/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    M18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    14.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445    18.209    REG/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y14         RAMD32                                       r  REG/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.322    18.531    
                         clock uncertainty           -0.035    18.496    
    SLICE_X14Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.335    REG/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         18.335    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 PC1/PC[4].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 8.275ns (62.206%)  route 5.028ns (37.795%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 18.209 - 14.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.568     4.574    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  PC1/PC[4].PC/Q_reg/Q
                         net (fo=52, routed)          1.112     6.142    PC1/PC[5].PC/ALU_Result0
    SLICE_X11Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.266 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.081     7.347    REG/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.497 r  REG/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=29, routed)          0.779     8.276    ALUYC/ReadData1[0]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    12.516 r  ALUYC/ALU_Result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.518    ALUYC/ALU_Result0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.036 r  ALUYC/ALU_Result0__1/P[0]
                         net (fo=2, routed)           0.746    14.783    ALUYC/ALU_Result0__1_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.907 r  ALUYC/ALU_Result0_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    ALUYC/ALU_Result0_carry_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.457 r  ALUYC/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.457    ALUYC/ALU_Result0_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ALUYC/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.571    ALUYC/ALU_Result0_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.685 r  ALUYC/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.685    ALUYC/ALU_Result0_carry__1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  ALUYC/ALU_Result0_carry__2/O[1]
                         net (fo=1, routed)           0.342    16.360    ALUYC/ALU_Result0_carry__2_n_6
    SLICE_X11Y14         LUT5 (Prop_lut5_I1_O)        0.303    16.663 r  ALUYC/output[29]_INST_0_i_4/O
                         net (fo=1, routed)           0.311    16.975    PC1/PC[3].PC/output[29]_INST_0_i_1_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    17.099 r  PC1/PC[3].PC/output[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    17.248    PC1/PC[3].PC/output[29]_INST_0_i_2_n_0
    SLICE_X13Y14         LUT4 (Prop_lut4_I2_O)        0.124    17.372 r  PC1/PC[3].PC/output[29]_INST_0_i_1/O
                         net (fo=3, routed)           0.505    17.877    REG/rf_reg_r2_0_31_24_29/DIC1
    SLICE_X14Y14         RAMD32                                       r  REG/rf_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    M18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    14.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445    18.209    REG/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y14         RAMD32                                       r  REG/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.322    18.531    
                         clock uncertainty           -0.035    18.496    
    SLICE_X14Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.247    REG/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -17.877    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 PC1/PC[4].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.310ns  (logic 8.029ns (60.322%)  route 5.281ns (39.678%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 18.212 - 14.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.568     4.574    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  PC1/PC[4].PC/Q_reg/Q
                         net (fo=52, routed)          1.112     6.142    PC1/PC[5].PC/ALU_Result0
    SLICE_X11Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.266 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.081     7.347    REG/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.497 r  REG/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=29, routed)          0.779     8.276    ALUYC/ReadData1[0]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    12.516 r  ALUYC/ALU_Result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.518    ALUYC/ALU_Result0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.036 r  ALUYC/ALU_Result0__1/P[0]
                         net (fo=2, routed)           0.746    14.783    ALUYC/ALU_Result0__1_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.907 r  ALUYC/ALU_Result0_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    ALUYC/ALU_Result0_carry_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.457 r  ALUYC/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.457    ALUYC/ALU_Result0_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.770 r  ALUYC/ALU_Result0_carry__0/O[3]
                         net (fo=1, routed)           0.553    16.322    ALUYC/ALU_Result0_carry__0_n_4
    SLICE_X11Y14         LUT5 (Prop_lut5_I1_O)        0.306    16.628 r  ALUYC/output[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.351    16.979    PC1/PC[3].PC/output[23]_INST_0_i_1_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  PC1/PC[3].PC/output[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.302    17.405    PC1/PC[3].PC/output[23]_INST_0_i_2_n_0
    SLICE_X10Y13         LUT4 (Prop_lut4_I2_O)        0.124    17.529 r  PC1/PC[3].PC/output[23]_INST_0_i_1/O
                         net (fo=3, routed)           0.355    17.884    REG/rf_reg_r1_0_31_18_23/DIC1
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    M18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    14.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.448    18.212    REG/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.335    18.547    
                         clock uncertainty           -0.035    18.512    
    SLICE_X10Y11         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.263    REG/rf_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.263    
                         arrival time                         -17.884    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 PC1/PC[4].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.277ns  (logic 8.161ns (61.465%)  route 5.116ns (38.535%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 18.209 - 14.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.568     4.574    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  PC1/PC[4].PC/Q_reg/Q
                         net (fo=52, routed)          1.112     6.142    PC1/PC[5].PC/ALU_Result0
    SLICE_X11Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.266 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.081     7.347    REG/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.497 r  REG/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=29, routed)          0.779     8.276    ALUYC/ReadData1[0]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    12.516 r  ALUYC/ALU_Result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.518    ALUYC/ALU_Result0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.036 r  ALUYC/ALU_Result0__1/P[0]
                         net (fo=2, routed)           0.746    14.783    ALUYC/ALU_Result0__1_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.907 r  ALUYC/ALU_Result0_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    ALUYC/ALU_Result0_carry_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.457 r  ALUYC/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.457    ALUYC/ALU_Result0_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ALUYC/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.571    ALUYC/ALU_Result0_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.905 r  ALUYC/ALU_Result0_carry__1/O[1]
                         net (fo=1, routed)           0.446    16.350    ALUYC/ALU_Result0_carry__1_n_6
    SLICE_X12Y12         LUT5 (Prop_lut5_I1_O)        0.303    16.653 r  ALUYC/output[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.165    16.818    PC1/PC[3].PC/output[25]_INST_0_i_1_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.942 r  PC1/PC[3].PC/output[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.283    17.226    PC1/PC[3].PC/output[25]_INST_0_i_2_n_0
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124    17.350 r  PC1/PC[3].PC/output[25]_INST_0_i_1/O
                         net (fo=3, routed)           0.502    17.851    REG/rf_reg_r1_0_31_24_29/DIA1
    SLICE_X12Y14         RAMD32                                       r  REG/rf_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    M18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    14.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445    18.209    REG/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X12Y14         RAMD32                                       r  REG/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.322    18.531    
                         clock uncertainty           -0.035    18.496    
    SLICE_X12Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.238    REG/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.238    
                         arrival time                         -17.851    
  -------------------------------------------------------------------
                         slack                                  0.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 PC1/PC[1].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PC1/PC[1].PC/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.256ns (54.156%)  route 0.217ns (45.844%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.392    PC1/PC[1].PC/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  PC1/PC[1].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.533 r  PC1/PC[1].PC/Q_reg/Q
                         net (fo=1, routed)           0.217     1.750    ADDER4/S[0]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.865 r  ADDER4/Q_reg_i_1/O[0]
                         net (fo=1, routed)           0.000     1.865    PC1/PC[1].PC/Y[0]
    SLICE_X9Y8           FDRE                                         r  PC1/PC[1].PC/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     1.908    PC1/PC[1].PC/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  PC1/PC[1].PC/Q_reg/C
                         clock pessimism             -0.516     1.392    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.105     1.497    PC1/PC[1].PC/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 PC1/PC[3].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.549%)  route 0.443ns (70.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.392    PC1/PC[3].PC/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  PC1/PC[3].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.533 r  PC1/PC[3].PC/Q_reg/Q
                         net (fo=81, routed)          0.302     1.835    PC1/PC[3].PC/Q_reg_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.880 r  PC1/PC[3].PC/output[17]_INST_0_i_1/O
                         net (fo=3, routed)           0.142     2.021    REG/rf_reg_r1_0_31_12_17/DIC1
    SLICE_X10Y10         RAMD32                                       r  REG/rf_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.907    REG/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y10         RAMD32                                       r  REG/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.500     1.407    
    SLICE_X10Y10         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.521    REG/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 PC1/PC[3].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.543%)  route 0.542ns (74.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.392    PC1/PC[3].PC/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  PC1/PC[3].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.533 r  PC1/PC[3].PC/Q_reg/Q
                         net (fo=81, routed)          0.302     1.835    PC1/PC[3].PC/Q_reg_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.880 r  PC1/PC[3].PC/output[17]_INST_0_i_1/O
                         net (fo=3, routed)           0.240     2.120    REG/rf_reg_r2_0_31_12_17/DIC1
    SLICE_X10Y8          RAMD32                                       r  REG/rf_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     1.908    REG/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y8          RAMD32                                       r  REG/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.503     1.405    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.519    REG/rf_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 PC1/PC[5].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.391%)  route 0.609ns (76.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.392    PC1/PC[5].PC/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  PC1/PC[5].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.533 r  PC1/PC[5].PC/Q_reg/Q
                         net (fo=84, routed)          0.413     1.946    PC1/PC[3].PC/ALU_Result0__1_1
    SLICE_X10Y5          LUT4 (Prop_lut4_I1_O)        0.045     1.991 r  PC1/PC[3].PC/output[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.196     2.187    REG/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X10Y7          RAMD32                                       r  REG/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     1.908    REG/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y7          RAMD32                                       r  REG/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.500     1.408    
    SLICE_X10Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.555    REG/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 PC1/PC[3].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PC1/PC[4].PC/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.285ns (43.312%)  route 0.373ns (56.688%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.392    PC1/PC[3].PC/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  PC1/PC[3].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.533 r  PC1/PC[3].PC/Q_reg/Q
                         net (fo=81, routed)          0.257     1.790    ADDER4/PCout[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.934 r  ADDER4/Q_reg_i_1/O[3]
                         net (fo=1, routed)           0.116     2.050    PC1/PC[4].PC/Y[0]
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     1.908    PC1/PC[4].PC/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  PC1/PC[4].PC/Q_reg/C
                         clock pessimism             -0.500     1.408    
    SLICE_X11Y7          FDRE (Hold_fdre_C_D)         0.007     1.415    PC1/PC[4].PC/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 PC1/PC[2].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.730%)  route 0.807ns (81.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.392    PC1/PC[2].PC/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  PC1/PC[2].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.533 r  PC1/PC[2].PC/Q_reg/Q
                         net (fo=49, routed)          0.534     2.067    PC1/PC[5].PC/ALU_Result0_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.045     2.112 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=96, routed)          0.273     2.385    REG/rf_reg_r1_0_31_18_23/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.907    REG/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.480     1.427    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.737    REG/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 PC1/PC[2].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.730%)  route 0.807ns (81.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.392    PC1/PC[2].PC/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  PC1/PC[2].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.533 r  PC1/PC[2].PC/Q_reg/Q
                         net (fo=49, routed)          0.534     2.067    PC1/PC[5].PC/ALU_Result0_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.045     2.112 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=96, routed)          0.273     2.385    REG/rf_reg_r1_0_31_18_23/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.907    REG/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.480     1.427    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.737    REG/rf_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 PC1/PC[2].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.730%)  route 0.807ns (81.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.392    PC1/PC[2].PC/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  PC1/PC[2].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.533 r  PC1/PC[2].PC/Q_reg/Q
                         net (fo=49, routed)          0.534     2.067    PC1/PC[5].PC/ALU_Result0_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.045     2.112 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=96, routed)          0.273     2.385    REG/rf_reg_r1_0_31_18_23/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.907    REG/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.480     1.427    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.737    REG/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 PC1/PC[2].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.730%)  route 0.807ns (81.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.392    PC1/PC[2].PC/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  PC1/PC[2].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.533 r  PC1/PC[2].PC/Q_reg/Q
                         net (fo=49, routed)          0.534     2.067    PC1/PC[5].PC/ALU_Result0_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.045     2.112 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=96, routed)          0.273     2.385    REG/rf_reg_r1_0_31_18_23/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.907    REG/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.480     1.427    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.737    REG/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 PC1/PC[2].PC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            REG/rf_reg_r1_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.730%)  route 0.807ns (81.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.392    PC1/PC[2].PC/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  PC1/PC[2].PC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.533 r  PC1/PC[2].PC/Q_reg/Q
                         net (fo=49, routed)          0.534     2.067    PC1/PC[5].PC/ALU_Result0_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.045     2.112 r  PC1/PC[5].PC/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=96, routed)          0.273     2.385    REG/rf_reg_r1_0_31_18_23/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.907    REG/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y11         RAMD32                                       r  REG/rf_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.480     1.427    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.737    REG/rf_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.648    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         14.000      11.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X9Y8     PC1/PC[1].PC/Q_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X9Y7     PC1/PC[2].PC/Q_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X11Y8    PC1/PC[3].PC/Q_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X11Y7    PC1/PC[4].PC/Q_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X11Y8    PC1/PC[5].PC/Q_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y15   REG/rf_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y15   REG/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y15   REG/rf_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y15   REG/rf_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y15   REG/rf_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y15   REG/rf_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y15   REG/rf_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y15   REG/rf_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y15   REG/rf_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y15   REG/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X10Y10   REG/rf_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X10Y10   REG/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X10Y10   REG/rf_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X10Y10   REG/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X10Y10   REG/rf_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X10Y10   REG/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         7.000       5.750      SLICE_X10Y10   REG/rf_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         7.000       5.750      SLICE_X10Y10   REG/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X10Y11   REG/rf_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X10Y11   REG/rf_reg_r1_0_31_18_23/RAMA_D1/CLK



