-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Wed May  4 17:17:57 2022
-- Host        : DESKTOP-8KAKBPU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_erode_hls_0_0_sim_netlist.vhdl
-- Design      : base_erode_hls_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_arrayctor_loop is
  port (
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Block_arrayctor_loop_U0_switch_out_out_din : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[2][0]_srl3_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[2][0]_srl3_i_10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[2][0]_srl3_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[2][0]_srl3_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[2][0]_srl3_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[2][0]_srl3_i_13_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[2][0]_srl3_i_11_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready : in STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_arrayctor_loop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_arrayctor_loop is
  signal \SRL_SIG_reg[2][0]_srl3_i_10_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_11_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_12_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_13_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_6_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_7_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_8_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_9_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mode_off_i_fu_230_p2_carry__0_n_0\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__0_n_1\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__0_n_2\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__0_n_3\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__1_n_0\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__1_n_1\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__1_n_2\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__1_n_3\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__2_n_0\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__2_n_1\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__2_n_2\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__2_n_3\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__3_n_0\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__3_n_1\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__3_n_2\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__3_n_3\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__4_n_0\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__4_n_1\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__4_n_2\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__4_n_3\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__5_n_0\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__5_n_1\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__5_n_2\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__5_n_3\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__6_n_2\ : STD_LOGIC;
  signal \mode_off_i_fu_230_p2_carry__6_n_3\ : STD_LOGIC;
  signal mode_off_i_fu_230_p2_carry_n_0 : STD_LOGIC;
  signal mode_off_i_fu_230_p2_carry_n_1 : STD_LOGIC;
  signal mode_off_i_fu_230_p2_carry_n_2 : STD_LOGIC;
  signal mode_off_i_fu_230_p2_carry_n_3 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \NLW_mode_off_i_fu_230_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mode_off_i_fu_230_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of mode_off_i_fu_230_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \mode_off_i_fu_230_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mode_off_i_fu_230_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mode_off_i_fu_230_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mode_off_i_fu_230_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mode_off_i_fu_230_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mode_off_i_fu_230_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mode_off_i_fu_230_p2_carry__6\ : label is 35;
begin
  \ap_CS_fsm_reg[1]_0\(1 downto 0) <= \^ap_cs_fsm_reg[1]_0\(1 downto 0);
\SRL_SIG_reg[2][0]_srl3_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(19),
      I1 => sel0(9),
      I2 => sel0(27),
      I3 => sel0(8),
      O => \SRL_SIG_reg[2][0]_srl3_i_10_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(28),
      I1 => sel0(2),
      I2 => sel0(22),
      I3 => sel0(1),
      O => \SRL_SIG_reg[2][0]_srl3_i_11_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(20),
      I1 => sel0(15),
      I2 => sel0(30),
      I3 => sel0(21),
      O => \SRL_SIG_reg[2][0]_srl3_i_12_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(16),
      I1 => sel0(11),
      I2 => sel0(24),
      I3 => sel0(3),
      O => \SRL_SIG_reg[2][0]_srl3_i_13_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \SRL_SIG_reg[2][0]_srl3_i_6_n_0\,
      I1 => \SRL_SIG_reg[2][0]_srl3_i_7_n_0\,
      I2 => \SRL_SIG_reg[2][0]_srl3_i_8_n_0\,
      O => Block_arrayctor_loop_U0_switch_out_out_din
    );
\SRL_SIG_reg[2][0]_srl3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \SRL_SIG_reg[2][0]_srl3_i_9_n_0\,
      I1 => \SRL_SIG_reg[2][0]_srl3_i_10_n_0\,
      I2 => \SRL_SIG_reg[2][0]_srl3_i_11_n_0\,
      I3 => sel0(4),
      I4 => sel0(25),
      I5 => sel0(0),
      O => \SRL_SIG_reg[2][0]_srl3_i_6_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(12),
      I1 => sel0(26),
      I2 => sel0(7),
      I3 => sel0(6),
      I4 => \SRL_SIG_reg[2][0]_srl3_i_12_n_0\,
      O => \SRL_SIG_reg[2][0]_srl3_i_7_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(17),
      I1 => sel0(29),
      I2 => sel0(14),
      I3 => sel0(13),
      I4 => \SRL_SIG_reg[2][0]_srl3_i_13_n_0\,
      O => \SRL_SIG_reg[2][0]_srl3_i_8_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(23),
      I1 => sel0(18),
      I2 => sel0(10),
      I3 => sel0(5),
      O => \SRL_SIG_reg[2][0]_srl3_i_9_n_0\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
      I2 => Loop_loop_height_pro_U0_ap_start,
      I3 => shiftReg_ce,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^ap_cs_fsm_reg[1]_0\(1),
      R => ap_rst_n_inv
    );
mode_off_i_fu_230_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mode_off_i_fu_230_p2_carry_n_0,
      CO(2) => mode_off_i_fu_230_p2_carry_n_1,
      CO(1) => mode_off_i_fu_230_p2_carry_n_2,
      CO(0) => mode_off_i_fu_230_p2_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => sel0(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\mode_off_i_fu_230_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mode_off_i_fu_230_p2_carry_n_0,
      CO(3) => \mode_off_i_fu_230_p2_carry__0_n_0\,
      CO(2) => \mode_off_i_fu_230_p2_carry__0_n_1\,
      CO(1) => \mode_off_i_fu_230_p2_carry__0_n_2\,
      CO(0) => \mode_off_i_fu_230_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => sel0(7 downto 4),
      S(3 downto 0) => \SRL_SIG_reg[2][0]_srl3_i_6_0\(3 downto 0)
    );
\mode_off_i_fu_230_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mode_off_i_fu_230_p2_carry__0_n_0\,
      CO(3) => \mode_off_i_fu_230_p2_carry__1_n_0\,
      CO(2) => \mode_off_i_fu_230_p2_carry__1_n_1\,
      CO(1) => \mode_off_i_fu_230_p2_carry__1_n_2\,
      CO(0) => \mode_off_i_fu_230_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => sel0(11 downto 8),
      S(3 downto 0) => \SRL_SIG_reg[2][0]_srl3_i_10_0\(3 downto 0)
    );
\mode_off_i_fu_230_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mode_off_i_fu_230_p2_carry__1_n_0\,
      CO(3) => \mode_off_i_fu_230_p2_carry__2_n_0\,
      CO(2) => \mode_off_i_fu_230_p2_carry__2_n_1\,
      CO(1) => \mode_off_i_fu_230_p2_carry__2_n_2\,
      CO(0) => \mode_off_i_fu_230_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(16 downto 13),
      O(3 downto 0) => sel0(15 downto 12),
      S(3 downto 0) => \SRL_SIG_reg[2][0]_srl3_i_7_0\(3 downto 0)
    );
\mode_off_i_fu_230_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mode_off_i_fu_230_p2_carry__2_n_0\,
      CO(3) => \mode_off_i_fu_230_p2_carry__3_n_0\,
      CO(2) => \mode_off_i_fu_230_p2_carry__3_n_1\,
      CO(1) => \mode_off_i_fu_230_p2_carry__3_n_2\,
      CO(0) => \mode_off_i_fu_230_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(20 downto 17),
      O(3 downto 0) => sel0(19 downto 16),
      S(3 downto 0) => \SRL_SIG_reg[2][0]_srl3_i_13_0\(3 downto 0)
    );
\mode_off_i_fu_230_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mode_off_i_fu_230_p2_carry__3_n_0\,
      CO(3) => \mode_off_i_fu_230_p2_carry__4_n_0\,
      CO(2) => \mode_off_i_fu_230_p2_carry__4_n_1\,
      CO(1) => \mode_off_i_fu_230_p2_carry__4_n_2\,
      CO(0) => \mode_off_i_fu_230_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(24 downto 21),
      O(3 downto 0) => sel0(23 downto 20),
      S(3 downto 0) => \SRL_SIG_reg[2][0]_srl3_i_12_0\(3 downto 0)
    );
\mode_off_i_fu_230_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mode_off_i_fu_230_p2_carry__4_n_0\,
      CO(3) => \mode_off_i_fu_230_p2_carry__5_n_0\,
      CO(2) => \mode_off_i_fu_230_p2_carry__5_n_1\,
      CO(1) => \mode_off_i_fu_230_p2_carry__5_n_2\,
      CO(0) => \mode_off_i_fu_230_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(28 downto 25),
      O(3 downto 0) => sel0(27 downto 24),
      S(3 downto 0) => \SRL_SIG_reg[2][0]_srl3_i_13_1\(3 downto 0)
    );
\mode_off_i_fu_230_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mode_off_i_fu_230_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_mode_off_i_fu_230_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mode_off_i_fu_230_p2_carry__6_n_2\,
      CO(0) => \mode_off_i_fu_230_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(30 downto 29),
      O(3) => \NLW_mode_off_i_fu_230_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sel0(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => \SRL_SIG_reg[2][0]_srl3_i_11_0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc_erode is
  port (
    \in_stream_data_V_0_state_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    packets_loc_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_Loop_1_proc_U0_ap_ready_reg : in STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    g_img_0_data_stream_s_full_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_stream_TVALID : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    in_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc_erode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc_erode is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_5_i_reg_159 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_5_i_reg_1590 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp_5_i_reg_159[0]_i_1_n_0\ : STD_LOGIC;
  signal in_stream_data_V_0_load_A : STD_LOGIC;
  signal in_stream_data_V_0_load_B : STD_LOGIC;
  signal in_stream_data_V_0_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_stream_data_V_0_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_stream_data_V_0_sel : STD_LOGIC;
  signal in_stream_data_V_0_sel0 : STD_LOGIC;
  signal in_stream_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal in_stream_data_V_0_sel_wr : STD_LOGIC;
  signal in_stream_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal in_stream_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \in_stream_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \in_stream_data_V_0_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^in_stream_data_v_0_state_reg[1]_0\ : STD_LOGIC;
  signal \in_stream_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal p_024_rec_i_reg_93 : STD_LOGIC;
  signal \p_024_rec_i_reg_93[30]_i_2_n_0\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[15]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[16]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[17]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[18]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[19]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[20]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[21]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[22]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[23]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[24]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[25]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[26]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[27]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[28]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[29]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[30]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_024_rec_i_reg_93_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_reg_163[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg_163[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_163[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_163[0]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_163[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_reg_163[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_163[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_163[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_163[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_163[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_163[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_163[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_163[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_163[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_163[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_163[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_163[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_163[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_163[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_163[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_163[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_163[28]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_163[28]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_163[28]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_163[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_163[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_163[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_163[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_163[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_163[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_163[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_163[8]_i_5_n_0\ : STD_LOGIC;
  signal r_reg_163_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \r_reg_163_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_163_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg_163_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg_163_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \r_reg_163_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \r_reg_163_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \r_reg_163_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \r_reg_163_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \r_reg_163_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg_163_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_reg_163_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_163_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_163_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \r_reg_163_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_163_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_163_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \r_reg_163_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg_163_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_reg_163_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_163_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_163_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \r_reg_163_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_163_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_163_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \r_reg_163_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg_163_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_reg_163_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_163_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_163_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \r_reg_163_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_163_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_163_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \r_reg_163_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg_163_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_reg_163_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_163_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_163_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \r_reg_163_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_163_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_163_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \r_reg_163_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_163_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_163_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_163_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_163_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \r_reg_163_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg_163_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_reg_163_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_163_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_163_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \r_reg_163_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_163_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_163_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \r_reg_163_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg_163_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_reg_163_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_163_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_163_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \r_reg_163_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_163_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_163_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal tmp_11_reg_168 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_11_reg_1680 : STD_LOGIC;
  signal tmp_12_reg_173 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_12_reg_173[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_173[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_173[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_173[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_173[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_173[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_173[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_173[7]_i_1_n_0\ : STD_LOGIC;
  signal tmp_13_reg_178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_13_reg_178[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_178[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_178[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_178[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_178[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_178[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_178[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_178[7]_i_1_n_0\ : STD_LOGIC;
  signal tmp_5_i_fu_108_p2 : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_5_i_fu_108_p2_carry__2_n_3\ : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_11_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_12_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_13_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_14_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_15_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_16_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_17_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_n_0 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_n_1 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_n_2 : STD_LOGIC;
  signal tmp_5_i_fu_108_p2_carry_n_3 : STD_LOGIC;
  signal tmp_5_i_reg_159 : STD_LOGIC;
  signal \tmp_5_i_reg_159[0]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_r_reg_163_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_reg_163_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_5_i_fu_108_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_5_i_fu_108_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_5_i_fu_108_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_5_i_fu_108_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair23";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter1_tmp_5_i_reg_159[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \in_stream_data_V_0_state[1]_i_2\ : label is "soft_lutpair24";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \r_reg_163_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_163_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_163_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_163_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_163_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_163_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_163_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_163_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_11_reg_168[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_11_reg_168[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_11_reg_168[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp_11_reg_168[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp_11_reg_168[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tmp_11_reg_168[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tmp_11_reg_168[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_11_reg_168[7]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_12_reg_173[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_12_reg_173[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_12_reg_173[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp_12_reg_173[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp_12_reg_173[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp_12_reg_173[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp_12_reg_173[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_12_reg_173[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_13_reg_178[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_13_reg_178[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_13_reg_178[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_13_reg_178[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_13_reg_178[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_13_reg_178[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_13_reg_178[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_13_reg_178[7]_i_1\ : label is "soft_lutpair25";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of tmp_5_i_fu_108_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_5_i_fu_108_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_5_i_fu_108_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_5_i_fu_108_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_5_i_reg_159[0]_i_1\ : label is "soft_lutpair18";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \in_stream_data_V_0_state_reg[1]_0\ <= \^in_stream_data_v_0_state_reg[1]_0\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_13_reg_178(0),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => tmp_12_reg_173(0),
      I3 => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      I4 => \SRL_SIG[0][0]_i_2_n_0\,
      O => D(0)
    );
\SRL_SIG[0][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_11_reg_168(0),
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_B(0),
      I3 => in_stream_data_V_0_sel,
      I4 => in_stream_data_V_0_payload_A(0),
      O => \SRL_SIG[0][0]_i_2_n_0\
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_13_reg_178(1),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => tmp_12_reg_173(1),
      I3 => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      I4 => \SRL_SIG[0][1]_i_2_n_0\,
      O => D(1)
    );
\SRL_SIG[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_11_reg_168(1),
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_B(1),
      I3 => in_stream_data_V_0_sel,
      I4 => in_stream_data_V_0_payload_A(1),
      O => \SRL_SIG[0][1]_i_2_n_0\
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_13_reg_178(2),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => tmp_12_reg_173(2),
      I3 => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      I4 => \SRL_SIG[0][2]_i_2_n_0\,
      O => D(2)
    );
\SRL_SIG[0][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_11_reg_168(2),
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_B(2),
      I3 => in_stream_data_V_0_sel,
      I4 => in_stream_data_V_0_payload_A(2),
      O => \SRL_SIG[0][2]_i_2_n_0\
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_13_reg_178(3),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => tmp_12_reg_173(3),
      I3 => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      I4 => \SRL_SIG[0][3]_i_2_n_0\,
      O => D(3)
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_11_reg_168(3),
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_B(3),
      I3 => in_stream_data_V_0_sel,
      I4 => in_stream_data_V_0_payload_A(3),
      O => \SRL_SIG[0][3]_i_2_n_0\
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_13_reg_178(4),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => tmp_12_reg_173(4),
      I3 => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      I4 => \SRL_SIG[0][4]_i_2_n_0\,
      O => D(4)
    );
\SRL_SIG[0][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_11_reg_168(4),
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_B(4),
      I3 => in_stream_data_V_0_sel,
      I4 => in_stream_data_V_0_payload_A(4),
      O => \SRL_SIG[0][4]_i_2_n_0\
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_13_reg_178(5),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => tmp_12_reg_173(5),
      I3 => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      I4 => \SRL_SIG[0][5]_i_2_n_0\,
      O => D(5)
    );
\SRL_SIG[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_11_reg_168(5),
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_B(5),
      I3 => in_stream_data_V_0_sel,
      I4 => in_stream_data_V_0_payload_A(5),
      O => \SRL_SIG[0][5]_i_2_n_0\
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_13_reg_178(6),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => tmp_12_reg_173(6),
      I3 => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      I4 => \SRL_SIG[0][6]_i_2_n_0\,
      O => D(6)
    );
\SRL_SIG[0][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_11_reg_168(6),
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_B(6),
      I3 => in_stream_data_V_0_sel,
      I4 => in_stream_data_V_0_payload_A(6),
      O => \SRL_SIG[0][6]_i_2_n_0\
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3_n_0\,
      I1 => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      I2 => \SRL_SIG[0][7]_i_4_n_0\,
      I3 => in_stream_data_V_0_sel0,
      O => shiftReg_ce
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_13_reg_178(7),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => tmp_12_reg_173(7),
      I3 => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      I4 => \SRL_SIG[0][7]_i_6_n_0\,
      O => D(7)
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => g_img_0_data_stream_s_full_n,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_reg_pp0_iter1_tmp_5_i_reg_159,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \SRL_SIG[0][7]_i_3_n_0\
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => tmp_5_i_reg_159,
      I2 => g_img_0_data_stream_s_full_n,
      I3 => ap_CS_fsm_pp0_stage3,
      O => \SRL_SIG[0][7]_i_4_n_0\
    );
\SRL_SIG[0][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => g_img_0_data_stream_s_full_n,
      I1 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I2 => tmp_5_i_reg_159,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage2,
      O => in_stream_data_V_0_sel0
    );
\SRL_SIG[0][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_11_reg_168(7),
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_B(7),
      I3 => in_stream_data_V_0_sel,
      I4 => in_stream_data_V_0_payload_A(7),
      O => \SRL_SIG[0][7]_i_6_n_0\
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => packets_loc_channel_empty_n,
      I2 => ap_sync_reg_Loop_1_proc_U0_ap_ready_reg,
      I3 => Loop_loop_height_pro_U0_ap_start,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_5_i_reg_159,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => g_img_0_data_stream_s_full_n,
      I5 => ap_NS_fsm1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => g_img_0_data_stream_s_full_n,
      I2 => tmp_5_i_reg_159,
      I3 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => Loop_loop_height_pro_U0_ap_start,
      I2 => ap_sync_reg_Loop_1_proc_U0_ap_ready_reg,
      I3 => packets_loc_channel_empty_n,
      O => ap_NS_fsm1
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F88888888"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_5_i_fu_108_p2,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_reg_pp0_iter1_tmp_5_i_reg_1590,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => g_img_0_data_stream_s_full_n,
      I1 => ap_reg_pp0_iter1_tmp_5_i_reg_159,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm[2]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_5_i_reg_159,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => g_img_0_data_stream_s_full_n,
      O => ap_reg_pp0_iter1_tmp_5_i_reg_1590
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888FF88"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm[5]_i_2_n_0\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => g_img_0_data_stream_s_full_n,
      I1 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I2 => tmp_5_i_reg_159,
      I3 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CCCFCCC8CCC0CCC"
    )
        port map (
      I0 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_5_i_reg_159,
      I4 => g_img_0_data_stream_s_full_n,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"220C2200"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => tmp_5_i_fu_108_p2,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_reg_pp0_iter1_tmp_5_i_reg_159,
      I3 => g_img_0_data_stream_s_full_n,
      O => \ap_CS_fsm[5]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D000"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_5_i_reg_1590,
      I1 => tmp_5_i_fu_108_p2,
      I2 => ap_rst_n,
      I3 => ap_NS_fsm1,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40CC400040004000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_enable_reg_pp0_iter1_i_2_n_0,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => tmp_5_i_fu_108_p2,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => tmp_5_i_reg_159,
      I2 => g_img_0_data_stream_s_full_n,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \ap_CS_fsm[5]_i_2_n_0\,
      O => ap_enable_reg_pp0_iter1_i_2_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_5_i_reg_159[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD8808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_5_i_reg_159,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => g_img_0_data_stream_s_full_n,
      I4 => ap_reg_pp0_iter1_tmp_5_i_reg_159,
      O => \ap_reg_pp0_iter1_tmp_5_i_reg_159[0]_i_1_n_0\
    );
\ap_reg_pp0_iter1_tmp_5_i_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_tmp_5_i_reg_159[0]_i_1_n_0\,
      Q => ap_reg_pp0_iter1_tmp_5_i_reg_159,
      R => '0'
    );
ap_sync_reg_Loop_1_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_sync_reg_Loop_1_proc_U0_ap_ready_reg,
      I2 => ap_rst_n,
      I3 => Loop_loop_height_pro_U0_ap_start,
      I4 => ap_sync_ready,
      O => \ap_CS_fsm_reg[5]_1\
    );
\in_stream_data_V_0_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => in_stream_data_V_0_sel_wr,
      I1 => \^in_stream_data_v_0_state_reg[1]_0\,
      I2 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      O => in_stream_data_V_0_load_A
    );
\in_stream_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(0),
      Q => in_stream_data_V_0_payload_A(0),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(10),
      Q => in_stream_data_V_0_payload_A(10),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(11),
      Q => in_stream_data_V_0_payload_A(11),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(12),
      Q => in_stream_data_V_0_payload_A(12),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(13),
      Q => in_stream_data_V_0_payload_A(13),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(14),
      Q => in_stream_data_V_0_payload_A(14),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(15),
      Q => in_stream_data_V_0_payload_A(15),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(16),
      Q => in_stream_data_V_0_payload_A(16),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(17),
      Q => in_stream_data_V_0_payload_A(17),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(18),
      Q => in_stream_data_V_0_payload_A(18),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(19),
      Q => in_stream_data_V_0_payload_A(19),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(1),
      Q => in_stream_data_V_0_payload_A(1),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(20),
      Q => in_stream_data_V_0_payload_A(20),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(21),
      Q => in_stream_data_V_0_payload_A(21),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(22),
      Q => in_stream_data_V_0_payload_A(22),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(23),
      Q => in_stream_data_V_0_payload_A(23),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(24),
      Q => in_stream_data_V_0_payload_A(24),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(25),
      Q => in_stream_data_V_0_payload_A(25),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(26),
      Q => in_stream_data_V_0_payload_A(26),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(27),
      Q => in_stream_data_V_0_payload_A(27),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(28),
      Q => in_stream_data_V_0_payload_A(28),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(29),
      Q => in_stream_data_V_0_payload_A(29),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(2),
      Q => in_stream_data_V_0_payload_A(2),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(30),
      Q => in_stream_data_V_0_payload_A(30),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(31),
      Q => in_stream_data_V_0_payload_A(31),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(3),
      Q => in_stream_data_V_0_payload_A(3),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(4),
      Q => in_stream_data_V_0_payload_A(4),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(5),
      Q => in_stream_data_V_0_payload_A(5),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(6),
      Q => in_stream_data_V_0_payload_A(6),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(7),
      Q => in_stream_data_V_0_payload_A(7),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(8),
      Q => in_stream_data_V_0_payload_A(8),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(9),
      Q => in_stream_data_V_0_payload_A(9),
      R => '0'
    );
\in_stream_data_V_0_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => in_stream_data_V_0_sel_wr,
      I1 => \^in_stream_data_v_0_state_reg[1]_0\,
      I2 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      O => in_stream_data_V_0_load_B
    );
\in_stream_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(0),
      Q => in_stream_data_V_0_payload_B(0),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(10),
      Q => in_stream_data_V_0_payload_B(10),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(11),
      Q => in_stream_data_V_0_payload_B(11),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(12),
      Q => in_stream_data_V_0_payload_B(12),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(13),
      Q => in_stream_data_V_0_payload_B(13),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(14),
      Q => in_stream_data_V_0_payload_B(14),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(15),
      Q => in_stream_data_V_0_payload_B(15),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(16),
      Q => in_stream_data_V_0_payload_B(16),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(17),
      Q => in_stream_data_V_0_payload_B(17),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(18),
      Q => in_stream_data_V_0_payload_B(18),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(19),
      Q => in_stream_data_V_0_payload_B(19),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(1),
      Q => in_stream_data_V_0_payload_B(1),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(20),
      Q => in_stream_data_V_0_payload_B(20),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(21),
      Q => in_stream_data_V_0_payload_B(21),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(22),
      Q => in_stream_data_V_0_payload_B(22),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(23),
      Q => in_stream_data_V_0_payload_B(23),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(24),
      Q => in_stream_data_V_0_payload_B(24),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(25),
      Q => in_stream_data_V_0_payload_B(25),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(26),
      Q => in_stream_data_V_0_payload_B(26),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(27),
      Q => in_stream_data_V_0_payload_B(27),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(28),
      Q => in_stream_data_V_0_payload_B(28),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(29),
      Q => in_stream_data_V_0_payload_B(29),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(2),
      Q => in_stream_data_V_0_payload_B(2),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(30),
      Q => in_stream_data_V_0_payload_B(30),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(31),
      Q => in_stream_data_V_0_payload_B(31),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(3),
      Q => in_stream_data_V_0_payload_B(3),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(4),
      Q => in_stream_data_V_0_payload_B(4),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(5),
      Q => in_stream_data_V_0_payload_B(5),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(6),
      Q => in_stream_data_V_0_payload_B(6),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(7),
      Q => in_stream_data_V_0_payload_B(7),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(8),
      Q => in_stream_data_V_0_payload_B(8),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(9),
      Q => in_stream_data_V_0_payload_B(9),
      R => '0'
    );
in_stream_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => tmp_5_i_reg_159,
      I3 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I4 => g_img_0_data_stream_s_full_n,
      I5 => in_stream_data_V_0_sel,
      O => in_stream_data_V_0_sel_rd_i_1_n_0
    );
in_stream_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_stream_data_V_0_sel_rd_i_1_n_0,
      Q => in_stream_data_V_0_sel,
      R => ap_rst_n_inv
    );
in_stream_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^in_stream_data_v_0_state_reg[1]_0\,
      I1 => in_stream_TVALID,
      I2 => in_stream_data_V_0_sel_wr,
      O => in_stream_data_V_0_sel_wr_i_1_n_0
    );
in_stream_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_stream_data_V_0_sel_wr_i_1_n_0,
      Q => in_stream_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\in_stream_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8F8F8F8F8F8F8F8"
    )
        port map (
      I0 => \^in_stream_data_v_0_state_reg[1]_0\,
      I1 => in_stream_TVALID,
      I2 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I3 => g_img_0_data_stream_s_full_n,
      I4 => \in_stream_data_V_0_state[1]_i_2_n_0\,
      I5 => ap_CS_fsm_pp0_stage2,
      O => \in_stream_data_V_0_state[0]_i_1_n_0\
    );
\in_stream_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555FFFFD555D555"
    )
        port map (
      I0 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I1 => g_img_0_data_stream_s_full_n,
      I2 => \in_stream_data_V_0_state[1]_i_2_n_0\,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => in_stream_TVALID,
      I5 => \^in_stream_data_v_0_state_reg[1]_0\,
      O => in_stream_data_V_0_state(1)
    );
\in_stream_data_V_0_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_5_i_reg_159,
      I1 => ap_enable_reg_pp0_iter0,
      O => \in_stream_data_V_0_state[1]_i_2_n_0\
    );
\in_stream_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \in_stream_data_V_0_state[0]_i_1_n_0\,
      Q => \in_stream_data_V_0_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\in_stream_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_stream_data_V_0_state(1),
      Q => \^in_stream_data_v_0_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
internal_full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => packets_loc_channel_empty_n,
      O => \ap_CS_fsm_reg[5]_0\
    );
\p_024_rec_i_reg_93[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => packets_loc_channel_empty_n,
      I1 => ap_sync_reg_Loop_1_proc_U0_ap_ready_reg,
      I2 => Loop_loop_height_pro_U0_ap_start,
      I3 => \^q\(0),
      I4 => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      O => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tmp_5_i_reg_159,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => g_img_0_data_stream_s_full_n,
      O => \p_024_rec_i_reg_93[30]_i_2_n_0\
    );
\p_024_rec_i_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(0),
      Q => \p_024_rec_i_reg_93_reg_n_0_[0]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(10),
      Q => \p_024_rec_i_reg_93_reg_n_0_[10]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(11),
      Q => \p_024_rec_i_reg_93_reg_n_0_[11]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(12),
      Q => \p_024_rec_i_reg_93_reg_n_0_[12]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(13),
      Q => \p_024_rec_i_reg_93_reg_n_0_[13]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(14),
      Q => \p_024_rec_i_reg_93_reg_n_0_[14]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(15),
      Q => \p_024_rec_i_reg_93_reg_n_0_[15]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(16),
      Q => \p_024_rec_i_reg_93_reg_n_0_[16]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(17),
      Q => \p_024_rec_i_reg_93_reg_n_0_[17]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(18),
      Q => \p_024_rec_i_reg_93_reg_n_0_[18]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(19),
      Q => \p_024_rec_i_reg_93_reg_n_0_[19]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(1),
      Q => \p_024_rec_i_reg_93_reg_n_0_[1]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(20),
      Q => \p_024_rec_i_reg_93_reg_n_0_[20]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(21),
      Q => \p_024_rec_i_reg_93_reg_n_0_[21]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(22),
      Q => \p_024_rec_i_reg_93_reg_n_0_[22]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(23),
      Q => \p_024_rec_i_reg_93_reg_n_0_[23]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(24),
      Q => \p_024_rec_i_reg_93_reg_n_0_[24]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(25),
      Q => \p_024_rec_i_reg_93_reg_n_0_[25]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(26),
      Q => \p_024_rec_i_reg_93_reg_n_0_[26]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(27),
      Q => \p_024_rec_i_reg_93_reg_n_0_[27]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(28),
      Q => \p_024_rec_i_reg_93_reg_n_0_[28]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(29),
      Q => \p_024_rec_i_reg_93_reg_n_0_[29]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(2),
      Q => \p_024_rec_i_reg_93_reg_n_0_[2]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(30),
      Q => \p_024_rec_i_reg_93_reg_n_0_[30]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(3),
      Q => \p_024_rec_i_reg_93_reg_n_0_[3]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(4),
      Q => \p_024_rec_i_reg_93_reg_n_0_[4]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(5),
      Q => \p_024_rec_i_reg_93_reg_n_0_[5]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(6),
      Q => \p_024_rec_i_reg_93_reg_n_0_[6]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(7),
      Q => \p_024_rec_i_reg_93_reg_n_0_[7]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(8),
      Q => \p_024_rec_i_reg_93_reg_n_0_[8]\,
      R => p_024_rec_i_reg_93
    );
\p_024_rec_i_reg_93_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_024_rec_i_reg_93[30]_i_2_n_0\,
      D => r_reg_163_reg(9),
      Q => \p_024_rec_i_reg_93_reg_n_0_[9]\,
      R => p_024_rec_i_reg_93
    );
\r_reg_163[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF000000"
    )
        port map (
      I0 => g_img_0_data_stream_s_full_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_5_i_reg_159,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0,
      O => \r_reg_163[0]_i_1_n_0\
    );
\r_reg_163[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[3]\,
      O => \r_reg_163[0]_i_3_n_0\
    );
\r_reg_163[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[2]\,
      O => \r_reg_163[0]_i_4_n_0\
    );
\r_reg_163[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[1]\,
      O => \r_reg_163[0]_i_5_n_0\
    );
\r_reg_163[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555D555"
    )
        port map (
      I0 => \p_024_rec_i_reg_93_reg_n_0_[0]\,
      I1 => tmp_5_i_reg_159,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => r_reg_163_reg(0),
      O => \r_reg_163[0]_i_6_n_0\
    );
\r_reg_163[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[15]\,
      O => \r_reg_163[12]_i_2_n_0\
    );
\r_reg_163[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[14]\,
      O => \r_reg_163[12]_i_3_n_0\
    );
\r_reg_163[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[13]\,
      O => \r_reg_163[12]_i_4_n_0\
    );
\r_reg_163[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[12]\,
      O => \r_reg_163[12]_i_5_n_0\
    );
\r_reg_163[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(19),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[19]\,
      O => \r_reg_163[16]_i_2_n_0\
    );
\r_reg_163[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(18),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[18]\,
      O => \r_reg_163[16]_i_3_n_0\
    );
\r_reg_163[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(17),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[17]\,
      O => \r_reg_163[16]_i_4_n_0\
    );
\r_reg_163[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(16),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[16]\,
      O => \r_reg_163[16]_i_5_n_0\
    );
\r_reg_163[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(23),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[23]\,
      O => \r_reg_163[20]_i_2_n_0\
    );
\r_reg_163[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(22),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[22]\,
      O => \r_reg_163[20]_i_3_n_0\
    );
\r_reg_163[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(21),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[21]\,
      O => \r_reg_163[20]_i_4_n_0\
    );
\r_reg_163[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(20),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[20]\,
      O => \r_reg_163[20]_i_5_n_0\
    );
\r_reg_163[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(27),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[27]\,
      O => \r_reg_163[24]_i_2_n_0\
    );
\r_reg_163[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(26),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[26]\,
      O => \r_reg_163[24]_i_3_n_0\
    );
\r_reg_163[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(25),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[25]\,
      O => \r_reg_163[24]_i_4_n_0\
    );
\r_reg_163[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(24),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[24]\,
      O => \r_reg_163[24]_i_5_n_0\
    );
\r_reg_163[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(30),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[30]\,
      O => \r_reg_163[28]_i_2_n_0\
    );
\r_reg_163[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(29),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[29]\,
      O => \r_reg_163[28]_i_3_n_0\
    );
\r_reg_163[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(28),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[28]\,
      O => \r_reg_163[28]_i_4_n_0\
    );
\r_reg_163[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[7]\,
      O => \r_reg_163[4]_i_2_n_0\
    );
\r_reg_163[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[6]\,
      O => \r_reg_163[4]_i_3_n_0\
    );
\r_reg_163[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[5]\,
      O => \r_reg_163[4]_i_4_n_0\
    );
\r_reg_163[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[4]\,
      O => \r_reg_163[4]_i_5_n_0\
    );
\r_reg_163[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[11]\,
      O => \r_reg_163[8]_i_2_n_0\
    );
\r_reg_163[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[10]\,
      O => \r_reg_163[8]_i_3_n_0\
    );
\r_reg_163[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[9]\,
      O => \r_reg_163[8]_i_4_n_0\
    );
\r_reg_163[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[8]\,
      O => \r_reg_163[8]_i_5_n_0\
    );
\r_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[0]_i_2_n_7\,
      Q => r_reg_163_reg(0),
      R => '0'
    );
\r_reg_163_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_reg_163_reg[0]_i_2_n_0\,
      CO(2) => \r_reg_163_reg[0]_i_2_n_1\,
      CO(1) => \r_reg_163_reg[0]_i_2_n_2\,
      CO(0) => \r_reg_163_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \r_reg_163_reg[0]_i_2_n_4\,
      O(2) => \r_reg_163_reg[0]_i_2_n_5\,
      O(1) => \r_reg_163_reg[0]_i_2_n_6\,
      O(0) => \r_reg_163_reg[0]_i_2_n_7\,
      S(3) => \r_reg_163[0]_i_3_n_0\,
      S(2) => \r_reg_163[0]_i_4_n_0\,
      S(1) => \r_reg_163[0]_i_5_n_0\,
      S(0) => \r_reg_163[0]_i_6_n_0\
    );
\r_reg_163_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[8]_i_1_n_5\,
      Q => r_reg_163_reg(10),
      R => '0'
    );
\r_reg_163_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[8]_i_1_n_4\,
      Q => r_reg_163_reg(11),
      R => '0'
    );
\r_reg_163_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[12]_i_1_n_7\,
      Q => r_reg_163_reg(12),
      R => '0'
    );
\r_reg_163_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_163_reg[8]_i_1_n_0\,
      CO(3) => \r_reg_163_reg[12]_i_1_n_0\,
      CO(2) => \r_reg_163_reg[12]_i_1_n_1\,
      CO(1) => \r_reg_163_reg[12]_i_1_n_2\,
      CO(0) => \r_reg_163_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_reg_163_reg[12]_i_1_n_4\,
      O(2) => \r_reg_163_reg[12]_i_1_n_5\,
      O(1) => \r_reg_163_reg[12]_i_1_n_6\,
      O(0) => \r_reg_163_reg[12]_i_1_n_7\,
      S(3) => \r_reg_163[12]_i_2_n_0\,
      S(2) => \r_reg_163[12]_i_3_n_0\,
      S(1) => \r_reg_163[12]_i_4_n_0\,
      S(0) => \r_reg_163[12]_i_5_n_0\
    );
\r_reg_163_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[12]_i_1_n_6\,
      Q => r_reg_163_reg(13),
      R => '0'
    );
\r_reg_163_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[12]_i_1_n_5\,
      Q => r_reg_163_reg(14),
      R => '0'
    );
\r_reg_163_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[12]_i_1_n_4\,
      Q => r_reg_163_reg(15),
      R => '0'
    );
\r_reg_163_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[16]_i_1_n_7\,
      Q => r_reg_163_reg(16),
      R => '0'
    );
\r_reg_163_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_163_reg[12]_i_1_n_0\,
      CO(3) => \r_reg_163_reg[16]_i_1_n_0\,
      CO(2) => \r_reg_163_reg[16]_i_1_n_1\,
      CO(1) => \r_reg_163_reg[16]_i_1_n_2\,
      CO(0) => \r_reg_163_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_reg_163_reg[16]_i_1_n_4\,
      O(2) => \r_reg_163_reg[16]_i_1_n_5\,
      O(1) => \r_reg_163_reg[16]_i_1_n_6\,
      O(0) => \r_reg_163_reg[16]_i_1_n_7\,
      S(3) => \r_reg_163[16]_i_2_n_0\,
      S(2) => \r_reg_163[16]_i_3_n_0\,
      S(1) => \r_reg_163[16]_i_4_n_0\,
      S(0) => \r_reg_163[16]_i_5_n_0\
    );
\r_reg_163_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[16]_i_1_n_6\,
      Q => r_reg_163_reg(17),
      R => '0'
    );
\r_reg_163_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[16]_i_1_n_5\,
      Q => r_reg_163_reg(18),
      R => '0'
    );
\r_reg_163_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[16]_i_1_n_4\,
      Q => r_reg_163_reg(19),
      R => '0'
    );
\r_reg_163_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[0]_i_2_n_6\,
      Q => r_reg_163_reg(1),
      R => '0'
    );
\r_reg_163_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[20]_i_1_n_7\,
      Q => r_reg_163_reg(20),
      R => '0'
    );
\r_reg_163_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_163_reg[16]_i_1_n_0\,
      CO(3) => \r_reg_163_reg[20]_i_1_n_0\,
      CO(2) => \r_reg_163_reg[20]_i_1_n_1\,
      CO(1) => \r_reg_163_reg[20]_i_1_n_2\,
      CO(0) => \r_reg_163_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_reg_163_reg[20]_i_1_n_4\,
      O(2) => \r_reg_163_reg[20]_i_1_n_5\,
      O(1) => \r_reg_163_reg[20]_i_1_n_6\,
      O(0) => \r_reg_163_reg[20]_i_1_n_7\,
      S(3) => \r_reg_163[20]_i_2_n_0\,
      S(2) => \r_reg_163[20]_i_3_n_0\,
      S(1) => \r_reg_163[20]_i_4_n_0\,
      S(0) => \r_reg_163[20]_i_5_n_0\
    );
\r_reg_163_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[20]_i_1_n_6\,
      Q => r_reg_163_reg(21),
      R => '0'
    );
\r_reg_163_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[20]_i_1_n_5\,
      Q => r_reg_163_reg(22),
      R => '0'
    );
\r_reg_163_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[20]_i_1_n_4\,
      Q => r_reg_163_reg(23),
      R => '0'
    );
\r_reg_163_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[24]_i_1_n_7\,
      Q => r_reg_163_reg(24),
      R => '0'
    );
\r_reg_163_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_163_reg[20]_i_1_n_0\,
      CO(3) => \r_reg_163_reg[24]_i_1_n_0\,
      CO(2) => \r_reg_163_reg[24]_i_1_n_1\,
      CO(1) => \r_reg_163_reg[24]_i_1_n_2\,
      CO(0) => \r_reg_163_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_reg_163_reg[24]_i_1_n_4\,
      O(2) => \r_reg_163_reg[24]_i_1_n_5\,
      O(1) => \r_reg_163_reg[24]_i_1_n_6\,
      O(0) => \r_reg_163_reg[24]_i_1_n_7\,
      S(3) => \r_reg_163[24]_i_2_n_0\,
      S(2) => \r_reg_163[24]_i_3_n_0\,
      S(1) => \r_reg_163[24]_i_4_n_0\,
      S(0) => \r_reg_163[24]_i_5_n_0\
    );
\r_reg_163_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[24]_i_1_n_6\,
      Q => r_reg_163_reg(25),
      R => '0'
    );
\r_reg_163_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[24]_i_1_n_5\,
      Q => r_reg_163_reg(26),
      R => '0'
    );
\r_reg_163_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[24]_i_1_n_4\,
      Q => r_reg_163_reg(27),
      R => '0'
    );
\r_reg_163_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[28]_i_1_n_7\,
      Q => r_reg_163_reg(28),
      R => '0'
    );
\r_reg_163_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_163_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_r_reg_163_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_reg_163_reg[28]_i_1_n_2\,
      CO(0) => \r_reg_163_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_reg_163_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \r_reg_163_reg[28]_i_1_n_5\,
      O(1) => \r_reg_163_reg[28]_i_1_n_6\,
      O(0) => \r_reg_163_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2) => \r_reg_163[28]_i_2_n_0\,
      S(1) => \r_reg_163[28]_i_3_n_0\,
      S(0) => \r_reg_163[28]_i_4_n_0\
    );
\r_reg_163_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[28]_i_1_n_6\,
      Q => r_reg_163_reg(29),
      R => '0'
    );
\r_reg_163_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[0]_i_2_n_5\,
      Q => r_reg_163_reg(2),
      R => '0'
    );
\r_reg_163_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[28]_i_1_n_5\,
      Q => r_reg_163_reg(30),
      R => '0'
    );
\r_reg_163_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[0]_i_2_n_4\,
      Q => r_reg_163_reg(3),
      R => '0'
    );
\r_reg_163_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[4]_i_1_n_7\,
      Q => r_reg_163_reg(4),
      R => '0'
    );
\r_reg_163_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_163_reg[0]_i_2_n_0\,
      CO(3) => \r_reg_163_reg[4]_i_1_n_0\,
      CO(2) => \r_reg_163_reg[4]_i_1_n_1\,
      CO(1) => \r_reg_163_reg[4]_i_1_n_2\,
      CO(0) => \r_reg_163_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_reg_163_reg[4]_i_1_n_4\,
      O(2) => \r_reg_163_reg[4]_i_1_n_5\,
      O(1) => \r_reg_163_reg[4]_i_1_n_6\,
      O(0) => \r_reg_163_reg[4]_i_1_n_7\,
      S(3) => \r_reg_163[4]_i_2_n_0\,
      S(2) => \r_reg_163[4]_i_3_n_0\,
      S(1) => \r_reg_163[4]_i_4_n_0\,
      S(0) => \r_reg_163[4]_i_5_n_0\
    );
\r_reg_163_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[4]_i_1_n_6\,
      Q => r_reg_163_reg(5),
      R => '0'
    );
\r_reg_163_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[4]_i_1_n_5\,
      Q => r_reg_163_reg(6),
      R => '0'
    );
\r_reg_163_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[4]_i_1_n_4\,
      Q => r_reg_163_reg(7),
      R => '0'
    );
\r_reg_163_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[8]_i_1_n_7\,
      Q => r_reg_163_reg(8),
      R => '0'
    );
\r_reg_163_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_163_reg[4]_i_1_n_0\,
      CO(3) => \r_reg_163_reg[8]_i_1_n_0\,
      CO(2) => \r_reg_163_reg[8]_i_1_n_1\,
      CO(1) => \r_reg_163_reg[8]_i_1_n_2\,
      CO(0) => \r_reg_163_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_reg_163_reg[8]_i_1_n_4\,
      O(2) => \r_reg_163_reg[8]_i_1_n_5\,
      O(1) => \r_reg_163_reg[8]_i_1_n_6\,
      O(0) => \r_reg_163_reg[8]_i_1_n_7\,
      S(3) => \r_reg_163[8]_i_2_n_0\,
      S(2) => \r_reg_163[8]_i_3_n_0\,
      S(1) => \r_reg_163[8]_i_4_n_0\,
      S(0) => \r_reg_163[8]_i_5_n_0\
    );
\r_reg_163_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_reg_163[0]_i_1_n_0\,
      D => \r_reg_163_reg[8]_i_1_n_6\,
      Q => r_reg_163_reg(9),
      R => '0'
    );
\tmp_11_reg_168[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(8),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(8),
      O => p_0_in(0)
    );
\tmp_11_reg_168[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(9),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(9),
      O => p_0_in(1)
    );
\tmp_11_reg_168[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(10),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(10),
      O => p_0_in(2)
    );
\tmp_11_reg_168[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(11),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(11),
      O => p_0_in(3)
    );
\tmp_11_reg_168[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(12),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(12),
      O => p_0_in(4)
    );
\tmp_11_reg_168[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(13),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(13),
      O => p_0_in(5)
    );
\tmp_11_reg_168[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(14),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(14),
      O => p_0_in(6)
    );
\tmp_11_reg_168[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80F00000"
    )
        port map (
      I0 => g_img_0_data_stream_s_full_n,
      I1 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I2 => tmp_5_i_reg_159,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage2,
      O => tmp_11_reg_1680
    );
\tmp_11_reg_168[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(15),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(15),
      O => p_0_in(7)
    );
\tmp_11_reg_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => p_0_in(0),
      Q => tmp_11_reg_168(0),
      R => '0'
    );
\tmp_11_reg_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => p_0_in(1),
      Q => tmp_11_reg_168(1),
      R => '0'
    );
\tmp_11_reg_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => p_0_in(2),
      Q => tmp_11_reg_168(2),
      R => '0'
    );
\tmp_11_reg_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => p_0_in(3),
      Q => tmp_11_reg_168(3),
      R => '0'
    );
\tmp_11_reg_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => p_0_in(4),
      Q => tmp_11_reg_168(4),
      R => '0'
    );
\tmp_11_reg_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => p_0_in(5),
      Q => tmp_11_reg_168(5),
      R => '0'
    );
\tmp_11_reg_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => p_0_in(6),
      Q => tmp_11_reg_168(6),
      R => '0'
    );
\tmp_11_reg_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => p_0_in(7),
      Q => tmp_11_reg_168(7),
      R => '0'
    );
\tmp_12_reg_173[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(16),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(16),
      O => \tmp_12_reg_173[0]_i_1_n_0\
    );
\tmp_12_reg_173[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(17),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(17),
      O => \tmp_12_reg_173[1]_i_1_n_0\
    );
\tmp_12_reg_173[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(18),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(18),
      O => \tmp_12_reg_173[2]_i_1_n_0\
    );
\tmp_12_reg_173[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(19),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(19),
      O => \tmp_12_reg_173[3]_i_1_n_0\
    );
\tmp_12_reg_173[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(20),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(20),
      O => \tmp_12_reg_173[4]_i_1_n_0\
    );
\tmp_12_reg_173[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(21),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(21),
      O => \tmp_12_reg_173[5]_i_1_n_0\
    );
\tmp_12_reg_173[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(22),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(22),
      O => \tmp_12_reg_173[6]_i_1_n_0\
    );
\tmp_12_reg_173[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(23),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(23),
      O => \tmp_12_reg_173[7]_i_1_n_0\
    );
\tmp_12_reg_173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_12_reg_173[0]_i_1_n_0\,
      Q => tmp_12_reg_173(0),
      R => '0'
    );
\tmp_12_reg_173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_12_reg_173[1]_i_1_n_0\,
      Q => tmp_12_reg_173(1),
      R => '0'
    );
\tmp_12_reg_173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_12_reg_173[2]_i_1_n_0\,
      Q => tmp_12_reg_173(2),
      R => '0'
    );
\tmp_12_reg_173_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_12_reg_173[3]_i_1_n_0\,
      Q => tmp_12_reg_173(3),
      R => '0'
    );
\tmp_12_reg_173_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_12_reg_173[4]_i_1_n_0\,
      Q => tmp_12_reg_173(4),
      R => '0'
    );
\tmp_12_reg_173_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_12_reg_173[5]_i_1_n_0\,
      Q => tmp_12_reg_173(5),
      R => '0'
    );
\tmp_12_reg_173_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_12_reg_173[6]_i_1_n_0\,
      Q => tmp_12_reg_173(6),
      R => '0'
    );
\tmp_12_reg_173_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_12_reg_173[7]_i_1_n_0\,
      Q => tmp_12_reg_173(7),
      R => '0'
    );
\tmp_13_reg_178[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(24),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(24),
      O => \tmp_13_reg_178[0]_i_1_n_0\
    );
\tmp_13_reg_178[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(25),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(25),
      O => \tmp_13_reg_178[1]_i_1_n_0\
    );
\tmp_13_reg_178[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(26),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(26),
      O => \tmp_13_reg_178[2]_i_1_n_0\
    );
\tmp_13_reg_178[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(27),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(27),
      O => \tmp_13_reg_178[3]_i_1_n_0\
    );
\tmp_13_reg_178[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(28),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(28),
      O => \tmp_13_reg_178[4]_i_1_n_0\
    );
\tmp_13_reg_178[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(29),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(29),
      O => \tmp_13_reg_178[5]_i_1_n_0\
    );
\tmp_13_reg_178[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(30),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(30),
      O => \tmp_13_reg_178[6]_i_1_n_0\
    );
\tmp_13_reg_178[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(31),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(31),
      O => \tmp_13_reg_178[7]_i_1_n_0\
    );
\tmp_13_reg_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_13_reg_178[0]_i_1_n_0\,
      Q => tmp_13_reg_178(0),
      R => '0'
    );
\tmp_13_reg_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_13_reg_178[1]_i_1_n_0\,
      Q => tmp_13_reg_178(1),
      R => '0'
    );
\tmp_13_reg_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_13_reg_178[2]_i_1_n_0\,
      Q => tmp_13_reg_178(2),
      R => '0'
    );
\tmp_13_reg_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_13_reg_178[3]_i_1_n_0\,
      Q => tmp_13_reg_178(3),
      R => '0'
    );
\tmp_13_reg_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_13_reg_178[4]_i_1_n_0\,
      Q => tmp_13_reg_178(4),
      R => '0'
    );
\tmp_13_reg_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_13_reg_178[5]_i_1_n_0\,
      Q => tmp_13_reg_178(5),
      R => '0'
    );
\tmp_13_reg_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_13_reg_178[6]_i_1_n_0\,
      Q => tmp_13_reg_178(6),
      R => '0'
    );
\tmp_13_reg_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_1680,
      D => \tmp_13_reg_178[7]_i_1_n_0\,
      Q => tmp_13_reg_178(7),
      R => '0'
    );
tmp_5_i_fu_108_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_5_i_fu_108_p2_carry_n_0,
      CO(2) => tmp_5_i_fu_108_p2_carry_n_1,
      CO(1) => tmp_5_i_fu_108_p2_carry_n_2,
      CO(0) => tmp_5_i_fu_108_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_5_i_fu_108_p2_carry_i_1_n_0,
      DI(2) => tmp_5_i_fu_108_p2_carry_i_2_n_0,
      DI(1) => tmp_5_i_fu_108_p2_carry_i_3_n_0,
      DI(0) => tmp_5_i_fu_108_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_5_i_fu_108_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_5_i_fu_108_p2_carry_i_5_n_0,
      S(2) => tmp_5_i_fu_108_p2_carry_i_6_n_0,
      S(1) => tmp_5_i_fu_108_p2_carry_i_7_n_0,
      S(0) => tmp_5_i_fu_108_p2_carry_i_8_n_0
    );
\tmp_5_i_fu_108_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_5_i_fu_108_p2_carry_n_0,
      CO(3) => \tmp_5_i_fu_108_p2_carry__0_n_0\,
      CO(2) => \tmp_5_i_fu_108_p2_carry__0_n_1\,
      CO(1) => \tmp_5_i_fu_108_p2_carry__0_n_2\,
      CO(0) => \tmp_5_i_fu_108_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_5_i_fu_108_p2_carry__0_i_1_n_0\,
      DI(2) => \tmp_5_i_fu_108_p2_carry__0_i_2_n_0\,
      DI(1) => \tmp_5_i_fu_108_p2_carry__0_i_3_n_0\,
      DI(0) => \tmp_5_i_fu_108_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_5_i_fu_108_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_5_i_fu_108_p2_carry__0_i_5_n_0\,
      S(2) => \tmp_5_i_fu_108_p2_carry__0_i_6_n_0\,
      S(1) => \tmp_5_i_fu_108_p2_carry__0_i_7_n_0\,
      S(0) => \tmp_5_i_fu_108_p2_carry__0_i_8_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(15),
      I1 => \tmp_5_i_fu_108_p2_carry__0_i_9_n_0\,
      I2 => \out\(14),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[14]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(14),
      O => \tmp_5_i_fu_108_p2_carry__0_i_1_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[13]\,
      O => \tmp_5_i_fu_108_p2_carry__0_i_10_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[11]\,
      O => \tmp_5_i_fu_108_p2_carry__0_i_11_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[9]\,
      O => \tmp_5_i_fu_108_p2_carry__0_i_12_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[14]\,
      O => \tmp_5_i_fu_108_p2_carry__0_i_13_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[12]\,
      O => \tmp_5_i_fu_108_p2_carry__0_i_14_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[10]\,
      O => \tmp_5_i_fu_108_p2_carry__0_i_15_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[8]\,
      O => \tmp_5_i_fu_108_p2_carry__0_i_16_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(13),
      I1 => \tmp_5_i_fu_108_p2_carry__0_i_10_n_0\,
      I2 => \out\(12),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[12]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(12),
      O => \tmp_5_i_fu_108_p2_carry__0_i_2_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(11),
      I1 => \tmp_5_i_fu_108_p2_carry__0_i_11_n_0\,
      I2 => \out\(10),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[10]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(10),
      O => \tmp_5_i_fu_108_p2_carry__0_i_3_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(9),
      I1 => \tmp_5_i_fu_108_p2_carry__0_i_12_n_0\,
      I2 => \out\(8),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[8]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(8),
      O => \tmp_5_i_fu_108_p2_carry__0_i_4_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(15),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[15]\,
      I3 => \out\(15),
      I4 => \tmp_5_i_fu_108_p2_carry__0_i_13_n_0\,
      I5 => \out\(14),
      O => \tmp_5_i_fu_108_p2_carry__0_i_5_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(13),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[13]\,
      I3 => \out\(13),
      I4 => \tmp_5_i_fu_108_p2_carry__0_i_14_n_0\,
      I5 => \out\(12),
      O => \tmp_5_i_fu_108_p2_carry__0_i_6_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(11),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[11]\,
      I3 => \out\(11),
      I4 => \tmp_5_i_fu_108_p2_carry__0_i_15_n_0\,
      I5 => \out\(10),
      O => \tmp_5_i_fu_108_p2_carry__0_i_7_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(9),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[9]\,
      I3 => \out\(9),
      I4 => \tmp_5_i_fu_108_p2_carry__0_i_16_n_0\,
      I5 => \out\(8),
      O => \tmp_5_i_fu_108_p2_carry__0_i_8_n_0\
    );
\tmp_5_i_fu_108_p2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[15]\,
      O => \tmp_5_i_fu_108_p2_carry__0_i_9_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_5_i_fu_108_p2_carry__0_n_0\,
      CO(3) => \tmp_5_i_fu_108_p2_carry__1_n_0\,
      CO(2) => \tmp_5_i_fu_108_p2_carry__1_n_1\,
      CO(1) => \tmp_5_i_fu_108_p2_carry__1_n_2\,
      CO(0) => \tmp_5_i_fu_108_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_5_i_fu_108_p2_carry__1_i_1_n_0\,
      DI(2) => \tmp_5_i_fu_108_p2_carry__1_i_2_n_0\,
      DI(1) => \tmp_5_i_fu_108_p2_carry__1_i_3_n_0\,
      DI(0) => \tmp_5_i_fu_108_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_5_i_fu_108_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_5_i_fu_108_p2_carry__1_i_5_n_0\,
      S(2) => \tmp_5_i_fu_108_p2_carry__1_i_6_n_0\,
      S(1) => \tmp_5_i_fu_108_p2_carry__1_i_7_n_0\,
      S(0) => \tmp_5_i_fu_108_p2_carry__1_i_8_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(23),
      I1 => \tmp_5_i_fu_108_p2_carry__1_i_9_n_0\,
      I2 => \out\(22),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[22]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(22),
      O => \tmp_5_i_fu_108_p2_carry__1_i_1_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(21),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[21]\,
      O => \tmp_5_i_fu_108_p2_carry__1_i_10_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(19),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[19]\,
      O => \tmp_5_i_fu_108_p2_carry__1_i_11_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(17),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[17]\,
      O => \tmp_5_i_fu_108_p2_carry__1_i_12_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(22),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[22]\,
      O => \tmp_5_i_fu_108_p2_carry__1_i_13_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(20),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[20]\,
      O => \tmp_5_i_fu_108_p2_carry__1_i_14_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(18),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[18]\,
      O => \tmp_5_i_fu_108_p2_carry__1_i_15_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(16),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[16]\,
      O => \tmp_5_i_fu_108_p2_carry__1_i_16_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(21),
      I1 => \tmp_5_i_fu_108_p2_carry__1_i_10_n_0\,
      I2 => \out\(20),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[20]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(20),
      O => \tmp_5_i_fu_108_p2_carry__1_i_2_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(19),
      I1 => \tmp_5_i_fu_108_p2_carry__1_i_11_n_0\,
      I2 => \out\(18),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[18]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(18),
      O => \tmp_5_i_fu_108_p2_carry__1_i_3_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(17),
      I1 => \tmp_5_i_fu_108_p2_carry__1_i_12_n_0\,
      I2 => \out\(16),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[16]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(16),
      O => \tmp_5_i_fu_108_p2_carry__1_i_4_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(23),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[23]\,
      I3 => \out\(23),
      I4 => \tmp_5_i_fu_108_p2_carry__1_i_13_n_0\,
      I5 => \out\(22),
      O => \tmp_5_i_fu_108_p2_carry__1_i_5_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(21),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[21]\,
      I3 => \out\(21),
      I4 => \tmp_5_i_fu_108_p2_carry__1_i_14_n_0\,
      I5 => \out\(20),
      O => \tmp_5_i_fu_108_p2_carry__1_i_6_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(19),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[19]\,
      I3 => \out\(19),
      I4 => \tmp_5_i_fu_108_p2_carry__1_i_15_n_0\,
      I5 => \out\(18),
      O => \tmp_5_i_fu_108_p2_carry__1_i_7_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(17),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[17]\,
      I3 => \out\(17),
      I4 => \tmp_5_i_fu_108_p2_carry__1_i_16_n_0\,
      I5 => \out\(16),
      O => \tmp_5_i_fu_108_p2_carry__1_i_8_n_0\
    );
\tmp_5_i_fu_108_p2_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(23),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[23]\,
      O => \tmp_5_i_fu_108_p2_carry__1_i_9_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_5_i_fu_108_p2_carry__1_n_0\,
      CO(3) => tmp_5_i_fu_108_p2,
      CO(2) => \tmp_5_i_fu_108_p2_carry__2_n_1\,
      CO(1) => \tmp_5_i_fu_108_p2_carry__2_n_2\,
      CO(0) => \tmp_5_i_fu_108_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_5_i_fu_108_p2_carry__2_i_1_n_0\,
      DI(2) => \tmp_5_i_fu_108_p2_carry__2_i_2_n_0\,
      DI(1) => \tmp_5_i_fu_108_p2_carry__2_i_3_n_0\,
      DI(0) => \tmp_5_i_fu_108_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_5_i_fu_108_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_5_i_fu_108_p2_carry__2_i_5_n_0\,
      S(2) => \tmp_5_i_fu_108_p2_carry__2_i_6_n_0\,
      S(1) => \tmp_5_i_fu_108_p2_carry__2_i_7_n_0\,
      S(0) => \tmp_5_i_fu_108_p2_carry__2_i_8_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000444"
    )
        port map (
      I0 => \out\(31),
      I1 => \out\(30),
      I2 => r_reg_163_reg(30),
      I3 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[30]\,
      O => \tmp_5_i_fu_108_p2_carry__2_i_1_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(27),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[27]\,
      O => \tmp_5_i_fu_108_p2_carry__2_i_10_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(25),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[25]\,
      O => \tmp_5_i_fu_108_p2_carry__2_i_11_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(28),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[28]\,
      O => \tmp_5_i_fu_108_p2_carry__2_i_12_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(26),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[26]\,
      O => \tmp_5_i_fu_108_p2_carry__2_i_13_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(24),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[24]\,
      O => \tmp_5_i_fu_108_p2_carry__2_i_14_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(29),
      I1 => \tmp_5_i_fu_108_p2_carry__2_i_9_n_0\,
      I2 => \out\(28),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[28]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(28),
      O => \tmp_5_i_fu_108_p2_carry__2_i_2_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(27),
      I1 => \tmp_5_i_fu_108_p2_carry__2_i_10_n_0\,
      I2 => \out\(26),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[26]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(26),
      O => \tmp_5_i_fu_108_p2_carry__2_i_3_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(25),
      I1 => \tmp_5_i_fu_108_p2_carry__2_i_11_n_0\,
      I2 => \out\(24),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[24]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(24),
      O => \tmp_5_i_fu_108_p2_carry__2_i_4_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45401015"
    )
        port map (
      I0 => \out\(31),
      I1 => r_reg_163_reg(30),
      I2 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I3 => \p_024_rec_i_reg_93_reg_n_0_[30]\,
      I4 => \out\(30),
      O => \tmp_5_i_fu_108_p2_carry__2_i_5_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(29),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[29]\,
      I3 => \out\(29),
      I4 => \tmp_5_i_fu_108_p2_carry__2_i_12_n_0\,
      I5 => \out\(28),
      O => \tmp_5_i_fu_108_p2_carry__2_i_6_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(27),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[27]\,
      I3 => \out\(27),
      I4 => \tmp_5_i_fu_108_p2_carry__2_i_13_n_0\,
      I5 => \out\(26),
      O => \tmp_5_i_fu_108_p2_carry__2_i_7_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(25),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[25]\,
      I3 => \out\(25),
      I4 => \tmp_5_i_fu_108_p2_carry__2_i_14_n_0\,
      I5 => \out\(24),
      O => \tmp_5_i_fu_108_p2_carry__2_i_8_n_0\
    );
\tmp_5_i_fu_108_p2_carry__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(29),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[29]\,
      O => \tmp_5_i_fu_108_p2_carry__2_i_9_n_0\
    );
tmp_5_i_fu_108_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(7),
      I1 => tmp_5_i_fu_108_p2_carry_i_9_n_0,
      I2 => \out\(6),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[6]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(6),
      O => tmp_5_i_fu_108_p2_carry_i_1_n_0
    );
tmp_5_i_fu_108_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_5_i_reg_159,
      O => tmp_5_i_fu_108_p2_carry_i_10_n_0
    );
tmp_5_i_fu_108_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[5]\,
      O => tmp_5_i_fu_108_p2_carry_i_11_n_0
    );
tmp_5_i_fu_108_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[3]\,
      O => tmp_5_i_fu_108_p2_carry_i_12_n_0
    );
tmp_5_i_fu_108_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[1]\,
      O => tmp_5_i_fu_108_p2_carry_i_13_n_0
    );
tmp_5_i_fu_108_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[6]\,
      O => tmp_5_i_fu_108_p2_carry_i_14_n_0
    );
tmp_5_i_fu_108_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[4]\,
      O => tmp_5_i_fu_108_p2_carry_i_15_n_0
    );
tmp_5_i_fu_108_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[2]\,
      O => tmp_5_i_fu_108_p2_carry_i_16_n_0
    );
tmp_5_i_fu_108_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[0]\,
      O => tmp_5_i_fu_108_p2_carry_i_17_n_0
    );
tmp_5_i_fu_108_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(5),
      I1 => tmp_5_i_fu_108_p2_carry_i_11_n_0,
      I2 => \out\(4),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[4]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(4),
      O => tmp_5_i_fu_108_p2_carry_i_2_n_0
    );
tmp_5_i_fu_108_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(3),
      I1 => tmp_5_i_fu_108_p2_carry_i_12_n_0,
      I2 => \out\(2),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[2]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(2),
      O => tmp_5_i_fu_108_p2_carry_i_3_n_0
    );
tmp_5_i_fu_108_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(1),
      I1 => tmp_5_i_fu_108_p2_carry_i_13_n_0,
      I2 => \out\(0),
      I3 => \p_024_rec_i_reg_93_reg_n_0_[0]\,
      I4 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I5 => r_reg_163_reg(0),
      O => tmp_5_i_fu_108_p2_carry_i_4_n_0
    );
tmp_5_i_fu_108_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(7),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[7]\,
      I3 => \out\(7),
      I4 => tmp_5_i_fu_108_p2_carry_i_14_n_0,
      I5 => \out\(6),
      O => tmp_5_i_fu_108_p2_carry_i_5_n_0
    );
tmp_5_i_fu_108_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(5),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[5]\,
      I3 => \out\(5),
      I4 => tmp_5_i_fu_108_p2_carry_i_15_n_0,
      I5 => \out\(4),
      O => tmp_5_i_fu_108_p2_carry_i_6_n_0
    );
tmp_5_i_fu_108_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(3),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[3]\,
      I3 => \out\(3),
      I4 => tmp_5_i_fu_108_p2_carry_i_16_n_0,
      I5 => \out\(2),
      O => tmp_5_i_fu_108_p2_carry_i_7_n_0
    );
tmp_5_i_fu_108_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => r_reg_163_reg(1),
      I1 => tmp_5_i_fu_108_p2_carry_i_10_n_0,
      I2 => \p_024_rec_i_reg_93_reg_n_0_[1]\,
      I3 => \out\(1),
      I4 => tmp_5_i_fu_108_p2_carry_i_17_n_0,
      I5 => \out\(0),
      O => tmp_5_i_fu_108_p2_carry_i_8_n_0
    );
tmp_5_i_fu_108_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_163_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_5_i_reg_159,
      I4 => \p_024_rec_i_reg_93_reg_n_0_[7]\,
      O => tmp_5_i_fu_108_p2_carry_i_9_n_0
    );
\tmp_5_i_reg_159[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F8B8"
    )
        port map (
      I0 => tmp_5_i_fu_108_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_5_i_reg_159,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => g_img_0_data_stream_s_full_n,
      O => \tmp_5_i_reg_159[0]_i_1_n_0\
    );
\tmp_5_i_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_i_reg_159[0]_i_1_n_0\,
      Q => tmp_5_i_reg_159,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    \tmp_99_i_i_reg_1271_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    src_kernel_win_0_va_9_fu_919_p3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 : in STD_LOGIC;
    icmp_reg_1316 : in STD_LOGIC;
    tmp_21_i_i_reg_1266 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    g_img_0_data_stream_s_empty_n : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    g_img_1_data_stream_s_full_n : in STD_LOGIC;
    ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    or_cond_i_i_i_i_reg_1363 : in STD_LOGIC;
    ImagLoc_x_cast_reg_1358 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ImagLoc_x_reg_1353 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_0_val_0_0_fu_853_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_99_i_i_reg_1271 : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_10_reg_1428_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_10_reg_1428_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[7]_0\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_274_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368 : in STD_LOGIC;
    \right_border_buf_0_s_fu_274_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_10_reg_1428_reg[6]\ : in STD_LOGIC;
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]\ : in STD_LOGIC;
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[4]_0\ : in STD_LOGIC;
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter1_brmerge_i_i_reg_1368 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal \^k_buf_0_val_3_ce0\ : STD_LOGIC;
  signal k_buf_0_val_5_load_reg_1416 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_5_load_reg_14160 : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal ram_reg_i_24_n_0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "Loop_loop_height_pro_U0/k_buf_0_val_5_U/Loop_loop_height_dEe_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_274[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_274[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_274[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_274[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_274[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_274[5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_274[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_274[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[0]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[1]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[2]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[3]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[4]_i_4\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[5]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[6]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[7]_i_5\ : label is "soft_lutpair87";
begin
  D(10 downto 0) <= \^d\(10 downto 0);
  WEA(0) <= \^wea\(0);
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  k_buf_0_val_3_ce0 <= \^k_buf_0_val_3_ce0\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FCF5FFF50C05000"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \src_kernel_win_0_va_10_reg_1428_reg[3]\(0),
      I2 => tmp_99_i_i_reg_1271,
      I3 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(1),
      I4 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(0),
      I5 => col_buf_0_val_0_0_fu_853_p3(0),
      O => src_kernel_win_0_va_9_fu_919_p3(0)
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50C050005FCF5FFF"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \src_kernel_win_0_va_10_reg_1428_reg[3]\(1),
      I2 => tmp_99_i_i_reg_1271,
      I3 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(1),
      I4 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(0),
      I5 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0\,
      O => src_kernel_win_0_va_9_fu_919_p3(1)
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FCF5FFF50C05000"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \src_kernel_win_0_va_10_reg_1428_reg[3]\(2),
      I2 => tmp_99_i_i_reg_1271,
      I3 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(1),
      I4 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(0),
      I5 => col_buf_0_val_0_0_fu_853_p3(1),
      O => src_kernel_win_0_va_9_fu_919_p3(2)
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FCF5FFF50C05000"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \src_kernel_win_0_va_10_reg_1428_reg[3]\(3),
      I2 => tmp_99_i_i_reg_1271,
      I3 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(1),
      I4 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(0),
      I5 => col_buf_0_val_0_0_fu_853_p3(2),
      O => src_kernel_win_0_va_9_fu_919_p3(3)
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"503050005F3F5FFF"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \src_kernel_win_0_va_10_reg_1428_reg[4]_0\,
      I2 => tmp_99_i_i_reg_1271,
      I3 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(1),
      I4 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(0),
      I5 => \src_kernel_win_0_va_10_reg_1428_reg[4]\,
      O => src_kernel_win_0_va_9_fu_919_p3(4)
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474400004777FFFF"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(1),
      I2 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]\,
      I3 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(0),
      I4 => tmp_99_i_i_reg_1271,
      I5 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0\,
      O => src_kernel_win_0_va_9_fu_919_p3(5)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => \^d\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_8(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_5_load_reg_1416(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => \^k_buf_0_val_3_ce0\,
      REGCEAREGCE => '0',
      REGCEB => k_buf_0_val_5_load_reg_14160,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004040000000"
    )
        port map (
      I0 => \^internal_empty_n_reg\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363,
      I3 => icmp_reg_1316,
      I4 => tmp_21_i_i_reg_1266,
      I5 => ram_reg_9,
      O => \^wea\(0)
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(4),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(4),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(4)
    );
ram_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(3),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(3),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(3)
    );
ram_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(2),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(2),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(2)
    );
ram_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(1),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(1),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(1)
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(0),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(0),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(0)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^internal_empty_n_reg\,
      I2 => ap_reg_pp0_iter1_brmerge_i_i_reg_1368,
      O => k_buf_0_val_5_load_reg_14160
    );
ram_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => g_img_0_data_stream_s_empty_n,
      I1 => ram_reg_10,
      I2 => ram_reg_i_24_n_0,
      I3 => g_img_1_data_stream_s_full_n,
      I4 => ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375,
      I5 => ram_reg_11,
      O => \^internal_empty_n_reg\
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => or_cond_i_i_i_i_reg_1363,
      I1 => tmp_21_i_i_reg_1266,
      I2 => icmp_reg_1316,
      O => ram_reg_i_24_n_0
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ram_reg_13(0),
      I1 => \^internal_empty_n_reg\,
      I2 => ram_reg_10,
      O => \^k_buf_0_val_3_ce0\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(10),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(10),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(10)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(9),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(9),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(9)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(8),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(8),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(8)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(7),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(7),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(7)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(6),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(6),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(6)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ImagLoc_x_cast_reg_1358(5),
      I1 => or_cond_i_i_i_i_reg_1363,
      I2 => ram_reg_12(5),
      I3 => ImagLoc_x_reg_1353(0),
      O => \^d\(5)
    );
\right_border_buf_0_s_fu_274[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(0),
      I3 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I4 => k_buf_0_val_5_load_reg_1416(0),
      O => \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(0)
    );
\right_border_buf_0_s_fu_274[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(1),
      I3 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I4 => k_buf_0_val_5_load_reg_1416(1),
      O => \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(1)
    );
\right_border_buf_0_s_fu_274[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(2),
      I3 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I4 => k_buf_0_val_5_load_reg_1416(2),
      O => \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(2)
    );
\right_border_buf_0_s_fu_274[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(3),
      I3 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I4 => k_buf_0_val_5_load_reg_1416(3),
      O => \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(3)
    );
\right_border_buf_0_s_fu_274[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(4),
      I3 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I4 => k_buf_0_val_5_load_reg_1416(4),
      O => \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(4)
    );
\right_border_buf_0_s_fu_274[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(5),
      I3 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I4 => k_buf_0_val_5_load_reg_1416(5),
      O => \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(5)
    );
\right_border_buf_0_s_fu_274[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(6),
      I3 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I4 => k_buf_0_val_5_load_reg_1416(6),
      O => \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(6)
    );
\right_border_buf_0_s_fu_274[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(7),
      I3 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I4 => k_buf_0_val_5_load_reg_1416(7),
      O => \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(7)
    );
\src_kernel_win_0_va_10_reg_1428[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF5FCF500050C0"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => col_buf_0_val_0_0_fu_853_p3(0),
      I2 => tmp_99_i_i_reg_1271,
      I3 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(1),
      I4 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(0),
      I5 => \src_kernel_win_0_va_10_reg_1428_reg[3]\(0),
      O => \tmp_99_i_i_reg_1271_reg[0]\(0)
    );
\src_kernel_win_0_va_10_reg_1428[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF5FCF500050C0"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => col_buf_0_val_0_0_fu_853_p3(1),
      I2 => tmp_99_i_i_reg_1271,
      I3 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(1),
      I4 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(0),
      I5 => \src_kernel_win_0_va_10_reg_1428_reg[3]\(2),
      O => \tmp_99_i_i_reg_1271_reg[0]\(1)
    );
\src_kernel_win_0_va_10_reg_1428[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF5FCF500050C0"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => col_buf_0_val_0_0_fu_853_p3(2),
      I2 => tmp_99_i_i_reg_1271,
      I3 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(1),
      I4 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(0),
      I5 => \src_kernel_win_0_va_10_reg_1428_reg[3]\(3),
      O => \tmp_99_i_i_reg_1271_reg[0]\(2)
    );
\src_kernel_win_0_va_10_reg_1428[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500050305FFF5F3F"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \src_kernel_win_0_va_10_reg_1428_reg[4]\,
      I2 => tmp_99_i_i_reg_1271,
      I3 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(1),
      I4 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(0),
      I5 => \src_kernel_win_0_va_10_reg_1428_reg[4]_0\,
      O => \tmp_99_i_i_reg_1271_reg[0]\(3)
    );
\src_kernel_win_0_va_10_reg_1428[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500050C05FFF5FCF"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => col_buf_0_val_0_0_fu_853_p3(3),
      I2 => tmp_99_i_i_reg_1271,
      I3 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(1),
      I4 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(0),
      I5 => \src_kernel_win_0_va_10_reg_1428_reg[6]\,
      O => \tmp_99_i_i_reg_1271_reg[0]\(4)
    );
\src_kernel_win_0_va_10_reg_1428[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500050305FFF5F3F"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \src_kernel_win_0_va_10_reg_1428_reg[7]\,
      I2 => tmp_99_i_i_reg_1271,
      I3 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(1),
      I4 => \src_kernel_win_0_va_10_reg_1428_reg[2]\(0),
      I5 => \src_kernel_win_0_va_10_reg_1428_reg[7]_0\,
      O => \tmp_99_i_i_reg_1271_reg[0]\(5)
    );
\src_kernel_win_0_va_4_fu_266[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_5_load_reg_1416(0),
      I1 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(0),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      O => \^ram_reg_0\
    );
\src_kernel_win_0_va_4_fu_266[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_5_load_reg_1416(1),
      I1 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(1),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      O => \^ram_reg_7\
    );
\src_kernel_win_0_va_4_fu_266[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_5_load_reg_1416(2),
      I1 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(2),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      O => \^ram_reg_6\
    );
\src_kernel_win_0_va_4_fu_266[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_5_load_reg_1416(3),
      I1 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(3),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      O => \^ram_reg_5\
    );
\src_kernel_win_0_va_4_fu_266[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_5_load_reg_1416(4),
      I1 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(4),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      O => \^ram_reg_4\
    );
\src_kernel_win_0_va_4_fu_266[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_5_load_reg_1416(5),
      I1 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(5),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      O => \^ram_reg_3\
    );
\src_kernel_win_0_va_4_fu_266[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_5_load_reg_1416(6),
      I1 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(6),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      O => \^ram_reg_2\
    );
\src_kernel_win_0_va_4_fu_266[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_5_load_reg_1416(7),
      I1 => \right_border_buf_0_s_fu_274_reg[0]\(0),
      I2 => \right_border_buf_0_s_fu_274_reg[7]\(7),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_s_fu_274_reg[0]\(1),
      O => \^ram_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_16 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_7_2_t_i_i_reg_1339_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    col_buf_0_val_1_0_fu_870_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    \row_assign_7_1_t_i_i_reg_1334_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    k_buf_0_val_3_load_reg_14040 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_reg_1316 : in STD_LOGIC;
    tmp_21_i_i_reg_1266 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_11_reg_1435_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_0_val_0_0_fu_853_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_0_va_11_reg_1435_reg[0]\ : in STD_LOGIC;
    tmp_99_i_i_reg_1271 : in STD_LOGIC;
    \right_border_buf_0_1_fu_278_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_1_fu_278_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368 : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[7]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_10_reg_1428_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[1]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_16 : entity is "Loop_loop_height_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_16 is
  signal \^col_buf_0_val_1_0_fu_870_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_4_load_reg_1410 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "Loop_loop_height_pro_U0/k_buf_0_val_4_U/Loop_loop_height_dEe_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_1_fu_278[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \right_border_buf_0_1_fu_278[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \right_border_buf_0_1_fu_278[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \right_border_buf_0_1_fu_278[7]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[4]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[5]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[6]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[7]_i_3\ : label is "soft_lutpair83";
begin
  col_buf_0_val_1_0_fu_870_p3(7 downto 0) <= \^col_buf_0_val_1_0_fu_870_p3\(7 downto 0);
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => D(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_4_load_reg_1410(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => k_buf_0_val_3_load_reg_14040,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(7),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_5(7),
      O => ram_reg_0(7)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(6),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_5(6),
      O => ram_reg_0(6)
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(5),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_5(5),
      O => ram_reg_0(5)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(4),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_5(4),
      O => ram_reg_0(4)
    );
ram_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(3),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_5(3),
      O => ram_reg_0(3)
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(2),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_5(2),
      O => ram_reg_0(2)
    );
ram_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(1),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_5(1),
      O => ram_reg_0(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(0),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_5(0),
      O => ram_reg_0(0)
    );
\right_border_buf_0_1_fu_278[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA30"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(0),
      I1 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(0),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_870_p3\(0)
    );
\right_border_buf_0_1_fu_278[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA30"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(1),
      I1 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(1),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_870_p3\(1)
    );
\right_border_buf_0_1_fu_278[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA30"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(2),
      I1 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(2),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_870_p3\(2)
    );
\right_border_buf_0_1_fu_278[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA30"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(3),
      I1 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(3),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_870_p3\(3)
    );
\right_border_buf_0_1_fu_278[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(4),
      I3 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I4 => k_buf_0_val_4_load_reg_1410(4),
      O => \^col_buf_0_val_1_0_fu_870_p3\(4)
    );
\right_border_buf_0_1_fu_278[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(5),
      I3 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I4 => k_buf_0_val_4_load_reg_1410(5),
      O => \^col_buf_0_val_1_0_fu_870_p3\(5)
    );
\right_border_buf_0_1_fu_278[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(6),
      I3 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I4 => k_buf_0_val_4_load_reg_1410(6),
      O => \^col_buf_0_val_1_0_fu_870_p3\(6)
    );
\right_border_buf_0_1_fu_278[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(7),
      I3 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I4 => k_buf_0_val_4_load_reg_1410(7),
      O => \^col_buf_0_val_1_0_fu_870_p3\(7)
    );
\src_kernel_win_0_va_10_reg_1428[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33A033AFAAAAAAAA"
    )
        port map (
      I0 => \^col_buf_0_val_1_0_fu_870_p3\(1),
      I1 => \src_kernel_win_0_va_10_reg_1428_reg[1]_1\,
      I2 => \src_kernel_win_0_va_10_reg_1428_reg[1]\(0),
      I3 => \src_kernel_win_0_va_10_reg_1428_reg[1]\(1),
      I4 => \src_kernel_win_0_va_10_reg_1428_reg[1]_0\,
      I5 => tmp_99_i_i_reg_1271,
      O => \row_assign_7_1_t_i_i_reg_1334_reg[0]\(0)
    );
\src_kernel_win_0_va_10_reg_1428[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3350335F55555555"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \src_kernel_win_0_va_10_reg_1428_reg[5]\,
      I2 => \src_kernel_win_0_va_10_reg_1428_reg[1]\(0),
      I3 => \src_kernel_win_0_va_10_reg_1428_reg[1]\(1),
      I4 => \src_kernel_win_0_va_10_reg_1428_reg[5]_0\,
      I5 => tmp_99_i_i_reg_1271,
      O => \row_assign_7_1_t_i_i_reg_1334_reg[0]\(1)
    );
\src_kernel_win_0_va_4_fu_266[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FFB8B800FF"
    )
        port map (
      I0 => \^col_buf_0_val_1_0_fu_870_p3\(0),
      I1 => \src_kernel_win_0_va_11_reg_1435_reg[1]\(0),
      I2 => col_buf_0_val_0_0_fu_853_p3(0),
      I3 => \src_kernel_win_0_va_11_reg_1435_reg[0]\,
      I4 => tmp_99_i_i_reg_1271,
      I5 => \src_kernel_win_0_va_11_reg_1435_reg[1]\(1),
      O => \row_assign_7_2_t_i_i_reg_1339_reg[0]\(0)
    );
\src_kernel_win_0_va_4_fu_266[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF8B8B00FF"
    )
        port map (
      I0 => \^col_buf_0_val_1_0_fu_870_p3\(1),
      I1 => \src_kernel_win_0_va_11_reg_1435_reg[1]\(0),
      I2 => \src_kernel_win_0_va_10_reg_1428_reg[1]_0\,
      I3 => \src_kernel_win_0_va_10_reg_1428_reg[1]_1\,
      I4 => tmp_99_i_i_reg_1271,
      I5 => \src_kernel_win_0_va_11_reg_1435_reg[1]\(1),
      O => \row_assign_7_2_t_i_i_reg_1339_reg[0]\(1)
    );
\src_kernel_win_0_va_4_fu_266[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FFB8B800FF"
    )
        port map (
      I0 => \^col_buf_0_val_1_0_fu_870_p3\(2),
      I1 => \src_kernel_win_0_va_11_reg_1435_reg[1]\(0),
      I2 => col_buf_0_val_0_0_fu_853_p3(1),
      I3 => \src_kernel_win_0_va_11_reg_1435_reg[2]\,
      I4 => tmp_99_i_i_reg_1271,
      I5 => \src_kernel_win_0_va_11_reg_1435_reg[1]\(1),
      O => \row_assign_7_2_t_i_i_reg_1339_reg[0]\(2)
    );
\src_kernel_win_0_va_4_fu_266[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FFB8B800FF"
    )
        port map (
      I0 => \^col_buf_0_val_1_0_fu_870_p3\(3),
      I1 => \src_kernel_win_0_va_11_reg_1435_reg[1]\(0),
      I2 => col_buf_0_val_0_0_fu_853_p3(2),
      I3 => \src_kernel_win_0_va_11_reg_1435_reg[3]\,
      I4 => tmp_99_i_i_reg_1271,
      I5 => \src_kernel_win_0_va_11_reg_1435_reg[1]\(1),
      O => \row_assign_7_2_t_i_i_reg_1339_reg[0]\(3)
    );
\src_kernel_win_0_va_4_fu_266[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(4),
      I1 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(4),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      O => ram_reg_4
    );
\src_kernel_win_0_va_4_fu_266[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(5),
      I1 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(5),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      O => \^ram_reg_2\
    );
\src_kernel_win_0_va_4_fu_266[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(6),
      I1 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(6),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      O => ram_reg_3
    );
\src_kernel_win_0_va_4_fu_266[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004700FFFF47FF"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \src_kernel_win_0_va_11_reg_1435_reg[1]\(0),
      I2 => \src_kernel_win_0_va_11_reg_1435_reg[7]\,
      I3 => tmp_99_i_i_reg_1271,
      I4 => \src_kernel_win_0_va_11_reg_1435_reg[1]\(1),
      I5 => \src_kernel_win_0_va_11_reg_1435_reg[7]_0\,
      O => \row_assign_7_2_t_i_i_reg_1339_reg[0]\(4)
    );
\src_kernel_win_0_va_4_fu_266[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_4_load_reg_1410(7),
      I1 => \right_border_buf_0_1_fu_278_reg[1]\(0),
      I2 => \right_border_buf_0_1_fu_278_reg[7]\(7),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_1_fu_278_reg[1]\(1),
      O => \^ram_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_17 is
  port (
    k_buf_0_val_3_load_reg_14040 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_kernel_win_0_va_9_fu_919_p3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    col_buf_0_val_0_0_fu_853_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_7_2_t_i_i_reg_1339_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    icmp_reg_1316 : in STD_LOGIC;
    tmp_21_i_i_reg_1266 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]\ : in STD_LOGIC;
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_99_i_i_reg_1271 : in STD_LOGIC;
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[6]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_11_reg_1435_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[4]_1\ : in STD_LOGIC;
    \right_border_buf_0_2_fu_282_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368 : in STD_LOGIC;
    \right_border_buf_0_2_fu_282_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_17 : entity is "Loop_loop_height_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_17 is
  signal \^col_buf_0_val_0_0_fu_853_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_3_ce1 : STD_LOGIC;
  signal k_buf_0_val_3_load_reg_1404 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^k_buf_0_val_3_load_reg_14040\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "Loop_loop_height_pro_U0/k_buf_0_val_3_U/Loop_loop_height_dEe_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_2_fu_282[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \right_border_buf_0_2_fu_282[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \right_border_buf_0_2_fu_282[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \right_border_buf_0_2_fu_282[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[1]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[4]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[5]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_266[7]_i_4\ : label is "soft_lutpair79";
begin
  col_buf_0_val_0_0_fu_853_p3(7 downto 0) <= \^col_buf_0_val_0_0_fu_853_p3\(7 downto 0);
  k_buf_0_val_3_load_reg_14040 <= \^k_buf_0_val_3_load_reg_14040\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CAA3FAA2EAA2EAA"
    )
        port map (
      I0 => \^col_buf_0_val_0_0_fu_853_p3\(6),
      I1 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6]\(1),
      I2 => \src_kernel_win_0_va_11_reg_1435_reg[6]\,
      I3 => tmp_99_i_i_reg_1271,
      I4 => \src_kernel_win_0_va_11_reg_1435_reg[6]_0\,
      I5 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6]\(0),
      O => src_kernel_win_0_va_9_fu_919_p3(0)
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30553F5535553555"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]\,
      I2 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6]\(1),
      I3 => tmp_99_i_i_reg_1271,
      I4 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0\,
      I5 => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6]\(0),
      O => src_kernel_win_0_va_9_fu_919_p3(1)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => D(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_4(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_3_load_reg_1404(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_3_ce1,
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => \^k_buf_0_val_3_load_reg_14040\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_3_ce1,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(7),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_6(7),
      O => DIADI(7)
    );
ram_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(6),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_6(6),
      O => DIADI(6)
    );
ram_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(5),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_6(5),
      O => DIADI(5)
    );
ram_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(4),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_6(4),
      O => DIADI(4)
    );
ram_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(3),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_6(3),
      O => DIADI(3)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ram_reg_5,
      I2 => tmp_21_i_i_reg_1266,
      I3 => icmp_reg_1316,
      I4 => ram_reg_7,
      I5 => ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363,
      O => k_buf_0_val_3_ce1
    );
ram_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(2),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_6(2),
      O => DIADI(2)
    );
ram_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(1),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_6(1),
      O => DIADI(1)
    );
ram_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(0),
      I1 => icmp_reg_1316,
      I2 => tmp_21_i_i_reg_1266,
      I3 => ram_reg_6(0),
      O => DIADI(0)
    );
ram_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ram_reg_5,
      O => \^k_buf_0_val_3_load_reg_14040\
    );
\right_border_buf_0_2_fu_282[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA30"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(0),
      I1 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(0),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_853_p3\(0)
    );
\right_border_buf_0_2_fu_282[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(1),
      I3 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I4 => k_buf_0_val_3_load_reg_1404(1),
      O => \^col_buf_0_val_0_0_fu_853_p3\(1)
    );
\right_border_buf_0_2_fu_282[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA30"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(2),
      I1 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(2),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_853_p3\(2)
    );
\right_border_buf_0_2_fu_282[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA30"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(3),
      I1 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(3),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_853_p3\(3)
    );
\right_border_buf_0_2_fu_282[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(4),
      I3 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I4 => k_buf_0_val_3_load_reg_1404(4),
      O => \^col_buf_0_val_0_0_fu_853_p3\(4)
    );
\right_border_buf_0_2_fu_282[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(5),
      I3 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I4 => k_buf_0_val_3_load_reg_1404(5),
      O => \^col_buf_0_val_0_0_fu_853_p3\(5)
    );
\right_border_buf_0_2_fu_282[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA30"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(6),
      I1 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(6),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_853_p3\(6)
    );
\right_border_buf_0_2_fu_282[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      I1 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(7),
      I3 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I4 => k_buf_0_val_3_load_reg_1404(7),
      O => \^col_buf_0_val_0_0_fu_853_p3\(7)
    );
\src_kernel_win_0_va_4_fu_266[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(1),
      I1 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(1),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      O => ram_reg_3
    );
\src_kernel_win_0_va_4_fu_266[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF1B1B00FF"
    )
        port map (
      I0 => \src_kernel_win_0_va_11_reg_1435_reg[4]\(0),
      I1 => \^ram_reg_2\,
      I2 => \src_kernel_win_0_va_11_reg_1435_reg[4]_0\,
      I3 => \src_kernel_win_0_va_11_reg_1435_reg[4]_1\,
      I4 => tmp_99_i_i_reg_1271,
      I5 => \src_kernel_win_0_va_11_reg_1435_reg[4]\(1),
      O => \row_assign_7_2_t_i_i_reg_1339_reg[0]\(0)
    );
\src_kernel_win_0_va_4_fu_266[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(4),
      I1 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(4),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      O => \^ram_reg_2\
    );
\src_kernel_win_0_va_4_fu_266[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF1B1B00FF"
    )
        port map (
      I0 => \src_kernel_win_0_va_11_reg_1435_reg[4]\(0),
      I1 => \^ram_reg_1\,
      I2 => \src_kernel_win_0_va_11_reg_1435_reg[5]\,
      I3 => \src_kernel_win_0_va_11_reg_1435_reg[5]_0\,
      I4 => tmp_99_i_i_reg_1271,
      I5 => \src_kernel_win_0_va_11_reg_1435_reg[4]\(1),
      O => \row_assign_7_2_t_i_i_reg_1339_reg[0]\(1)
    );
\src_kernel_win_0_va_4_fu_266[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(5),
      I1 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(5),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      O => \^ram_reg_1\
    );
\src_kernel_win_0_va_4_fu_266[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF2E2E00FF"
    )
        port map (
      I0 => \^col_buf_0_val_0_0_fu_853_p3\(6),
      I1 => \src_kernel_win_0_va_11_reg_1435_reg[4]\(0),
      I2 => \src_kernel_win_0_va_11_reg_1435_reg[6]_0\,
      I3 => \src_kernel_win_0_va_11_reg_1435_reg[6]\,
      I4 => tmp_99_i_i_reg_1271,
      I5 => \src_kernel_win_0_va_11_reg_1435_reg[4]\(1),
      O => \row_assign_7_2_t_i_i_reg_1339_reg[0]\(2)
    );
\src_kernel_win_0_va_4_fu_266[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55CF"
    )
        port map (
      I0 => k_buf_0_val_3_load_reg_1404(7),
      I1 => \right_border_buf_0_2_fu_282_reg[0]\(0),
      I2 => \right_border_buf_0_2_fu_282_reg[7]\(7),
      I3 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      I4 => \right_border_buf_0_2_fu_282_reg[0]\(1),
      O => \^ram_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_CONTROL_BUS_s_axi is
  port (
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \int_mode_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_mode_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_mode_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_mode_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_mode_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_mode_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_mode_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_cols_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_cols_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_cols_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_rows_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_rows_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_channels_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_cols_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_rows_reg[10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_rows_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_28_i_i_fu_776_p2_carry__0\ : in STD_LOGIC;
    \tmp_28_i_i_fu_776_p2_carry__0_0\ : in STD_LOGIC;
    \tmp_28_i_i_fu_776_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_28_i_i_fu_776_p2_carry__0_2\ : in STD_LOGIC;
    \tmp_104_2_i_i_reg_1306_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_104_2_i_i_reg_1306_reg[0]_0\ : in STD_LOGIC;
    \tmp_104_1_i_i_reg_1295_reg[0]\ : in STD_LOGIC;
    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_1 : in STD_LOGIC;
    \int_isr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_AXI_LITE_clk : in STD_LOGIC;
    AXI_LITE_clk : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_CONTROL_BUS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_CONTROL_BUS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^loop_loop_height_pro_u0_ap_start\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \SRL_SIG_reg[2][6]_srl3_i_2__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][6]_srl3_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][7]_srl3_i_2__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][7]_srl3_i_2_n_0\ : STD_LOGIC;
  signal ap_done_ext : STD_LOGIC;
  signal ap_done_ext_i_2_n_0 : STD_LOGIC;
  signal ap_done_get : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_AXI_LITE_clk_inv : STD_LOGIC;
  signal ap_start_mask : STD_LOGIC;
  signal ap_start_mask_i_3_n_0 : STD_LOGIC;
  signal ap_start_set : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_channels0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_channels[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_channels[31]_i_3_n_0\ : STD_LOGIC;
  signal \^int_channels_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_cols_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_gie : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_ier0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal int_isr_reg02_out : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_mode0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_mode[31]_i_1_n_0\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_rows_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal isr_mask : STD_LOGIC;
  signal isr_toggle : STD_LOGIC;
  signal mode : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_control_bus_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_bus_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_bus_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair147";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][10]_srl3_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][10]_srl3_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][1]_srl3_i_1__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][1]_srl3_i_1__3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][2]_srl3_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][2]_srl3_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][2]_srl3_i_1__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][2]_srl3_i_1__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][3]_srl3_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][3]_srl3_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][3]_srl3_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][3]_srl3_i_1__3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][4]_srl3_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][4]_srl3_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][4]_srl3_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][4]_srl3_i_1__3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][5]_srl3_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][5]_srl3_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][6]_srl3_i_1__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][6]_srl3_i_1__3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][7]_srl3_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][7]_srl3_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][7]_srl3_i_1__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][7]_srl3_i_1__3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][8]_srl3_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][8]_srl3_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][8]_srl3_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][8]_srl3_i_1__3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][9]_srl3_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][9]_srl3_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][9]_srl3_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][9]_srl3_i_1__3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of ap_start_mask_i_3 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_channels[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_channels[10]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_channels[11]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_channels[12]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_channels[13]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_channels[14]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_channels[15]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_channels[16]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_channels[17]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_channels[18]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_channels[19]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_channels[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_channels[20]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_channels[21]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_channels[22]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_channels[23]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_channels[24]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_channels[25]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_channels[26]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_channels[27]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_channels[28]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_channels[29]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_channels[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_channels[30]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_channels[31]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_channels[31]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_channels[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_channels[4]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_channels[5]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_channels[6]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_channels[7]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_channels[8]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_channels[9]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_mode[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_mode[10]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_mode[11]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_mode[12]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_mode[13]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_mode[14]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_mode[15]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_mode[16]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_mode[17]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_mode[18]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_mode[19]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_mode[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_mode[20]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_mode[21]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_mode[22]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_mode[23]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_mode[24]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_mode[25]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_mode[26]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_mode[27]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_mode[28]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_mode[29]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_mode[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_mode[30]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_mode[31]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_mode[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_mode[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_mode[5]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_mode[6]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_mode[7]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_mode[8]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_mode[9]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of isr_mask_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair138";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Loop_loop_height_pro_U0_ap_start <= \^loop_loop_height_pro_u0_ap_start\;
  Q(30 downto 0) <= \^q\(30 downto 0);
  \int_channels_reg[31]_0\(31 downto 0) <= \^int_channels_reg[31]_0\(31 downto 0);
  \int_cols_reg[31]_0\(31 downto 0) <= \^int_cols_reg[31]_0\(31 downto 0);
  \int_rows_reg[31]_0\(31 downto 0) <= \^int_rows_reg[31]_0\(31 downto 0);
  s_axi_CONTROL_BUS_BVALID <= \^s_axi_control_bus_bvalid\;
  s_axi_CONTROL_BUS_RDATA(31 downto 0) <= \^s_axi_control_bus_rdata\(31 downto 0);
  s_axi_CONTROL_BUS_RVALID <= \^s_axi_control_bus_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_RREADY,
      I1 => \^s_axi_control_bus_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CONTROL_BUS_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CONTROL_BUS_RREADY,
      I3 => \^s_axi_control_bus_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_bus_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_BREADY,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CONTROL_BUS_AWVALID,
      I3 => \^s_axi_control_bus_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_2_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CONTROL_BUS_BREADY,
      I3 => \^s_axi_control_bus_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bus_bvalid\,
      R => ap_rst_n_inv
    );
\SRL_SIG_reg[2][0]_srl3_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(0),
      O => \int_cols_reg[10]_0\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(0),
      O => \int_rows_reg[10]_1\(0)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(10),
      I1 => \^int_cols_reg[31]_0\(9),
      I2 => \^int_cols_reg[31]_0\(7),
      I3 => \SRL_SIG_reg[2][7]_srl3_i_2_n_0\,
      I4 => \^int_cols_reg[31]_0\(8),
      O => \in\(9)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(10),
      I1 => \^int_rows_reg[31]_0\(9),
      I2 => \^int_rows_reg[31]_0\(7),
      I3 => \SRL_SIG_reg[2][7]_srl3_i_2__0_n_0\,
      I4 => \^int_rows_reg[31]_0\(8),
      O => \int_rows_reg[10]_0\(9)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(10),
      I1 => \^int_cols_reg[31]_0\(9),
      I2 => \^int_cols_reg[31]_0\(7),
      I3 => \SRL_SIG_reg[2][6]_srl3_i_2_n_0\,
      I4 => \^int_cols_reg[31]_0\(6),
      I5 => \^int_cols_reg[31]_0\(8),
      O => \int_cols_reg[10]_0\(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(10),
      I1 => \^int_rows_reg[31]_0\(9),
      I2 => \^int_rows_reg[31]_0\(7),
      I3 => \SRL_SIG_reg[2][6]_srl3_i_2__0_n_0\,
      I4 => \^int_rows_reg[31]_0\(6),
      I5 => \^int_rows_reg[31]_0\(8),
      O => \int_rows_reg[10]_1\(10)
    );
\SRL_SIG_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(1),
      O => \in\(0)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(1),
      O => \int_rows_reg[10]_0\(0)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(1),
      I1 => \^int_rows_reg[31]_0\(0),
      O => \int_rows_reg[10]_1\(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(0),
      I1 => \^int_cols_reg[31]_0\(1),
      O => \int_cols_reg[10]_0\(1)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(1),
      I1 => \^int_cols_reg[31]_0\(2),
      O => \in\(1)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(1),
      I1 => \^int_rows_reg[31]_0\(2),
      O => \int_rows_reg[10]_0\(1)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(2),
      I1 => \^int_cols_reg[31]_0\(1),
      I2 => \^int_cols_reg[31]_0\(0),
      O => \int_cols_reg[10]_0\(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(2),
      I1 => \^int_rows_reg[31]_0\(0),
      I2 => \^int_rows_reg[31]_0\(1),
      O => \int_rows_reg[10]_1\(2)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(3),
      I1 => \^int_cols_reg[31]_0\(2),
      I2 => \^int_cols_reg[31]_0\(1),
      O => \in\(2)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(3),
      I1 => \^int_rows_reg[31]_0\(2),
      I2 => \^int_rows_reg[31]_0\(1),
      O => \int_rows_reg[10]_0\(2)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(3),
      I1 => \^int_cols_reg[31]_0\(2),
      I2 => \^int_cols_reg[31]_0\(0),
      I3 => \^int_cols_reg[31]_0\(1),
      O => \int_cols_reg[10]_0\(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(3),
      I1 => \^int_rows_reg[31]_0\(2),
      I2 => \^int_rows_reg[31]_0\(1),
      I3 => \^int_rows_reg[31]_0\(0),
      O => \int_rows_reg[10]_1\(3)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(4),
      I1 => \^int_cols_reg[31]_0\(3),
      I2 => \^int_cols_reg[31]_0\(1),
      I3 => \^int_cols_reg[31]_0\(2),
      O => \in\(3)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(4),
      I1 => \^int_rows_reg[31]_0\(3),
      I2 => \^int_rows_reg[31]_0\(1),
      I3 => \^int_rows_reg[31]_0\(2),
      O => \int_rows_reg[10]_0\(3)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(4),
      I1 => \^int_cols_reg[31]_0\(3),
      I2 => \^int_cols_reg[31]_0\(1),
      I3 => \^int_cols_reg[31]_0\(0),
      I4 => \^int_cols_reg[31]_0\(2),
      O => \int_cols_reg[10]_0\(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(4),
      I1 => \^int_rows_reg[31]_0\(3),
      I2 => \^int_rows_reg[31]_0\(0),
      I3 => \^int_rows_reg[31]_0\(1),
      I4 => \^int_rows_reg[31]_0\(2),
      O => \int_rows_reg[10]_1\(4)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(5),
      I1 => \^int_cols_reg[31]_0\(4),
      I2 => \^int_cols_reg[31]_0\(2),
      I3 => \^int_cols_reg[31]_0\(1),
      I4 => \^int_cols_reg[31]_0\(3),
      O => \in\(4)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(5),
      I1 => \^int_rows_reg[31]_0\(4),
      I2 => \^int_rows_reg[31]_0\(2),
      I3 => \^int_rows_reg[31]_0\(1),
      I4 => \^int_rows_reg[31]_0\(3),
      O => \int_rows_reg[10]_0\(4)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(5),
      I1 => \^int_cols_reg[31]_0\(4),
      I2 => \^int_cols_reg[31]_0\(2),
      I3 => \^int_cols_reg[31]_0\(0),
      I4 => \^int_cols_reg[31]_0\(1),
      I5 => \^int_cols_reg[31]_0\(3),
      O => \int_cols_reg[10]_0\(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(5),
      I1 => \^int_rows_reg[31]_0\(4),
      I2 => \^int_rows_reg[31]_0\(2),
      I3 => \^int_rows_reg[31]_0\(1),
      I4 => \^int_rows_reg[31]_0\(0),
      I5 => \^int_rows_reg[31]_0\(3),
      O => \int_rows_reg[10]_1\(5)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(6),
      I1 => \^int_cols_reg[31]_0\(5),
      I2 => \^int_cols_reg[31]_0\(3),
      I3 => \^int_cols_reg[31]_0\(1),
      I4 => \^int_cols_reg[31]_0\(2),
      I5 => \^int_cols_reg[31]_0\(4),
      O => \in\(5)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(6),
      I1 => \^int_rows_reg[31]_0\(5),
      I2 => \^int_rows_reg[31]_0\(3),
      I3 => \^int_rows_reg[31]_0\(1),
      I4 => \^int_rows_reg[31]_0\(2),
      I5 => \^int_rows_reg[31]_0\(4),
      O => \int_rows_reg[10]_0\(5)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(6),
      I1 => \SRL_SIG_reg[2][6]_srl3_i_2_n_0\,
      O => \int_cols_reg[10]_0\(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(6),
      I1 => \SRL_SIG_reg[2][6]_srl3_i_2__0_n_0\,
      O => \int_rows_reg[10]_1\(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(4),
      I1 => \^int_cols_reg[31]_0\(2),
      I2 => \^int_cols_reg[31]_0\(0),
      I3 => \^int_cols_reg[31]_0\(1),
      I4 => \^int_cols_reg[31]_0\(3),
      I5 => \^int_cols_reg[31]_0\(5),
      O => \SRL_SIG_reg[2][6]_srl3_i_2_n_0\
    );
\SRL_SIG_reg[2][6]_srl3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(4),
      I1 => \^int_rows_reg[31]_0\(2),
      I2 => \^int_rows_reg[31]_0\(1),
      I3 => \^int_rows_reg[31]_0\(0),
      I4 => \^int_rows_reg[31]_0\(3),
      I5 => \^int_rows_reg[31]_0\(5),
      O => \SRL_SIG_reg[2][6]_srl3_i_2__0_n_0\
    );
\SRL_SIG_reg[2][7]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(7),
      I1 => \SRL_SIG_reg[2][7]_srl3_i_2_n_0\,
      O => \in\(6)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(7),
      I1 => \SRL_SIG_reg[2][7]_srl3_i_2__0_n_0\,
      O => \int_rows_reg[10]_0\(6)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(7),
      I1 => \^int_cols_reg[31]_0\(6),
      I2 => \SRL_SIG_reg[2][6]_srl3_i_2_n_0\,
      O => \int_cols_reg[10]_0\(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(7),
      I1 => \^int_rows_reg[31]_0\(6),
      I2 => \SRL_SIG_reg[2][6]_srl3_i_2__0_n_0\,
      O => \int_rows_reg[10]_1\(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(5),
      I1 => \^int_cols_reg[31]_0\(3),
      I2 => \^int_cols_reg[31]_0\(1),
      I3 => \^int_cols_reg[31]_0\(2),
      I4 => \^int_cols_reg[31]_0\(4),
      I5 => \^int_cols_reg[31]_0\(6),
      O => \SRL_SIG_reg[2][7]_srl3_i_2_n_0\
    );
\SRL_SIG_reg[2][7]_srl3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(5),
      I1 => \^int_rows_reg[31]_0\(3),
      I2 => \^int_rows_reg[31]_0\(1),
      I3 => \^int_rows_reg[31]_0\(2),
      I4 => \^int_rows_reg[31]_0\(4),
      I5 => \^int_rows_reg[31]_0\(6),
      O => \SRL_SIG_reg[2][7]_srl3_i_2__0_n_0\
    );
\SRL_SIG_reg[2][8]_srl3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(8),
      I1 => \^int_cols_reg[31]_0\(7),
      I2 => \SRL_SIG_reg[2][7]_srl3_i_2_n_0\,
      O => \in\(7)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(8),
      I1 => \^int_rows_reg[31]_0\(7),
      I2 => \SRL_SIG_reg[2][7]_srl3_i_2__0_n_0\,
      O => \int_rows_reg[10]_0\(7)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(8),
      I1 => \^int_cols_reg[31]_0\(7),
      I2 => \SRL_SIG_reg[2][6]_srl3_i_2_n_0\,
      I3 => \^int_cols_reg[31]_0\(6),
      O => \int_cols_reg[10]_0\(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(8),
      I1 => \^int_rows_reg[31]_0\(7),
      I2 => \SRL_SIG_reg[2][6]_srl3_i_2__0_n_0\,
      I3 => \^int_rows_reg[31]_0\(6),
      O => \int_rows_reg[10]_1\(8)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(9),
      I1 => \^int_cols_reg[31]_0\(8),
      I2 => \SRL_SIG_reg[2][7]_srl3_i_2_n_0\,
      I3 => \^int_cols_reg[31]_0\(7),
      O => \in\(8)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(9),
      I1 => \^int_rows_reg[31]_0\(8),
      I2 => \SRL_SIG_reg[2][7]_srl3_i_2__0_n_0\,
      I3 => \^int_rows_reg[31]_0\(7),
      O => \int_rows_reg[10]_0\(8)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(9),
      I1 => \^int_cols_reg[31]_0\(8),
      I2 => \^int_cols_reg[31]_0\(6),
      I3 => \SRL_SIG_reg[2][6]_srl3_i_2_n_0\,
      I4 => \^int_cols_reg[31]_0\(7),
      O => \int_cols_reg[10]_0\(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(9),
      I1 => \^int_rows_reg[31]_0\(8),
      I2 => \^int_rows_reg[31]_0\(6),
      I3 => \SRL_SIG_reg[2][6]_srl3_i_2__0_n_0\,
      I4 => \^int_rows_reg[31]_0\(7),
      O => \int_rows_reg[10]_1\(9)
    );
ap_done_ext_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(5),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(2),
      I3 => ap_done_ext_i_2_n_0,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => ar_hs,
      O => ap_done_get
    );
ap_done_ext_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(0),
      I1 => s_axi_CONTROL_BUS_ARADDR(1),
      O => ap_done_ext_i_2_n_0
    );
ap_done_ext_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_get,
      Q => ap_done_ext,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
ap_start_mask_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n_AXI_LITE_clk,
      O => ap_rst_n_AXI_LITE_clk_inv
    );
ap_start_mask_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_CONTROL_BUS_WSTRB(0),
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => ap_start_mask_i_3_n_0,
      O => ap_start_set
    );
ap_start_mask_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_CONTROL_BUS_WVALID,
      O => ap_start_mask_i_3_n_0
    );
ap_start_mask_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_start_set,
      Q => ap_start_mask,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
int_ap_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF0"
    )
        port map (
      I0 => ap_done_get,
      I1 => ap_done_ext,
      I2 => \int_isr_reg[0]_0\,
      I3 => data0(1),
      O => int_ap_done_i_1_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => data0(1),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^loop_loop_height_pro_u0_ap_start\,
      I1 => ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
      I2 => int_ap_idle_reg_0(0),
      I3 => int_ap_idle_reg_1,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => ap_rst_n_inv
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => data0(3),
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8F88"
    )
        port map (
      I0 => data0(7),
      I1 => ap_sync_ready,
      I2 => ap_start_mask,
      I3 => ap_start_set,
      I4 => \^loop_loop_height_pro_u0_ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^loop_loop_height_pro_u0_ap_start\,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => p_9_in,
      I2 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => ap_start_mask_i_3_n_0,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => s_axi_CONTROL_BUS_WSTRB(0),
      I4 => \waddr_reg_n_0_[3]\,
      O => p_9_in
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_channels_reg[31]_0\(0),
      O => int_channels0(0)
    );
\int_channels[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_channels_reg[31]_0\(10),
      O => int_channels0(10)
    );
\int_channels[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_channels_reg[31]_0\(11),
      O => int_channels0(11)
    );
\int_channels[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_channels_reg[31]_0\(12),
      O => int_channels0(12)
    );
\int_channels[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_channels_reg[31]_0\(13),
      O => int_channels0(13)
    );
\int_channels[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_channels_reg[31]_0\(14),
      O => int_channels0(14)
    );
\int_channels[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_channels_reg[31]_0\(15),
      O => int_channels0(15)
    );
\int_channels[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_channels_reg[31]_0\(16),
      O => int_channels0(16)
    );
\int_channels[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_channels_reg[31]_0\(17),
      O => int_channels0(17)
    );
\int_channels[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_channels_reg[31]_0\(18),
      O => int_channels0(18)
    );
\int_channels[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_channels_reg[31]_0\(19),
      O => int_channels0(19)
    );
\int_channels[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_channels_reg[31]_0\(1),
      O => int_channels0(1)
    );
\int_channels[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_channels_reg[31]_0\(20),
      O => int_channels0(20)
    );
\int_channels[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_channels_reg[31]_0\(21),
      O => int_channels0(21)
    );
\int_channels[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_channels_reg[31]_0\(22),
      O => int_channels0(22)
    );
\int_channels[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_channels_reg[31]_0\(23),
      O => int_channels0(23)
    );
\int_channels[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_channels_reg[31]_0\(24),
      O => int_channels0(24)
    );
\int_channels[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_channels_reg[31]_0\(25),
      O => int_channels0(25)
    );
\int_channels[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_channels_reg[31]_0\(26),
      O => int_channels0(26)
    );
\int_channels[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_channels_reg[31]_0\(27),
      O => int_channels0(27)
    );
\int_channels[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_channels_reg[31]_0\(28),
      O => int_channels0(28)
    );
\int_channels[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_channels_reg[31]_0\(29),
      O => int_channels0(29)
    );
\int_channels[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_channels_reg[31]_0\(2),
      O => int_channels0(2)
    );
\int_channels[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_channels_reg[31]_0\(30),
      O => int_channels0(30)
    );
\int_channels[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \int_channels[31]_i_3_n_0\,
      O => \int_channels[31]_i_1_n_0\
    );
\int_channels[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_channels_reg[31]_0\(31),
      O => int_channels0(31)
    );
\int_channels[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      O => \int_channels[31]_i_3_n_0\
    );
\int_channels[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_channels_reg[31]_0\(3),
      O => int_channels0(3)
    );
\int_channels[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_channels_reg[31]_0\(4),
      O => int_channels0(4)
    );
\int_channels[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_channels_reg[31]_0\(5),
      O => int_channels0(5)
    );
\int_channels[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_channels_reg[31]_0\(6),
      O => int_channels0(6)
    );
\int_channels[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_channels_reg[31]_0\(7),
      O => int_channels0(7)
    );
\int_channels[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_channels_reg[31]_0\(8),
      O => int_channels0(8)
    );
\int_channels[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_channels_reg[31]_0\(9),
      O => int_channels0(9)
    );
\int_channels_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(0),
      Q => \^int_channels_reg[31]_0\(0),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(10),
      Q => \^int_channels_reg[31]_0\(10),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(11),
      Q => \^int_channels_reg[31]_0\(11),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(12),
      Q => \^int_channels_reg[31]_0\(12),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(13),
      Q => \^int_channels_reg[31]_0\(13),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(14),
      Q => \^int_channels_reg[31]_0\(14),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(15),
      Q => \^int_channels_reg[31]_0\(15),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(16),
      Q => \^int_channels_reg[31]_0\(16),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(17),
      Q => \^int_channels_reg[31]_0\(17),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(18),
      Q => \^int_channels_reg[31]_0\(18),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(19),
      Q => \^int_channels_reg[31]_0\(19),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(1),
      Q => \^int_channels_reg[31]_0\(1),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(20),
      Q => \^int_channels_reg[31]_0\(20),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(21),
      Q => \^int_channels_reg[31]_0\(21),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(22),
      Q => \^int_channels_reg[31]_0\(22),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(23),
      Q => \^int_channels_reg[31]_0\(23),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(24),
      Q => \^int_channels_reg[31]_0\(24),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(25),
      Q => \^int_channels_reg[31]_0\(25),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(26),
      Q => \^int_channels_reg[31]_0\(26),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(27),
      Q => \^int_channels_reg[31]_0\(27),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(28),
      Q => \^int_channels_reg[31]_0\(28),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(29),
      Q => \^int_channels_reg[31]_0\(29),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(2),
      Q => \^int_channels_reg[31]_0\(2),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(30),
      Q => \^int_channels_reg[31]_0\(30),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(31),
      Q => \^int_channels_reg[31]_0\(31),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(3),
      Q => \^int_channels_reg[31]_0\(3),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(4),
      Q => \^int_channels_reg[31]_0\(4),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(5),
      Q => \^int_channels_reg[31]_0\(5),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(6),
      Q => \^int_channels_reg[31]_0\(6),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(7),
      Q => \^int_channels_reg[31]_0\(7),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(8),
      Q => \^int_channels_reg[31]_0\(8),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_channels_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_channels[31]_i_1_n_0\,
      D => int_channels0(9),
      Q => \^int_channels_reg[31]_0\(9),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => ap_start_mask_i_3_n_0,
      O => \int_cols[31]_i_1_n_0\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(0),
      Q => \^int_cols_reg[31]_0\(0),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(10),
      Q => \^int_cols_reg[31]_0\(10),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(11),
      Q => \^int_cols_reg[31]_0\(11),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(12),
      Q => \^int_cols_reg[31]_0\(12),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(13),
      Q => \^int_cols_reg[31]_0\(13),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(14),
      Q => \^int_cols_reg[31]_0\(14),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(15),
      Q => \^int_cols_reg[31]_0\(15),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(16),
      Q => \^int_cols_reg[31]_0\(16),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(17),
      Q => \^int_cols_reg[31]_0\(17),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(18),
      Q => \^int_cols_reg[31]_0\(18),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(19),
      Q => \^int_cols_reg[31]_0\(19),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(1),
      Q => \^int_cols_reg[31]_0\(1),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(20),
      Q => \^int_cols_reg[31]_0\(20),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(21),
      Q => \^int_cols_reg[31]_0\(21),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(22),
      Q => \^int_cols_reg[31]_0\(22),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(23),
      Q => \^int_cols_reg[31]_0\(23),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(24),
      Q => \^int_cols_reg[31]_0\(24),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(25),
      Q => \^int_cols_reg[31]_0\(25),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(26),
      Q => \^int_cols_reg[31]_0\(26),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(27),
      Q => \^int_cols_reg[31]_0\(27),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(28),
      Q => \^int_cols_reg[31]_0\(28),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(29),
      Q => \^int_cols_reg[31]_0\(29),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(2),
      Q => \^int_cols_reg[31]_0\(2),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(30),
      Q => \^int_cols_reg[31]_0\(30),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(31),
      Q => \^int_cols_reg[31]_0\(31),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(3),
      Q => \^int_cols_reg[31]_0\(3),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(4),
      Q => \^int_cols_reg[31]_0\(4),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(5),
      Q => \^int_cols_reg[31]_0\(5),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(6),
      Q => \^int_cols_reg[31]_0\(6),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(7),
      Q => \^int_cols_reg[31]_0\(7),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(8),
      Q => \^int_cols_reg[31]_0\(8),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(9),
      Q => \^int_cols_reg[31]_0\(9),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => int_gie_i_2_n_0,
      I4 => int_gie,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => ap_start_mask_i_3_n_0,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => int_ier0,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => int_ier0,
      I2 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ap_start_mask_i_3_n_0,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      O => int_ier0
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => int_isr_reg02_out,
      I2 => \int_isr_reg[0]_0\,
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WSTRB(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => ap_start_mask_i_3_n_0,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => isr_mask,
      O => int_isr_reg02_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => int_isr_reg02_out,
      I2 => ap_sync_ready,
      I3 => p_0_in,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(0),
      O => int_mode0(0)
    );
\int_mode[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(10),
      O => int_mode0(10)
    );
\int_mode[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(11),
      O => int_mode0(11)
    );
\int_mode[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(12),
      O => int_mode0(12)
    );
\int_mode[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(13),
      O => int_mode0(13)
    );
\int_mode[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(14),
      O => int_mode0(14)
    );
\int_mode[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(15),
      O => int_mode0(15)
    );
\int_mode[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(16),
      O => int_mode0(16)
    );
\int_mode[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(17),
      O => int_mode0(17)
    );
\int_mode[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(18),
      O => int_mode0(18)
    );
\int_mode[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(19),
      O => int_mode0(19)
    );
\int_mode[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(1),
      O => int_mode0(1)
    );
\int_mode[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(20),
      O => int_mode0(20)
    );
\int_mode[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(21),
      O => int_mode0(21)
    );
\int_mode[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(22),
      O => int_mode0(22)
    );
\int_mode[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^q\(23),
      O => int_mode0(23)
    );
\int_mode[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(24),
      O => int_mode0(24)
    );
\int_mode[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(25),
      O => int_mode0(25)
    );
\int_mode[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(26),
      O => int_mode0(26)
    );
\int_mode[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(27),
      O => int_mode0(27)
    );
\int_mode[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(28),
      O => int_mode0(28)
    );
\int_mode[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(29),
      O => int_mode0(29)
    );
\int_mode[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(2),
      O => int_mode0(2)
    );
\int_mode[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^q\(30),
      O => int_mode0(30)
    );
\int_mode[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \int_channels[31]_i_3_n_0\,
      O => \int_mode[31]_i_1_n_0\
    );
\int_mode[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => mode(31),
      O => int_mode0(31)
    );
\int_mode[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(3),
      O => int_mode0(3)
    );
\int_mode[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(4),
      O => int_mode0(4)
    );
\int_mode[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(5),
      O => int_mode0(5)
    );
\int_mode[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(6),
      O => int_mode0(6)
    );
\int_mode[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(7),
      O => int_mode0(7)
    );
\int_mode[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(8),
      O => int_mode0(8)
    );
\int_mode[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(9),
      O => int_mode0(9)
    );
\int_mode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(0),
      Q => \^q\(0),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(10),
      Q => \^q\(10),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(11),
      Q => \^q\(11),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(12),
      Q => \^q\(12),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(13),
      Q => \^q\(13),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(14),
      Q => \^q\(14),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(15),
      Q => \^q\(15),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(16),
      Q => \^q\(16),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(17),
      Q => \^q\(17),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(18),
      Q => \^q\(18),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(19),
      Q => \^q\(19),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(1),
      Q => \^q\(1),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(20),
      Q => \^q\(20),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(21),
      Q => \^q\(21),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(22),
      Q => \^q\(22),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(23),
      Q => \^q\(23),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(24),
      Q => \^q\(24),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(25),
      Q => \^q\(25),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(26),
      Q => \^q\(26),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(27),
      Q => \^q\(27),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(28),
      Q => \^q\(28),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(29),
      Q => \^q\(29),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(2),
      Q => \^q\(2),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(30),
      Q => \^q\(30),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(31),
      Q => mode(31),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(3),
      Q => \^q\(3),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(4),
      Q => \^q\(4),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(5),
      Q => \^q\(5),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(6),
      Q => \^q\(6),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(7),
      Q => \^q\(7),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(8),
      Q => \^q\(8),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_mode_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mode[31]_i_1_n_0\,
      D => int_mode0(9),
      Q => \^q\(9),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => ap_start_mask_i_3_n_0,
      O => \int_rows[31]_i_1_n_0\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(31),
      O => int_rows0(31)
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(0),
      Q => \^int_rows_reg[31]_0\(0),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(10),
      Q => \^int_rows_reg[31]_0\(10),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(11),
      Q => \^int_rows_reg[31]_0\(11),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(12),
      Q => \^int_rows_reg[31]_0\(12),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(13),
      Q => \^int_rows_reg[31]_0\(13),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(14),
      Q => \^int_rows_reg[31]_0\(14),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(15),
      Q => \^int_rows_reg[31]_0\(15),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(16),
      Q => \^int_rows_reg[31]_0\(16),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(17),
      Q => \^int_rows_reg[31]_0\(17),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(18),
      Q => \^int_rows_reg[31]_0\(18),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(19),
      Q => \^int_rows_reg[31]_0\(19),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(1),
      Q => \^int_rows_reg[31]_0\(1),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(20),
      Q => \^int_rows_reg[31]_0\(20),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(21),
      Q => \^int_rows_reg[31]_0\(21),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(22),
      Q => \^int_rows_reg[31]_0\(22),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(23),
      Q => \^int_rows_reg[31]_0\(23),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(24),
      Q => \^int_rows_reg[31]_0\(24),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(25),
      Q => \^int_rows_reg[31]_0\(25),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(26),
      Q => \^int_rows_reg[31]_0\(26),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(27),
      Q => \^int_rows_reg[31]_0\(27),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(28),
      Q => \^int_rows_reg[31]_0\(28),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(29),
      Q => \^int_rows_reg[31]_0\(29),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(2),
      Q => \^int_rows_reg[31]_0\(2),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(30),
      Q => \^int_rows_reg[31]_0\(30),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(31),
      Q => \^int_rows_reg[31]_0\(31),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(3),
      Q => \^int_rows_reg[31]_0\(3),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(4),
      Q => \^int_rows_reg[31]_0\(4),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(5),
      Q => \^int_rows_reg[31]_0\(5),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(6),
      Q => \^int_rows_reg[31]_0\(6),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(7),
      Q => \^int_rows_reg[31]_0\(7),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(8),
      Q => \^int_rows_reg[31]_0\(8),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(9),
      Q => \^int_rows_reg[31]_0\(9),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
isr_mask_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => ap_start_mask_i_3_n_0,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      O => isr_toggle
    );
isr_mask_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => isr_toggle,
      Q => isr_mask,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\mode_off_i_fu_230_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \int_mode_reg[8]_0\(3)
    );
\mode_off_i_fu_230_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \int_mode_reg[8]_0\(2)
    );
\mode_off_i_fu_230_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \int_mode_reg[8]_0\(1)
    );
\mode_off_i_fu_230_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \int_mode_reg[8]_0\(0)
    );
\mode_off_i_fu_230_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \int_mode_reg[12]_0\(3)
    );
\mode_off_i_fu_230_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \int_mode_reg[12]_0\(2)
    );
\mode_off_i_fu_230_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \int_mode_reg[12]_0\(1)
    );
\mode_off_i_fu_230_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \int_mode_reg[12]_0\(0)
    );
\mode_off_i_fu_230_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(16),
      O => \int_mode_reg[16]_0\(3)
    );
\mode_off_i_fu_230_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \int_mode_reg[16]_0\(2)
    );
\mode_off_i_fu_230_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \int_mode_reg[16]_0\(1)
    );
\mode_off_i_fu_230_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \int_mode_reg[16]_0\(0)
    );
\mode_off_i_fu_230_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(20),
      O => \int_mode_reg[20]_0\(3)
    );
\mode_off_i_fu_230_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(19),
      O => \int_mode_reg[20]_0\(2)
    );
\mode_off_i_fu_230_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(18),
      O => \int_mode_reg[20]_0\(1)
    );
\mode_off_i_fu_230_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(17),
      O => \int_mode_reg[20]_0\(0)
    );
\mode_off_i_fu_230_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(24),
      O => \int_mode_reg[24]_0\(3)
    );
\mode_off_i_fu_230_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(23),
      O => \int_mode_reg[24]_0\(2)
    );
\mode_off_i_fu_230_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(22),
      O => \int_mode_reg[24]_0\(1)
    );
\mode_off_i_fu_230_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(21),
      O => \int_mode_reg[24]_0\(0)
    );
\mode_off_i_fu_230_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(28),
      O => \int_mode_reg[28]_0\(3)
    );
\mode_off_i_fu_230_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(27),
      O => \int_mode_reg[28]_0\(2)
    );
\mode_off_i_fu_230_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(26),
      O => \int_mode_reg[28]_0\(1)
    );
\mode_off_i_fu_230_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(25),
      O => \int_mode_reg[28]_0\(0)
    );
\mode_off_i_fu_230_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mode(31),
      O => \int_mode_reg[31]_0\(2)
    );
\mode_off_i_fu_230_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(30),
      O => \int_mode_reg[31]_0\(1)
    );
\mode_off_i_fu_230_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(29),
      O => \int_mode_reg[31]_0\(0)
    );
mode_off_i_fu_230_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => S(3)
    );
mode_off_i_fu_230_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => S(2)
    );
mode_off_i_fu_230_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => S(1)
    );
mode_off_i_fu_230_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => S(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata_reg[0]_i_2_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => \^loop_loop_height_pro_u0_ap_start\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_ier_reg_n_0_[0]\,
      I5 => \rdata[0]_i_3_n_0\,
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(5),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(0),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => \^int_channels_reg[31]_0\(0),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => int_gie,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(0),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => \^q\(0),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => \int_isr_reg_n_0_[0]\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(10),
      I1 => \^q\(10),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(10),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(10),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(11),
      I1 => \^q\(11),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(11),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(11),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(12),
      I1 => \^q\(12),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(12),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(12),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(13),
      I1 => \^q\(13),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(13),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(13),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(14),
      I1 => \^q\(14),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(14),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(14),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(15),
      I1 => \^q\(15),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(15),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(15),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(16),
      I1 => \^q\(16),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(16),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(16),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(17),
      I1 => \^q\(17),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(17),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(17),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(18),
      I1 => \^q\(18),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(18),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(18),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(19),
      I1 => \^q\(19),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(19),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(19),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => data0(1),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => p_0_in,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB8888B888B888"
    )
        port map (
      I0 => \rdata[1]_i_4_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^int_rows_reg[31]_0\(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      I4 => \^int_channels_reg[31]_0\(1),
      I5 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(1),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => \^q\(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => p_1_in,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(20),
      I1 => \^q\(20),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(20),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(20),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(21),
      I1 => \^q\(21),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(21),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(21),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(22),
      I1 => \^q\(22),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(22),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(22),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(23),
      I1 => \^q\(23),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(23),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(23),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(24),
      I1 => \^q\(24),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(24),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(24),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(25),
      I1 => \^q\(25),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(25),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(25),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(26),
      I1 => \^q\(26),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(26),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(26),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(27),
      I1 => \^q\(27),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(27),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(27),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(28),
      I1 => \^q\(28),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(28),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(28),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(29),
      I1 => \^q\(29),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(29),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(29),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F00000000044"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => data0(2),
      I2 => \rdata[2]_i_2_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => s_axi_CONTROL_BUS_ARADDR(2),
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(2),
      I1 => \^q\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(30),
      I1 => \^q\(30),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(30),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(30),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8AAAAAAAAAA"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => s_axi_CONTROL_BUS_ARADDR(2),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CONTROL_BUS_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(31),
      I1 => mode(31),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(31),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(31),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F00000000044"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => data0(3),
      I2 => \rdata[3]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => s_axi_CONTROL_BUS_ARADDR(2),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(3),
      I1 => \^q\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(3),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(4),
      I1 => \^q\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(4),
      O => \rdata[4]_i_1_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(5),
      I1 => \^q\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(5),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(6),
      I1 => \^q\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(6),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(1),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => \rdata[7]_i_2_n_0\,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_CONTROL_BUS_ARVALID,
      I5 => \^s_axi_control_bus_rdata\(7),
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F77F7C7F7F"
    )
        port map (
      I0 => \rdata[7]_i_3_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(5),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => data0(7),
      I5 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(7),
      I1 => \^q\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(7),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(8),
      I1 => \^q\(8),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(8),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(8),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(9),
      I1 => \^q\(9),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(9),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => \^int_channels_reg[31]_0\(9),
      O => \rdata[9]_i_1_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(0),
      R => \rdata[3]_i_1_n_0\
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => \rdata[0]_i_5_n_0\,
      O => \rdata_reg[0]_i_2_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(3)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata_reg[1]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(1),
      R => \rdata[3]_i_1_n_0\
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \rdata[1]_i_3_n_0\,
      O => \rdata_reg[1]_i_1_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(2)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(2),
      R => \rdata[3]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => \^s_axi_control_bus_rdata\(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[3]_i_2_n_0\,
      Q => \^s_axi_control_bus_rdata\(3),
      R => \rdata[3]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \rdata[7]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_0\,
      Q => \^s_axi_control_bus_rdata\(9),
      R => \rdata[31]_i_1_n_0\
    );
\tmp_104_1_i_i_fu_509_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4504"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(11),
      I1 => \tmp_104_1_i_i_reg_1295_reg[0]\,
      I2 => \tmp_104_2_i_i_reg_1306_reg[0]\(2),
      I3 => \^int_rows_reg[31]_0\(10),
      O => \int_rows_reg[11]_2\(0)
    );
\tmp_104_1_i_i_fu_509_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2441"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(11),
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]\(2),
      I2 => \tmp_104_1_i_i_reg_1295_reg[0]\,
      I3 => \^int_rows_reg[31]_0\(10),
      O => \int_rows_reg[11]_1\(0)
    );
tmp_104_1_i_i_fu_509_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(1),
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]\(1),
      I2 => \^int_rows_reg[31]_0\(0),
      I3 => \tmp_104_2_i_i_reg_1306_reg[0]\(0),
      O => \int_rows_reg[1]_0\(0)
    );
\tmp_104_2_i_i_fu_520_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2441"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(11),
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]\(2),
      I2 => \tmp_104_2_i_i_reg_1306_reg[0]_0\,
      I3 => \^int_rows_reg[31]_0\(10),
      O => \int_rows_reg[11]_0\(0)
    );
\tmp_28_i_i_fu_776_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(9),
      I1 => \tmp_28_i_i_fu_776_p2_carry__0\,
      I2 => \tmp_28_i_i_fu_776_p2_carry__0_0\,
      I3 => \^int_cols_reg[31]_0\(8),
      O => \int_cols_reg[9]_0\(0)
    );
\tmp_28_i_i_fu_776_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2441"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(11),
      I1 => \tmp_28_i_i_fu_776_p2_carry__0_1\(2),
      I2 => \tmp_28_i_i_fu_776_p2_carry__0_2\,
      I3 => \^int_cols_reg[31]_0\(10),
      O => \int_cols_reg[11]_0\(0)
    );
tmp_28_i_i_fu_776_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(1),
      I1 => \tmp_28_i_i_fu_776_p2_carry__0_1\(1),
      I2 => \tmp_28_i_i_fu_776_p2_carry__0_1\(0),
      I3 => \^int_cols_reg[31]_0\(0),
      O => DI(0)
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CONTROL_BUS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_31nhbi_MulnS_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    buff2_reg_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_31nhbi_MulnS_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_31nhbi_MulnS_2 is
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_58 : STD_LOGIC;
  signal buff2_reg_n_59 : STD_LOGIC;
  signal buff2_reg_n_60 : STD_LOGIC;
  signal buff2_reg_n_61 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => buff2_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => Q(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 14) => B"0000000000000000",
      A(13 downto 0) => buff2_reg_0(30 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => Q(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_58,
      P(46) => buff2_reg_n_59,
      P(45) => buff2_reg_n_60,
      P(44) => buff2_reg_n_61,
      P(43) => buff2_reg_n_62,
      P(42) => buff2_reg_n_63,
      P(41) => buff2_reg_n_64,
      P(40) => buff2_reg_n_65,
      P(39) => buff2_reg_n_66,
      P(38) => buff2_reg_n_67,
      P(37) => buff2_reg_n_68,
      P(36) => buff2_reg_n_69,
      P(35) => buff2_reg_n_70,
      P(34) => buff2_reg_n_71,
      P(33) => buff2_reg_n_72,
      P(32) => buff2_reg_n_73,
      P(31) => buff2_reg_n_74,
      P(30) => buff2_reg_n_75,
      P(29) => buff2_reg_n_76,
      P(28) => buff2_reg_n_77,
      P(27) => buff2_reg_n_78,
      P(26) => buff2_reg_n_79,
      P(25) => buff2_reg_n_80,
      P(24 downto 0) => D(41 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_105,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_95,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_94,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_93,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_92,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_91,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_90,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_89,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_104,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_103,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_102,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_101,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_100,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_99,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_98,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_97,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_96,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32sbkb_MulnS_0 is
  port (
    buff2_reg_0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buff2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buff2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buff2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    buff2_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    buff2_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    buff2_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    buff2_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff2_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    buff2_reg_6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready : in STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    buff2_reg_7 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32sbkb_MulnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32sbkb_MulnS_0 is
  signal \^ap_sync_reg_block_mat_exit406734_u0_ap_ready_reg\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[9]\ : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal \^buff2_reg_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \buff2_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal buff2_reg_n_58 : STD_LOGIC;
  signal buff2_reg_n_59 : STD_LOGIC;
  signal buff2_reg_n_60 : STD_LOGIC;
  signal buff2_reg_n_61 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal grp_fu_90_ce : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg <= \^ap_sync_reg_block_mat_exit406734_u0_ap_ready_reg\;
  buff2_reg_0(30 downto 0) <= \^buff2_reg_0\(30 downto 0);
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
      I1 => Loop_loop_height_pro_U0_ap_start,
      I2 => buff2_reg_6(0),
      I3 => buff2_reg_7,
      O => \^ap_sync_reg_block_mat_exit406734_u0_ap_ready_reg\
    );
b_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^buff2_reg_0\(30),
      I1 => CO(0),
      O => \in\(0)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => buff2_reg_5(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_90_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_90_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => grp_fu_90_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff0_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => buff2_reg_6(3),
      I1 => buff2_reg_6(4),
      I2 => buff2_reg_6(2),
      I3 => \^ap_sync_reg_block_mat_exit406734_u0_ap_ready_reg\,
      I4 => buff2_reg_6(1),
      O => grp_fu_90_ce
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_90_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_90_ce,
      CEP => grp_fu_90_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_0_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_0_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_0_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_0_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_92,
      Q => \buff1_reg_n_0_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_91,
      Q => \buff1_reg_n_0_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_90,
      Q => \buff1_reg_n_0_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_89,
      Q => \buff1_reg_n_0_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_0_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_0_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_0_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_0_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_0_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_0_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_0_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_0_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_0_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => buff2_reg_5(31),
      B(16) => buff2_reg_5(31),
      B(15) => buff2_reg_5(31),
      B(14 downto 0) => buff2_reg_5(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_fu_90_ce,
      CEA2 => grp_fu_90_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_90_ce,
      CEB2 => grp_fu_90_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_90_ce,
      CEP => grp_fu_90_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_58,
      P(46) => buff2_reg_n_59,
      P(45) => buff2_reg_n_60,
      P(44) => buff2_reg_n_61,
      P(43) => buff2_reg_n_62,
      P(42) => buff2_reg_n_63,
      P(41) => buff2_reg_n_64,
      P(40) => buff2_reg_n_65,
      P(39) => buff2_reg_n_66,
      P(38) => buff2_reg_n_67,
      P(37) => buff2_reg_n_68,
      P(36) => buff2_reg_n_69,
      P(35) => buff2_reg_n_70,
      P(34) => buff2_reg_n_71,
      P(33) => buff2_reg_n_72,
      P(32) => buff2_reg_n_73,
      P(31) => buff2_reg_n_74,
      P(30) => buff2_reg_n_75,
      P(29) => buff2_reg_n_76,
      P(28) => buff2_reg_n_77,
      P(27) => buff2_reg_n_78,
      P(26) => buff2_reg_n_79,
      P(25) => buff2_reg_n_80,
      P(24) => buff2_reg_n_81,
      P(23) => buff2_reg_n_82,
      P(22) => buff2_reg_n_83,
      P(21) => buff2_reg_n_84,
      P(20) => buff2_reg_n_85,
      P(19) => buff2_reg_n_86,
      P(18) => buff2_reg_n_87,
      P(17) => buff2_reg_n_88,
      P(16) => buff2_reg_n_89,
      P(15) => buff2_reg_n_90,
      P(14 downto 0) => \^buff2_reg_0\(30 downto 16),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[0]\,
      Q => \^buff2_reg_0\(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[10]\,
      Q => \^buff2_reg_0\(9),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[11]\,
      Q => \^buff2_reg_0\(10),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[12]\,
      Q => \^buff2_reg_0\(11),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[13]\,
      Q => \^buff2_reg_0\(12),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[14]\,
      Q => \^buff2_reg_0\(13),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[15]\,
      Q => \^buff2_reg_0\(14),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[16]\,
      Q => \^buff2_reg_0\(15),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[1]\,
      Q => \buff2_reg__0\(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[2]\,
      Q => \^buff2_reg_0\(1),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[3]\,
      Q => \^buff2_reg_0\(2),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[4]\,
      Q => \^buff2_reg_0\(3),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[5]\,
      Q => \^buff2_reg_0\(4),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[6]\,
      Q => \^buff2_reg_0\(5),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[7]\,
      Q => \^buff2_reg_0\(6),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[8]\,
      Q => \^buff2_reg_0\(7),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_90_ce,
      D => \buff1_reg_n_0_[9]\,
      Q => \^buff2_reg_0\(8),
      R => '0'
    );
\p_neg_i_fu_114_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(6),
      O => \buff2_reg[7]_0\(3)
    );
\p_neg_i_fu_114_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(5),
      O => \buff2_reg[7]_0\(2)
    );
\p_neg_i_fu_114_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(4),
      O => \buff2_reg[7]_0\(1)
    );
\p_neg_i_fu_114_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(3),
      O => \buff2_reg[7]_0\(0)
    );
\p_neg_i_fu_114_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(10),
      O => \buff2_reg[11]_0\(3)
    );
\p_neg_i_fu_114_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(9),
      O => \buff2_reg[11]_0\(2)
    );
\p_neg_i_fu_114_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(8),
      O => \buff2_reg[11]_0\(1)
    );
\p_neg_i_fu_114_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(7),
      O => \buff2_reg[11]_0\(0)
    );
\p_neg_i_fu_114_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(14),
      O => \buff2_reg[15]_0\(3)
    );
\p_neg_i_fu_114_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(13),
      O => \buff2_reg[15]_0\(2)
    );
\p_neg_i_fu_114_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(12),
      O => \buff2_reg[15]_0\(1)
    );
\p_neg_i_fu_114_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(11),
      O => \buff2_reg[15]_0\(0)
    );
\p_neg_i_fu_114_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(18),
      O => buff2_reg_1(3)
    );
\p_neg_i_fu_114_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(17),
      O => buff2_reg_1(2)
    );
\p_neg_i_fu_114_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(16),
      O => buff2_reg_1(1)
    );
\p_neg_i_fu_114_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(15),
      O => buff2_reg_1(0)
    );
\p_neg_i_fu_114_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(22),
      O => buff2_reg_2(3)
    );
\p_neg_i_fu_114_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(21),
      O => buff2_reg_2(2)
    );
\p_neg_i_fu_114_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(20),
      O => buff2_reg_2(1)
    );
\p_neg_i_fu_114_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(19),
      O => buff2_reg_2(0)
    );
\p_neg_i_fu_114_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(26),
      O => buff2_reg_3(3)
    );
\p_neg_i_fu_114_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(25),
      O => buff2_reg_3(2)
    );
\p_neg_i_fu_114_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(24),
      O => buff2_reg_3(1)
    );
\p_neg_i_fu_114_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(23),
      O => buff2_reg_3(0)
    );
\p_neg_i_fu_114_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(30),
      O => buff2_reg_4(3)
    );
\p_neg_i_fu_114_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(29),
      O => buff2_reg_4(2)
    );
\p_neg_i_fu_114_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(28),
      O => buff2_reg_4(1)
    );
\p_neg_i_fu_114_p2_carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(27),
      O => buff2_reg_4(0)
    );
p_neg_i_fu_114_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(2),
      O => S(2)
    );
p_neg_i_fu_114_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buff2_reg_0\(1),
      O => S(1)
    );
p_neg_i_fu_114_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \buff2_reg__0\(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32scud_MulnS_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    buff2_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff2_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    buff2_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32scud_MulnS_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32scud_MulnS_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_0_[9]\ : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal \^buff2_reg[16]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal buff2_reg_n_58 : STD_LOGIC;
  signal buff2_reg_n_59 : STD_LOGIC;
  signal buff2_reg_n_60 : STD_LOGIC;
  signal buff2_reg_n_61 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][10]_srl3_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][11]_srl3_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][12]_srl3_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][13]_srl3_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][14]_srl3_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][15]_srl3_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][16]_srl3_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][17]_srl3_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][18]_srl3_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][19]_srl3_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][1]_srl3_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][20]_srl3_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][21]_srl3_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][22]_srl3_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][23]_srl3_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][24]_srl3_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][25]_srl3_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][26]_srl3_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][27]_srl3_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][28]_srl3_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][29]_srl3_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][2]_srl3_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][30]_srl3_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][31]_srl3_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][3]_srl3_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][4]_srl3_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][5]_srl3_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][6]_srl3_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][7]_srl3_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][8]_srl3_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][9]_srl3_i_1\ : label is "soft_lutpair11";
begin
  P(14 downto 0) <= \^p\(14 downto 0);
  \buff2_reg[16]_0\(16 downto 0) <= \^buff2_reg[16]_0\(16 downto 0);
\SRL_SIG_reg[2][0]_srl3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(0),
      I1 => Q(0),
      I2 => ap_return_preg(0),
      O => buff2_reg_0(0)
    );
\SRL_SIG_reg[2][10]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(10),
      I1 => Q(0),
      I2 => ap_return_preg(10),
      O => buff2_reg_0(10)
    );
\SRL_SIG_reg[2][11]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(11),
      I1 => Q(0),
      I2 => ap_return_preg(11),
      O => buff2_reg_0(11)
    );
\SRL_SIG_reg[2][12]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(12),
      I1 => Q(0),
      I2 => ap_return_preg(12),
      O => buff2_reg_0(12)
    );
\SRL_SIG_reg[2][13]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(13),
      I1 => Q(0),
      I2 => ap_return_preg(13),
      O => buff2_reg_0(13)
    );
\SRL_SIG_reg[2][14]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(14),
      I1 => Q(0),
      I2 => ap_return_preg(14),
      O => buff2_reg_0(14)
    );
\SRL_SIG_reg[2][15]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(15),
      I1 => Q(0),
      I2 => ap_return_preg(15),
      O => buff2_reg_0(15)
    );
\SRL_SIG_reg[2][16]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(16),
      I1 => Q(0),
      I2 => ap_return_preg(16),
      O => buff2_reg_0(16)
    );
\SRL_SIG_reg[2][17]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => Q(0),
      I2 => ap_return_preg(17),
      O => buff2_reg_0(17)
    );
\SRL_SIG_reg[2][18]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => Q(0),
      I2 => ap_return_preg(18),
      O => buff2_reg_0(18)
    );
\SRL_SIG_reg[2][19]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => Q(0),
      I2 => ap_return_preg(19),
      O => buff2_reg_0(19)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(1),
      I1 => Q(0),
      I2 => ap_return_preg(1),
      O => buff2_reg_0(1)
    );
\SRL_SIG_reg[2][20]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => Q(0),
      I2 => ap_return_preg(20),
      O => buff2_reg_0(20)
    );
\SRL_SIG_reg[2][21]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => Q(0),
      I2 => ap_return_preg(21),
      O => buff2_reg_0(21)
    );
\SRL_SIG_reg[2][22]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => Q(0),
      I2 => ap_return_preg(22),
      O => buff2_reg_0(22)
    );
\SRL_SIG_reg[2][23]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => Q(0),
      I2 => ap_return_preg(23),
      O => buff2_reg_0(23)
    );
\SRL_SIG_reg[2][24]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => Q(0),
      I2 => ap_return_preg(24),
      O => buff2_reg_0(24)
    );
\SRL_SIG_reg[2][25]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => Q(0),
      I2 => ap_return_preg(25),
      O => buff2_reg_0(25)
    );
\SRL_SIG_reg[2][26]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => Q(0),
      I2 => ap_return_preg(26),
      O => buff2_reg_0(26)
    );
\SRL_SIG_reg[2][27]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => Q(0),
      I2 => ap_return_preg(27),
      O => buff2_reg_0(27)
    );
\SRL_SIG_reg[2][28]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => Q(0),
      I2 => ap_return_preg(28),
      O => buff2_reg_0(28)
    );
\SRL_SIG_reg[2][29]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => Q(0),
      I2 => ap_return_preg(29),
      O => buff2_reg_0(29)
    );
\SRL_SIG_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(2),
      I1 => Q(0),
      I2 => ap_return_preg(2),
      O => buff2_reg_0(2)
    );
\SRL_SIG_reg[2][30]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => Q(0),
      I2 => ap_return_preg(30),
      O => buff2_reg_0(30)
    );
\SRL_SIG_reg[2][31]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => Q(0),
      I2 => ap_return_preg(31),
      O => buff2_reg_0(31)
    );
\SRL_SIG_reg[2][3]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(3),
      I1 => Q(0),
      I2 => ap_return_preg(3),
      O => buff2_reg_0(3)
    );
\SRL_SIG_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(4),
      I1 => Q(0),
      I2 => ap_return_preg(4),
      O => buff2_reg_0(4)
    );
\SRL_SIG_reg[2][5]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(5),
      I1 => Q(0),
      I2 => ap_return_preg(5),
      O => buff2_reg_0(5)
    );
\SRL_SIG_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(6),
      I1 => Q(0),
      I2 => ap_return_preg(6),
      O => buff2_reg_0(6)
    );
\SRL_SIG_reg[2][7]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(7),
      I1 => Q(0),
      I2 => ap_return_preg(7),
      O => buff2_reg_0(7)
    );
\SRL_SIG_reg[2][8]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(8),
      I1 => Q(0),
      I2 => ap_return_preg(8),
      O => buff2_reg_0(8)
    );
\SRL_SIG_reg[2][9]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^buff2_reg[16]_0\(9),
      I1 => Q(0),
      I2 => ap_return_preg(9),
      O => buff2_reg_0(9)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => buff2_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \in\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \in\(30),
      B(16) => \in\(30),
      B(15) => \in\(30),
      B(14) => \in\(30),
      B(13 downto 0) => \in\(30 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_0_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_0_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_0_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_0_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_92,
      Q => \buff1_reg_n_0_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_91,
      Q => \buff1_reg_n_0_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_90,
      Q => \buff1_reg_n_0_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_89,
      Q => \buff1_reg_n_0_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_0_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_0_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_0_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_0_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_0_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_0_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_0_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_0_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_0_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \in\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => buff2_reg_1(31),
      B(16) => buff2_reg_1(31),
      B(15) => buff2_reg_1(31),
      B(14 downto 0) => buff2_reg_1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_58,
      P(46) => buff2_reg_n_59,
      P(45) => buff2_reg_n_60,
      P(44) => buff2_reg_n_61,
      P(43) => buff2_reg_n_62,
      P(42) => buff2_reg_n_63,
      P(41) => buff2_reg_n_64,
      P(40) => buff2_reg_n_65,
      P(39) => buff2_reg_n_66,
      P(38) => buff2_reg_n_67,
      P(37) => buff2_reg_n_68,
      P(36) => buff2_reg_n_69,
      P(35) => buff2_reg_n_70,
      P(34) => buff2_reg_n_71,
      P(33) => buff2_reg_n_72,
      P(32) => buff2_reg_n_73,
      P(31) => buff2_reg_n_74,
      P(30) => buff2_reg_n_75,
      P(29) => buff2_reg_n_76,
      P(28) => buff2_reg_n_77,
      P(27) => buff2_reg_n_78,
      P(26) => buff2_reg_n_79,
      P(25) => buff2_reg_n_80,
      P(24) => buff2_reg_n_81,
      P(23) => buff2_reg_n_82,
      P(22) => buff2_reg_n_83,
      P(21) => buff2_reg_n_84,
      P(20) => buff2_reg_n_85,
      P(19) => buff2_reg_n_86,
      P(18) => buff2_reg_n_87,
      P(17) => buff2_reg_n_88,
      P(16) => buff2_reg_n_89,
      P(15) => buff2_reg_n_90,
      P(14 downto 0) => \^p\(14 downto 0),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[0]\,
      Q => \^buff2_reg[16]_0\(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[10]\,
      Q => \^buff2_reg[16]_0\(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[11]\,
      Q => \^buff2_reg[16]_0\(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[12]\,
      Q => \^buff2_reg[16]_0\(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[13]\,
      Q => \^buff2_reg[16]_0\(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[14]\,
      Q => \^buff2_reg[16]_0\(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[15]\,
      Q => \^buff2_reg[16]_0\(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[16]\,
      Q => \^buff2_reg[16]_0\(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[1]\,
      Q => \^buff2_reg[16]_0\(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[2]\,
      Q => \^buff2_reg[16]_0\(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[3]\,
      Q => \^buff2_reg[16]_0\(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[4]\,
      Q => \^buff2_reg[16]_0\(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[5]\,
      Q => \^buff2_reg[16]_0\(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[6]\,
      Q => \^buff2_reg[16]_0\(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[7]\,
      Q => \^buff2_reg[16]_0\(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[8]\,
      Q => \^buff2_reg[16]_0\(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_0_[9]\,
      Q => \^buff2_reg[16]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \p_neg393_i_loc_read_reg_341_reg[0]\ : in STD_LOGIC;
    \p_neg393_i_loc_read_reg_341_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A_shiftReg is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
  D(1 downto 0) <= \^d\(1 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(0),
      Q => \^d\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(1),
      Q => \^d\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^d\(0),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][10]_0\(0)
    );
\p_neg393_i_loc_read_reg_341[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \SRL_SIG_reg[0][10]_0\(10)
    );
\p_neg393_i_loc_read_reg_341[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^d\(1),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][10]_0\(1)
    );
\p_neg393_i_loc_read_reg_341[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][10]_0\(2)
    );
\p_neg393_i_loc_read_reg_341[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][10]_0\(3)
    );
\p_neg393_i_loc_read_reg_341[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][10]_0\(4)
    );
\p_neg393_i_loc_read_reg_341[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][10]_0\(5)
    );
\p_neg393_i_loc_read_reg_341[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][10]_0\(6)
    );
\p_neg393_i_loc_read_reg_341[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][10]_0\(7)
    );
\p_neg393_i_loc_read_reg_341[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \SRL_SIG_reg[0][10]_0\(8)
    );
\p_neg393_i_loc_read_reg_341[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \p_neg393_i_loc_read_reg_341_reg[0]\,
      I2 => \p_neg393_i_loc_read_reg_341_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \SRL_SIG_reg[0][10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg is
  port (
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_loc_c_full_n : in STD_LOGIC;
    p_neg393_i_cast_loc_c_full_n : in STD_LOGIC;
    tmp_16_cast_loc_c_full_n : in STD_LOGIC;
    \tmp_loc_read_reg_1204_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg is
  signal \^sel\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__3\ : label is "soft_lutpair236";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
  sel <= \^sel\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tmp_loc_c_full_n,
      I1 => p_neg393_i_cast_loc_c_full_n,
      I2 => tmp_16_cast_loc_c_full_n,
      I3 => \tmp_loc_read_reg_1204_reg[0]\,
      O => \^sel\
    );
\SRL_SIG_reg[2][0]_srl3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_10 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \rows_cast727_loc_rea_reg_1209_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_10 : entity is "fifo_w11_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_10 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__4\ : label is "soft_lutpair226";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_11 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_11 : entity is "fifo_w11_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_11 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__2\ : label is "soft_lutpair223";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_12 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_12 : entity is "fifo_w11_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_12 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\p_neg393_i_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\p_neg393_i_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__7\ : label is "soft_lutpair221";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\p_neg393_i_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\p_neg393_i_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_7 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_7 : entity is "fifo_w11_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_7 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__1\ : label is "soft_lutpair234";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_8 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_8 : entity is "fifo_w11_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_8 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\tmp_16_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\tmp_16_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__6\ : label is "soft_lutpair232";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\tmp_16_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\tmp_16_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_9 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_9 : entity is "fifo_w11_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_9 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__5\ : label is "soft_lutpair230";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A_shiftReg is
  port (
    switch_loc_c_dout : out STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Block_arrayctor_loop_U0_switch_out_out_din : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\switch_loc_c_U/U_fifo_w1_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\switch_loc_c_U/U_fifo_w1_d2_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__0\ : label is "soft_lutpair228";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Block_arrayctor_loop_U0_switch_out_out_din,
      Q => switch_loc_c_dout
    );
\SRL_SIG_reg[2][0]_srl3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A_shiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A_shiftReg is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_32_reg_403_reg[0]\ : in STD_LOGIC;
    \tmp_32_reg_403_reg[7]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\tmp_32_reg_403[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \tmp_32_reg_403_reg[0]\,
      I2 => \tmp_32_reg_403_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\tmp_32_reg_403[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \tmp_32_reg_403_reg[0]\,
      I2 => \tmp_32_reg_403_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\tmp_32_reg_403[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \tmp_32_reg_403_reg[0]\,
      I2 => \tmp_32_reg_403_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\tmp_32_reg_403[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \tmp_32_reg_403_reg[0]\,
      I2 => \tmp_32_reg_403_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\tmp_32_reg_403[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \tmp_32_reg_403_reg[0]\,
      I2 => \tmp_32_reg_403_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\tmp_32_reg_403[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \tmp_32_reg_403_reg[0]\,
      I2 => \tmp_32_reg_403_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\tmp_32_reg_403[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \tmp_32_reg_403_reg[0]\,
      I2 => \tmp_32_reg_403_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\tmp_32_reg_403[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \tmp_32_reg_403_reg[0]\,
      I2 => \tmp_32_reg_403_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_444_reg[0]\ : in STD_LOGIC;
    \reg_444_reg[7]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_13 : entity is "fifo_w8_d1_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_13 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\reg_444[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \reg_444_reg[0]\,
      I2 => \reg_444_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\reg_444[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \reg_444_reg[0]\,
      I2 => \reg_444_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\reg_444[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \reg_444_reg[0]\,
      I2 => \reg_444_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\reg_444[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \reg_444_reg[0]\,
      I2 => \reg_444_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\reg_444[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \reg_444_reg[0]\,
      I2 => \reg_444_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\reg_444[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \reg_444_reg[0]\,
      I2 => \reg_444_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\reg_444[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \reg_444_reg[0]\,
      I2 => \reg_444_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\reg_444[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \reg_444_reg[0]\,
      I2 => \reg_444_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe is
  port (
    k_buf_0_val_3_load_reg_14040 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_kernel_win_0_va_9_fu_919_p3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : out STD_LOGIC;
    col_buf_0_val_0_0_fu_853_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_7_2_t_i_i_reg_1339_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    icmp_reg_1316 : in STD_LOGIC;
    tmp_21_i_i_reg_1266 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]\ : in STD_LOGIC;
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_99_i_i_reg_1271 : in STD_LOGIC;
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[6]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_11_reg_1435_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[4]_1\ : in STD_LOGIC;
    \right_border_buf_0_2_fu_282_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368 : in STD_LOGIC;
    \right_border_buf_0_2_fu_282_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe is
begin
Loop_loop_height_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_17
     port map (
      D(10 downto 0) => D(10 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 => ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363,
      ap_reg_pp0_iter2_brmerge_i_i_reg_1368 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6]\(1 downto 0) => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6]\(1 downto 0),
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]\ => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]\,
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0\ => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0\,
      col_buf_0_val_0_0_fu_853_p3(7 downto 0) => col_buf_0_val_0_0_fu_853_p3(7 downto 0),
      icmp_reg_1316 => icmp_reg_1316,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      k_buf_0_val_3_load_reg_14040 => k_buf_0_val_3_load_reg_14040,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6(7 downto 0) => ram_reg_5(7 downto 0),
      ram_reg_7 => ram_reg_6,
      \right_border_buf_0_2_fu_282_reg[0]\(1 downto 0) => \right_border_buf_0_2_fu_282_reg[0]\(1 downto 0),
      \right_border_buf_0_2_fu_282_reg[7]\(7 downto 0) => \right_border_buf_0_2_fu_282_reg[7]\(7 downto 0),
      \row_assign_7_2_t_i_i_reg_1339_reg[0]\(2 downto 0) => \row_assign_7_2_t_i_i_reg_1339_reg[0]\(2 downto 0),
      \src_kernel_win_0_va_11_reg_1435_reg[4]\(1 downto 0) => \src_kernel_win_0_va_11_reg_1435_reg[4]\(1 downto 0),
      \src_kernel_win_0_va_11_reg_1435_reg[4]_0\ => \src_kernel_win_0_va_11_reg_1435_reg[4]_0\,
      \src_kernel_win_0_va_11_reg_1435_reg[4]_1\ => \src_kernel_win_0_va_11_reg_1435_reg[4]_1\,
      \src_kernel_win_0_va_11_reg_1435_reg[5]\ => \src_kernel_win_0_va_11_reg_1435_reg[5]\,
      \src_kernel_win_0_va_11_reg_1435_reg[5]_0\ => \src_kernel_win_0_va_11_reg_1435_reg[5]_0\,
      \src_kernel_win_0_va_11_reg_1435_reg[6]\ => \src_kernel_win_0_va_11_reg_1435_reg[6]\,
      \src_kernel_win_0_va_11_reg_1435_reg[6]_0\ => \src_kernel_win_0_va_11_reg_1435_reg[6]_0\,
      src_kernel_win_0_va_9_fu_919_p3(1 downto 0) => src_kernel_win_0_va_9_fu_919_p3(1 downto 0),
      tmp_21_i_i_reg_1266 => tmp_21_i_i_reg_1266,
      tmp_99_i_i_reg_1271 => tmp_99_i_i_reg_1271
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_14 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_7_2_t_i_i_reg_1339_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    col_buf_0_val_1_0_fu_870_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    \row_assign_7_1_t_i_i_reg_1334_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    k_buf_0_val_3_load_reg_14040 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_reg_1316 : in STD_LOGIC;
    tmp_21_i_i_reg_1266 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_11_reg_1435_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_0_val_0_0_fu_853_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_0_va_11_reg_1435_reg[0]\ : in STD_LOGIC;
    tmp_99_i_i_reg_1271 : in STD_LOGIC;
    \right_border_buf_0_1_fu_278_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_1_fu_278_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368 : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[7]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_10_reg_1428_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_11_reg_1435_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[1]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_14 : entity is "Loop_loop_height_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_14 is
begin
Loop_loop_height_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_16
     port map (
      D(10 downto 0) => D(10 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_reg_pp0_iter2_brmerge_i_i_reg_1368 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      col_buf_0_val_0_0_fu_853_p3(2 downto 0) => col_buf_0_val_0_0_fu_853_p3(2 downto 0),
      col_buf_0_val_1_0_fu_870_p3(7 downto 0) => col_buf_0_val_1_0_fu_870_p3(7 downto 0),
      icmp_reg_1316 => icmp_reg_1316,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      k_buf_0_val_3_load_reg_14040 => k_buf_0_val_3_load_reg_14040,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5(7 downto 0) => ram_reg_4(7 downto 0),
      \right_border_buf_0_1_fu_278_reg[1]\(1 downto 0) => \right_border_buf_0_1_fu_278_reg[1]\(1 downto 0),
      \right_border_buf_0_1_fu_278_reg[7]\(7 downto 0) => \right_border_buf_0_1_fu_278_reg[7]\(7 downto 0),
      \row_assign_7_1_t_i_i_reg_1334_reg[0]\(1 downto 0) => \row_assign_7_1_t_i_i_reg_1334_reg[0]\(1 downto 0),
      \row_assign_7_2_t_i_i_reg_1339_reg[0]\(4 downto 0) => \row_assign_7_2_t_i_i_reg_1339_reg[0]\(4 downto 0),
      \src_kernel_win_0_va_10_reg_1428_reg[1]\(1 downto 0) => \src_kernel_win_0_va_10_reg_1428_reg[1]\(1 downto 0),
      \src_kernel_win_0_va_10_reg_1428_reg[1]_0\ => \src_kernel_win_0_va_10_reg_1428_reg[1]_0\,
      \src_kernel_win_0_va_10_reg_1428_reg[1]_1\ => \src_kernel_win_0_va_10_reg_1428_reg[1]_1\,
      \src_kernel_win_0_va_10_reg_1428_reg[5]\ => \src_kernel_win_0_va_10_reg_1428_reg[5]\,
      \src_kernel_win_0_va_10_reg_1428_reg[5]_0\ => \src_kernel_win_0_va_10_reg_1428_reg[5]_0\,
      \src_kernel_win_0_va_11_reg_1435_reg[0]\ => \src_kernel_win_0_va_11_reg_1435_reg[0]\,
      \src_kernel_win_0_va_11_reg_1435_reg[1]\(1 downto 0) => \src_kernel_win_0_va_11_reg_1435_reg[1]\(1 downto 0),
      \src_kernel_win_0_va_11_reg_1435_reg[2]\ => \src_kernel_win_0_va_11_reg_1435_reg[2]\,
      \src_kernel_win_0_va_11_reg_1435_reg[3]\ => \src_kernel_win_0_va_11_reg_1435_reg[3]\,
      \src_kernel_win_0_va_11_reg_1435_reg[7]\ => \src_kernel_win_0_va_11_reg_1435_reg[7]\,
      \src_kernel_win_0_va_11_reg_1435_reg[7]_0\ => \src_kernel_win_0_va_11_reg_1435_reg[7]_0\,
      tmp_21_i_i_reg_1266 => tmp_21_i_i_reg_1266,
      tmp_99_i_i_reg_1271 => tmp_99_i_i_reg_1271
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_15 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    \tmp_99_i_i_reg_1271_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : out STD_LOGIC;
    src_kernel_win_0_va_9_fu_919_p3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 : in STD_LOGIC;
    icmp_reg_1316 : in STD_LOGIC;
    tmp_21_i_i_reg_1266 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    g_img_0_data_stream_s_empty_n : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    g_img_1_data_stream_s_full_n : in STD_LOGIC;
    ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    or_cond_i_i_i_i_reg_1363 : in STD_LOGIC;
    ImagLoc_x_cast_reg_1358 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ImagLoc_x_reg_1353 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_0_val_0_0_fu_853_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_99_i_i_reg_1271 : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_10_reg_1428_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_10_reg_1428_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[7]_0\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_274_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368 : in STD_LOGIC;
    \right_border_buf_0_s_fu_274_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_10_reg_1428_reg[6]\ : in STD_LOGIC;
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]\ : in STD_LOGIC;
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_10_reg_1428_reg[4]_0\ : in STD_LOGIC;
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter1_brmerge_i_i_reg_1368 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_15 : entity is "Loop_loop_height_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_15 is
begin
Loop_loop_height_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram
     port map (
      D(10 downto 0) => D(10 downto 0),
      ImagLoc_x_cast_reg_1358(10 downto 0) => ImagLoc_x_cast_reg_1358(10 downto 0),
      ImagLoc_x_reg_1353(0) => ImagLoc_x_reg_1353(0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_reg_pp0_iter1_brmerge_i_i_reg_1368 => ap_reg_pp0_iter1_brmerge_i_i_reg_1368,
      ap_reg_pp0_iter2_brmerge_i_i_reg_1368 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(7 downto 0) => \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(7 downto 0),
      ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 => ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363,
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(1 downto 0) => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(1 downto 0),
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0\ => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0\,
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]\ => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]\,
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0\ => \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0\,
      ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 => ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375,
      col_buf_0_val_0_0_fu_853_p3(3 downto 0) => col_buf_0_val_0_0_fu_853_p3(3 downto 0),
      g_img_0_data_stream_s_empty_n => g_img_0_data_stream_s_empty_n,
      g_img_1_data_stream_s_full_n => g_img_1_data_stream_s_full_n,
      icmp_reg_1316 => icmp_reg_1316,
      internal_empty_n_reg => internal_empty_n_reg,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_i_i_reg_1363 => or_cond_i_i_i_i_reg_1363,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_10 => ram_reg_9,
      ram_reg_11 => ram_reg_10,
      ram_reg_12(10 downto 0) => ram_reg_11(10 downto 0),
      ram_reg_13(0) => ram_reg_12(0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8(7 downto 0) => ram_reg_7(7 downto 0),
      ram_reg_9 => ram_reg_8,
      \right_border_buf_0_s_fu_274_reg[0]\(1 downto 0) => \right_border_buf_0_s_fu_274_reg[0]\(1 downto 0),
      \right_border_buf_0_s_fu_274_reg[7]\(7 downto 0) => \right_border_buf_0_s_fu_274_reg[7]\(7 downto 0),
      \src_kernel_win_0_va_10_reg_1428_reg[2]\(1 downto 0) => \src_kernel_win_0_va_10_reg_1428_reg[2]\(1 downto 0),
      \src_kernel_win_0_va_10_reg_1428_reg[3]\(3 downto 0) => \src_kernel_win_0_va_10_reg_1428_reg[3]\(3 downto 0),
      \src_kernel_win_0_va_10_reg_1428_reg[4]\ => \src_kernel_win_0_va_10_reg_1428_reg[4]\,
      \src_kernel_win_0_va_10_reg_1428_reg[4]_0\ => \src_kernel_win_0_va_10_reg_1428_reg[4]_0\,
      \src_kernel_win_0_va_10_reg_1428_reg[6]\ => \src_kernel_win_0_va_10_reg_1428_reg[6]\,
      \src_kernel_win_0_va_10_reg_1428_reg[7]\ => \src_kernel_win_0_va_10_reg_1428_reg[7]\,
      \src_kernel_win_0_va_10_reg_1428_reg[7]_0\ => \src_kernel_win_0_va_10_reg_1428_reg[7]_0\,
      src_kernel_win_0_va_9_fu_919_p3(5 downto 0) => src_kernel_win_0_va_9_fu_919_p3(5 downto 0),
      tmp_21_i_i_reg_1266 => tmp_21_i_i_reg_1266,
      tmp_99_i_i_reg_1271 => tmp_99_i_i_reg_1271,
      \tmp_99_i_i_reg_1271_reg[0]\(5 downto 0) => \tmp_99_i_i_reg_1271_reg[0]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_31nhbi is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    buff2_reg : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_31nhbi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_31nhbi is
begin
erode_hls_mul_31nhbi_MulnS_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_31nhbi_MulnS_2
     port map (
      D(41 downto 0) => D(41 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      buff2_reg_0(30 downto 0) => buff2_reg(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32sbkb is
  port (
    buff2_reg : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buff2_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buff2_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buff2_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    buff2_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    buff2_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    buff2_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    buff2_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff2_reg_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    buff2_reg_5 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready : in STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    buff2_reg_6 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32sbkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32sbkb is
begin
erode_hls_mul_32sbkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32sbkb_MulnS_0
     port map (
      CO(0) => CO(0),
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      Q(31 downto 0) => Q(31 downto 0),
      S(2 downto 0) => S(2 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_Block_Mat_exit406734_U0_ap_ready => ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
      ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg => ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg,
      \buff2_reg[11]_0\(3 downto 0) => \buff2_reg[11]\(3 downto 0),
      \buff2_reg[15]_0\(3 downto 0) => \buff2_reg[15]\(3 downto 0),
      \buff2_reg[7]_0\(3 downto 0) => \buff2_reg[7]\(3 downto 0),
      buff2_reg_0(30 downto 0) => buff2_reg(30 downto 0),
      buff2_reg_1(3 downto 0) => buff2_reg_0(3 downto 0),
      buff2_reg_2(3 downto 0) => buff2_reg_1(3 downto 0),
      buff2_reg_3(3 downto 0) => buff2_reg_2(3 downto 0),
      buff2_reg_4(3 downto 0) => buff2_reg_3(3 downto 0),
      buff2_reg_5(31 downto 0) => buff2_reg_4(31 downto 0),
      buff2_reg_6(4 downto 0) => buff2_reg_5(4 downto 0),
      buff2_reg_7 => buff2_reg_6,
      \in\(0) => \in\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32scud is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    buff2_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff2_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    buff2_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32scud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32scud is
begin
erode_hls_mul_32scud_MulnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32scud_MulnS_1
     port map (
      P(14 downto 0) => P(14 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_return_preg(31 downto 0) => ap_return_preg(31 downto 0),
      \buff2_reg[16]_0\(16 downto 0) => \buff2_reg[16]\(16 downto 0),
      buff2_reg_0(31 downto 0) => buff2_reg(31 downto 0),
      buff2_reg_1(31 downto 0) => buff2_reg_0(31 downto 0),
      \in\(30 downto 0) => \in\(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_neg393_i_loc_c757_full_n : out STD_LOGIC;
    p_neg393_i_loc_c757_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_neg393_i_loc_c_empty_n : in STD_LOGIC;
    switch_loc_c_empty_n : in STD_LOGIC;
    tmp_15_loc_c_empty_n : in STD_LOGIC;
    p_neg393_i_cast_loc_c_empty_n : in STD_LOGIC;
    tmp_loc_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    col_packets_loc_c_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A is
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^p_neg393_i_loc_c757_empty_n\ : STD_LOGIC;
  signal \^p_neg393_i_loc_c757_full_n\ : STD_LOGIC;
begin
  p_neg393_i_loc_c757_empty_n <= \^p_neg393_i_loc_c757_empty_n\;
  p_neg393_i_loc_c757_full_n <= \^p_neg393_i_loc_c757_full_n\;
U_fifo_w11_d1_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A_shiftReg
     port map (
      D(1 downto 0) => D(1 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      ap_clk => ap_clk,
      \out\(10 downto 0) => \out\(10 downto 0),
      \p_neg393_i_loc_read_reg_341_reg[0]\ => \mOutPtr_reg_n_0_[1]\,
      \p_neg393_i_loc_read_reg_341_reg[0]_0\ => \mOutPtr_reg_n_0_[0]\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg[1]_0\(0),
      I4 => shiftReg_ce,
      I5 => \^p_neg393_i_loc_c757_empty_n\,
      O => \internal_empty_n_i_1__8_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^p_neg393_i_loc_c757_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^p_neg393_i_loc_c757_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => shiftReg_ce,
      I5 => \mOutPtr_reg[1]_0\(0),
      O => \internal_full_n_i_1__2_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^p_neg393_i_loc_c757_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\(0),
      I1 => Loop_loop_height_pro_U0_ap_start,
      I2 => col_packets_loc_c_empty_n,
      I3 => \^p_neg393_i_loc_c757_empty_n\,
      I4 => shiftReg_ce,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\tmp_loc_read_reg_1204[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^p_neg393_i_loc_c757_full_n\,
      I1 => p_neg393_i_loc_c_empty_n,
      I2 => switch_loc_c_empty_n,
      I3 => tmp_15_loc_c_empty_n,
      I4 => p_neg393_i_cast_loc_c_empty_n,
      I5 => tmp_loc_c_empty_n,
      O => internal_full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A is
  port (
    p_neg393_i_cast_loc_c_empty_n : out STD_LOGIC;
    p_neg393_i_cast_loc_c_full_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    tmp_16_cast_loc_c_full_n : in STD_LOGIC;
    p_neg393_i_loc_c_full_n : in STD_LOGIC;
    tmp_15_loc_c_full_n : in STD_LOGIC;
    tmp_16_loc_c_full_n : in STD_LOGIC;
    \mOutPtr[2]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    switch_loc_c_full_n : in STD_LOGIC;
    tmp_loc_c_full_n : in STD_LOGIC;
    rows_cast727_loc_c_full_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A is
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_7_n_0\ : STD_LOGIC;
  signal \^p_neg393_i_cast_loc_c_empty_n\ : STD_LOGIC;
  signal \^p_neg393_i_cast_loc_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair222";
begin
  p_neg393_i_cast_loc_c_empty_n <= \^p_neg393_i_cast_loc_c_empty_n\;
  p_neg393_i_cast_loc_c_full_n <= \^p_neg393_i_cast_loc_c_full_n\;
U_fifo_w11_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_12
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(1 downto 0) => \in\(1 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \^p_neg393_i_cast_loc_c_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr(0),
      I4 => \internal_empty_n_i_2__0_n_0\,
      I5 => mOutPtr(2),
      O => \internal_empty_n_i_1__4_n_0\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => shiftReg_ce,
      I2 => shiftReg_ce_0,
      O => \internal_empty_n_i_2__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^p_neg393_i_cast_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \^p_neg393_i_cast_loc_c_full_n\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr(0),
      I4 => shiftReg_ce_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__11_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_0\,
      Q => \^p_neg393_i_cast_loc_c_full_n\,
      S => internal_full_n_reg_1
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce_0,
      I2 => shiftReg_ce,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mOutPtr[2]_i_7_n_0\,
      I1 => tmp_16_cast_loc_c_full_n,
      I2 => p_neg393_i_loc_c_full_n,
      I3 => tmp_15_loc_c_full_n,
      I4 => tmp_16_loc_c_full_n,
      I5 => \mOutPtr[2]_i_3\(0),
      O => internal_full_n_reg_0
    );
\mOutPtr[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^p_neg393_i_cast_loc_c_full_n\,
      I1 => switch_loc_c_full_n,
      I2 => tmp_loc_c_full_n,
      I3 => rows_cast727_loc_c_full_n,
      O => \mOutPtr[2]_i_7_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_1 is
  port (
    p_neg393_i_loc_c_empty_n : out STD_LOGIC;
    p_neg393_i_loc_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_1 : entity is "fifo_w11_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_1 is
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \^p_neg393_i_loc_c_empty_n\ : STD_LOGIC;
  signal \^p_neg393_i_loc_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair224";
begin
  p_neg393_i_loc_c_empty_n <= \^p_neg393_i_loc_c_empty_n\;
  p_neg393_i_loc_c_full_n <= \^p_neg393_i_loc_c_full_n\;
U_fifo_w11_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_11
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(10 downto 0) => \in\(10 downto 0),
      \out\(10 downto 0) => \out\(10 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \^p_neg393_i_loc_c_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr(0),
      I4 => \internal_empty_n_i_2__1_n_0\,
      I5 => mOutPtr(2),
      O => \internal_empty_n_i_1__3_n_0\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => shiftReg_ce,
      I2 => shiftReg_ce_0,
      O => \internal_empty_n_i_2__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^p_neg393_i_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \^p_neg393_i_loc_c_full_n\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr(0),
      I4 => shiftReg_ce_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__10_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_0\,
      Q => \^p_neg393_i_loc_c_full_n\,
      S => internal_full_n_reg_0
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce_0,
      I2 => shiftReg_ce,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_2 is
  port (
    rows_cast727_loc_c_empty_n : out STD_LOGIC;
    rows_cast727_loc_c_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    p_neg393_i_loc_c_empty_n : in STD_LOGIC;
    tmp_15_loc_c_empty_n : in STD_LOGIC;
    tmp_loc_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \rows_cast727_loc_rea_reg_1209_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_2 : entity is "fifo_w11_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_2 is
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__5_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \^rows_cast727_loc_c_empty_n\ : STD_LOGIC;
  signal \^rows_cast727_loc_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair227";
begin
  rows_cast727_loc_c_empty_n <= \^rows_cast727_loc_c_empty_n\;
  rows_cast727_loc_c_full_n <= \^rows_cast727_loc_c_full_n\;
U_fifo_w11_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_10
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \out\(10 downto 0) => \out\(10 downto 0),
      \rows_cast727_loc_rea_reg_1209_reg[10]\(10 downto 0) => \rows_cast727_loc_rea_reg_1209_reg[10]\(10 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \^rows_cast727_loc_c_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr(0),
      I4 => \internal_empty_n_i_2__5_n_0\,
      I5 => mOutPtr(2),
      O => \internal_empty_n_i_1__1_n_0\
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => shiftReg_ce,
      I2 => shiftReg_ce_0,
      O => \internal_empty_n_i_2__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^rows_cast727_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \^rows_cast727_loc_c_full_n\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr(0),
      I4 => shiftReg_ce_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__6_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^rows_cast727_loc_c_full_n\,
      S => internal_full_n_reg_0
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce_0,
      I2 => shiftReg_ce,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__5_n_0\
    );
\mOutPtr[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^rows_cast727_loc_c_empty_n\,
      I1 => p_neg393_i_loc_c_empty_n,
      I2 => tmp_15_loc_c_empty_n,
      I3 => tmp_loc_c_empty_n,
      O => internal_empty_n_reg_0
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__5_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_3 is
  port (
    tmp_15_loc_c_empty_n : out STD_LOGIC;
    tmp_15_loc_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \tmp_15_loc_read_reg_1199_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_3 : entity is "fifo_w11_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_3 is
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \^tmp_15_loc_c_empty_n\ : STD_LOGIC;
  signal \^tmp_15_loc_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair231";
begin
  tmp_15_loc_c_empty_n <= \^tmp_15_loc_c_empty_n\;
  tmp_15_loc_c_full_n <= \^tmp_15_loc_c_full_n\;
U_fifo_w11_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_9
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(10 downto 1) => \in\(9 downto 0),
      \in\(0) => \tmp_15_loc_read_reg_1199_reg[0]\(0),
      \out\(10 downto 0) => \out\(10 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \^tmp_15_loc_c_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr(0),
      I4 => \internal_empty_n_i_2__4_n_0\,
      I5 => mOutPtr(2),
      O => \internal_empty_n_i_1__6_n_0\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => shiftReg_ce,
      I2 => shiftReg_ce_0,
      O => \internal_empty_n_i_2__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^tmp_15_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \^tmp_15_loc_c_full_n\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr(0),
      I4 => shiftReg_ce_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__7_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^tmp_15_loc_c_full_n\,
      S => internal_full_n_reg_0
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce_0,
      I2 => shiftReg_ce,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__4_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_4 is
  port (
    tmp_16_cast_loc_c_empty_n : out STD_LOGIC;
    tmp_16_cast_loc_c_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    tmp_16_loc_c_empty_n : in STD_LOGIC;
    rows_cast727_loc_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_4 : entity is "fifo_w11_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_4 is
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \^tmp_16_cast_loc_c_empty_n\ : STD_LOGIC;
  signal \^tmp_16_cast_loc_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair233";
begin
  tmp_16_cast_loc_c_empty_n <= \^tmp_16_cast_loc_c_empty_n\;
  tmp_16_cast_loc_c_full_n <= \^tmp_16_cast_loc_c_full_n\;
U_fifo_w11_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_8
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(1 downto 0) => \in\(1 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^tmp_16_cast_loc_c_empty_n\,
      I1 => Loop_loop_height_pro_U0_ap_start,
      I2 => tmp_16_loc_c_empty_n,
      I3 => rows_cast727_loc_c_empty_n,
      I4 => \ap_CS_fsm_reg[0]\,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \^tmp_16_cast_loc_c_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr(0),
      I4 => \internal_empty_n_i_2__2_n_0\,
      I5 => mOutPtr(2),
      O => \internal_empty_n_i_1__2_n_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => shiftReg_ce,
      I2 => shiftReg_ce_0,
      O => \internal_empty_n_i_2__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^tmp_16_cast_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \^tmp_16_cast_loc_c_full_n\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr(0),
      I4 => shiftReg_ce_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__9_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_0\,
      Q => \^tmp_16_cast_loc_c_full_n\,
      S => internal_full_n_reg_0
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce_0,
      I2 => shiftReg_ce,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__2_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_5 is
  port (
    tmp_16_loc_c_empty_n : out STD_LOGIC;
    tmp_16_loc_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_5 : entity is "fifo_w11_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_5 is
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \^tmp_16_loc_c_empty_n\ : STD_LOGIC;
  signal \^tmp_16_loc_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair235";
begin
  tmp_16_loc_c_empty_n <= \^tmp_16_loc_c_empty_n\;
  tmp_16_loc_c_full_n <= \^tmp_16_loc_c_full_n\;
U_fifo_w11_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_7
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(10 downto 0) => \in\(10 downto 0),
      \out\(10 downto 0) => \out\(10 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \^tmp_16_loc_c_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr(0),
      I4 => \internal_empty_n_i_2__3_n_0\,
      I5 => mOutPtr(2),
      O => \internal_empty_n_i_1__0_n_0\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => shiftReg_ce,
      I2 => shiftReg_ce_0,
      O => \internal_empty_n_i_2__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^tmp_16_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \^tmp_16_loc_c_full_n\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr(0),
      I4 => shiftReg_ce_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__8_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^tmp_16_loc_c_full_n\,
      S => internal_full_n_reg_0
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce_0,
      I2 => shiftReg_ce,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__3_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_6 is
  port (
    tmp_loc_c_empty_n : out STD_LOGIC;
    tmp_loc_c_full_n : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n4_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_ready_reg : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_neg393_i_cast_loc_c_full_n : in STD_LOGIC;
    tmp_16_cast_loc_c_full_n : in STD_LOGIC;
    \tmp_loc_read_reg_1204_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_6 : entity is "fifo_w11_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_6 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal \^internal_empty_n4_out\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__6_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^tmp_loc_c_empty_n\ : STD_LOGIC;
  signal \^tmp_loc_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__6\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair238";
begin
  E(0) <= \^e\(0);
  ap_sync_ready <= \^ap_sync_ready\;
  internal_empty_n4_out <= \^internal_empty_n4_out\;
  shiftReg_ce <= \^shiftreg_ce\;
  tmp_loc_c_empty_n <= \^tmp_loc_c_empty_n\;
  tmp_loc_c_full_n <= \^tmp_loc_c_full_n\;
U_fifo_w11_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(10 downto 0) => \in\(10 downto 0),
      \out\(10 downto 0) => \out\(10 downto 0),
      p_neg393_i_cast_loc_c_full_n => p_neg393_i_cast_loc_c_full_n,
      sel => \^shiftreg_ce\,
      tmp_16_cast_loc_c_full_n => tmp_16_cast_loc_c_full_n,
      tmp_loc_c_full_n => \^tmp_loc_c_full_n\,
      \tmp_loc_read_reg_1204_reg[0]\ => \tmp_loc_read_reg_1204_reg[0]\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C55"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => Loop_loop_height_pro_U0_ap_start,
      I2 => ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
      I3 => \ap_CS_fsm_reg[1]\(0),
      O => D(0)
    );
ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
      I2 => ap_rst_n,
      I3 => Loop_loop_height_pro_U0_ap_start,
      I4 => \^ap_sync_ready\,
      O => ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_reg
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE00000"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
      I2 => Q(0),
      I3 => int_ap_ready_reg,
      I4 => int_ap_ready_reg_0(0),
      I5 => ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
      O => \^ap_sync_ready\
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => \^internal_empty_n4_out\,
      I1 => \^tmp_loc_c_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr(0),
      I4 => \internal_empty_n_i_2__6_n_0\,
      I5 => mOutPtr(2),
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => shiftReg_ce_0,
      O => \^internal_empty_n4_out\
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => shiftReg_ce_0,
      I2 => \^shiftreg_ce\,
      O => \internal_empty_n_i_2__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^tmp_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \^tmp_loc_c_full_n\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr(0),
      I4 => \^shiftreg_ce\,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__5_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^tmp_loc_c_full_n\,
      S => internal_full_n_reg_0
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => shiftReg_ce_0,
      O => \^e\(0)
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => \^shiftreg_ce\,
      I2 => shiftReg_ce_0,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[2]_i_1__6_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A is
  port (
    switch_loc_c_dout : out STD_LOGIC;
    switch_loc_c_empty_n : out STD_LOGIC;
    switch_loc_c_full_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Block_arrayctor_loop_U0_switch_out_out_din : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_2 : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    tmp_16_loc_c_full_n : in STD_LOGIC;
    p_neg393_i_loc_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[2][0]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_15_loc_c_full_n : in STD_LOGIC;
    rows_cast727_loc_c_full_n : in STD_LOGIC;
    p_neg393_i_loc_c757_full_n : in STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    p_neg393_i_cast_loc_c_empty_n : in STD_LOGIC;
    tmp_16_loc_c_empty_n : in STD_LOGIC;
    tmp_16_cast_loc_c_empty_n : in STD_LOGIC;
    \mOutPtr[2]_i_3_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A is
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_empty_n_i_3_n_0 : STD_LOGIC;
  signal \internal_full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \^internal_full_n_reg_1\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_4_n_0\ : STD_LOGIC;
  signal \^switch_loc_c_empty_n\ : STD_LOGIC;
  signal \^switch_loc_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_3 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair229";
begin
  internal_full_n_reg_1 <= \^internal_full_n_reg_1\;
  switch_loc_c_empty_n <= \^switch_loc_c_empty_n\;
  switch_loc_c_full_n <= \^switch_loc_c_full_n\;
\SRL_SIG_reg[2][0]_srl3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^switch_loc_c_full_n\,
      I1 => tmp_16_loc_c_full_n,
      I2 => p_neg393_i_loc_c_full_n,
      I3 => \SRL_SIG_reg[2][0]_srl3_i_1\(0),
      I4 => tmp_15_loc_c_full_n,
      I5 => rows_cast727_loc_c_full_n,
      O => internal_full_n_reg_0
    );
U_fifo_w1_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A_shiftReg
     port map (
      Block_arrayctor_loop_U0_switch_out_out_din => Block_arrayctor_loop_U0_switch_out_out_din,
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce,
      switch_loc_c_dout => switch_loc_c_dout
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \^switch_loc_c_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr(0),
      I4 => internal_empty_n_i_3_n_0,
      I5 => mOutPtr(2),
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => shiftReg_ce_0,
      I2 => shiftReg_ce,
      O => internal_empty_n_i_3_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^switch_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \^switch_loc_c_full_n\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr(0),
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_2__0_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_2__0_n_0\,
      Q => \^switch_loc_c_full_n\,
      S => internal_full_n_reg_2
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^internal_full_n_reg_1\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__9_n_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce,
      I2 => shiftReg_ce_0,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \^internal_full_n_reg_1\,
      O => \mOutPtr[2]_i_2_n_0\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => p_neg393_i_loc_c757_full_n,
      I1 => Loop_loop_height_pro_U0_ap_start,
      I2 => \mOutPtr[2]_i_4_n_0\,
      I3 => Q(0),
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \^switch_loc_c_empty_n\,
      O => \^internal_full_n_reg_1\
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^switch_loc_c_empty_n\,
      I1 => p_neg393_i_cast_loc_c_empty_n,
      I2 => tmp_16_loc_c_empty_n,
      I3 => tmp_16_cast_loc_c_empty_n,
      I4 => \mOutPtr[2]_i_3_0\,
      O => \mOutPtr[2]_i_4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__9_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A is
  port (
    col_packets_loc_c_full_n : out STD_LOGIC;
    col_packets_loc_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A is
  signal \^col_packets_loc_c_empty_n\ : STD_LOGIC;
  signal \^col_packets_loc_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__8_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__8\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair134";
begin
  col_packets_loc_c_empty_n <= \^col_packets_loc_c_empty_n\;
  col_packets_loc_c_full_n <= \^col_packets_loc_c_full_n\;
U_fifo_w31_d3_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A_shiftReg
     port map (
      ap_clk => ap_clk,
      \in\(30 downto 0) => \in\(30 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(30 downto 0) => \out\(30 downto 0),
      sel => sel
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__8_n_0\,
      I1 => mOutPtr(2),
      I2 => \mOutPtr_reg[2]_1\(0),
      I3 => sel,
      I4 => \^col_packets_loc_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__10_n_0\
    );
\internal_empty_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEFFFF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\(0),
      I3 => \^col_packets_loc_c_full_n\,
      I4 => \mOutPtr_reg[2]_1\(0),
      O => \internal_empty_n_i_2__8_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_0\,
      Q => \^col_packets_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => mOutPtr(0),
      I2 => shiftReg_addr(1),
      I3 => \^col_packets_loc_c_full_n\,
      I4 => \mOutPtr_reg[2]_0\(0),
      I5 => \mOutPtr_reg[2]_1\(0),
      O => \internal_full_n_i_1__4_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^col_packets_loc_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\(0),
      I1 => \^col_packets_loc_c_full_n\,
      I2 => \mOutPtr_reg[2]_1\(0),
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DBBB2444"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_1\(0),
      I2 => \^col_packets_loc_c_full_n\,
      I3 => \mOutPtr_reg[2]_0\(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7EFEFEF08101010"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_1\(0),
      I3 => \^col_packets_loc_c_full_n\,
      I4 => \mOutPtr_reg[2]_0\(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A is
  port (
    Block_Mat_exit406734_U0_ap_continue : out STD_LOGIC;
    packets_loc_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A is
  signal \^block_mat_exit406734_u0_ap_continue\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^packets_loc_channel_empty_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__7\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair225";
begin
  Block_Mat_exit406734_U0_ap_continue <= \^block_mat_exit406734_u0_ap_continue\;
  packets_loc_channel_empty_n <= \^packets_loc_channel_empty_n\;
U_fifo_w32_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg
     port map (
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__7_n_0\,
      I1 => mOutPtr(2),
      I2 => shiftReg_ce,
      I3 => \^packets_loc_channel_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__11_n_0\
    );
\internal_empty_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^packets_loc_channel_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__7_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_0\,
      Q => \^packets_loc_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^block_mat_exit406734_u0_ap_continue\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__0_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^block_mat_exit406734_u0_ap_continue\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787877778787888"
    )
        port map (
      I0 => Q(0),
      I1 => \^packets_loc_channel_empty_n\,
      I2 => \^block_mat_exit406734_u0_ap_continue\,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => ap_done_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^packets_loc_channel_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^packets_loc_channel_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    g_img_0_data_stream_s_full_n : out STD_LOGIC;
    g_img_0_data_stream_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A is
  signal \^g_img_0_data_stream_s_empty_n\ : STD_LOGIC;
  signal \^g_img_0_data_stream_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  g_img_0_data_stream_s_empty_n <= \^g_img_0_data_stream_s_empty_n\;
  g_img_0_data_stream_s_full_n <= \^g_img_0_data_stream_s_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d1_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_13
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \reg_444_reg[0]\ => \mOutPtr_reg_n_0_[1]\,
      \reg_444_reg[7]\ => \^moutptr_reg[0]_0\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read,
      I4 => shiftReg_ce,
      I5 => \^g_img_0_data_stream_s_empty_n\,
      O => \internal_empty_n_i_1__7_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^g_img_0_data_stream_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^g_img_0_data_stream_s_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => shiftReg_ce,
      I5 => Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read,
      O => \internal_full_n_i_1__1_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^g_img_0_data_stream_s_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => shiftReg_ce,
      I2 => Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    g_img_1_data_stream_s_full_n : out STD_LOGIC;
    g_img_1_data_stream_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0 : entity is "fifo_w8_d1_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0 is
  signal \^g_img_1_data_stream_s_empty_n\ : STD_LOGIC;
  signal \^g_img_1_data_stream_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  g_img_1_data_stream_s_empty_n <= \^g_img_1_data_stream_s_empty_n\;
  g_img_1_data_stream_s_full_n <= \^g_img_1_data_stream_s_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d1_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce,
      \tmp_32_reg_403_reg[0]\ => \mOutPtr_reg_n_0_[1]\,
      \tmp_32_reg_403_reg[7]\ => \^moutptr_reg[0]_0\
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => shiftReg_ce,
      I5 => \^g_img_1_data_stream_s_empty_n\,
      O => \internal_empty_n_i_1__9_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_0\,
      Q => \^g_img_1_data_stream_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDDDDDFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^g_img_1_data_stream_s_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => shiftReg_ce,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__3_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^g_img_1_data_stream_s_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit406734_erode is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_done_reg : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sel : out STD_LOGIC;
    buff2_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff2_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff2_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Block_Mat_exit406734_U0_ap_continue : in STD_LOGIC;
    col_packets_loc_c_full_n : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready : in STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    packets_loc_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit406734_erode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit406734_erode is
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[11]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_0 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__0_n_0\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__0_n_1\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__0_n_2\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__0_n_3\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__1_n_0\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__1_n_1\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__1_n_2\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__1_n_3\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__2_n_0\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__2_n_1\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__2_n_2\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__2_n_3\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__3_n_0\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__3_n_1\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__3_n_2\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__3_n_3\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__4_n_0\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__4_n_1\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__4_n_2\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__4_n_3\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__5_n_0\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__5_n_1\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__5_n_2\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__5_n_3\ : STD_LOGIC;
  signal \col_packets_fu_142_p30_carry__6_n_2\ : STD_LOGIC;
  signal col_packets_fu_142_p30_carry_n_0 : STD_LOGIC;
  signal col_packets_fu_142_p30_carry_n_1 : STD_LOGIC;
  signal col_packets_fu_142_p30_carry_n_2 : STD_LOGIC;
  signal col_packets_fu_142_p30_carry_n_3 : STD_LOGIC;
  signal \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal erode_hls_mul_32sbkb_U1_n_31 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_33 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_34 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_35 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_36 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_37 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_38 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_39 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_40 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_41 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_42 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_43 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_44 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_45 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_46 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_47 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_48 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_49 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_50 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_51 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_52 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_53 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_54 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_55 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_56 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_57 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_58 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_59 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_60 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_61 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_62 : STD_LOGIC;
  signal erode_hls_mul_32sbkb_U1_n_63 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_0 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_1 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_10 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_11 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_12 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_13 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_14 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_2 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_3 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_4 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_47 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_48 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_49 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_5 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_50 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_51 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_52 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_53 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_54 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_55 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_56 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_57 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_58 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_59 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_6 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_60 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_61 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_62 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_63 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_7 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_8 : STD_LOGIC;
  signal erode_hls_mul_32scud_U2_n_9 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_neg_i_fu_114_p2 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \p_neg_i_fu_114_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__2_n_0\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__3_n_0\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__3_n_1\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__3_n_2\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__3_n_3\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__4_n_0\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__4_n_1\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__4_n_2\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__4_n_3\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__5_n_0\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__5_n_1\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__5_n_2\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__5_n_3\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__6_n_1\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__6_n_2\ : STD_LOGIC;
  signal \p_neg_i_fu_114_p2_carry__6_n_3\ : STD_LOGIC;
  signal p_neg_i_fu_114_p2_carry_n_0 : STD_LOGIC;
  signal p_neg_i_fu_114_p2_carry_n_1 : STD_LOGIC;
  signal p_neg_i_fu_114_p2_carry_n_2 : STD_LOGIC;
  signal p_neg_i_fu_114_p2_carry_n_3 : STD_LOGIC;
  signal p_neg_t_i_fu_133_p2 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \^sel\ : STD_LOGIC;
  signal \NLW_col_packets_fu_142_p30_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_col_packets_fu_142_p30_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_neg_i_fu_114_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_p_neg_i_fu_114_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__0\ : label is "soft_lutpair16";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair17";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_neg_i_fu_114_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_neg_i_fu_114_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_neg_i_fu_114_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_neg_i_fu_114_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_neg_i_fu_114_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \p_neg_i_fu_114_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \p_neg_i_fu_114_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \p_neg_i_fu_114_p2_carry__6\ : label is 35;
begin
  \ap_CS_fsm_reg[11]_0\(1 downto 0) <= \^ap_cs_fsm_reg[11]_0\(1 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \in\(30 downto 0) <= \^in\(30 downto 0);
  sel <= \^sel\;
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Block_Mat_exit406734_U0_ap_continue,
      I1 => \^ap_cs_fsm_reg[11]_0\(1),
      I2 => \^ap_done_reg\,
      O => shiftReg_ce
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAEFAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_0\(1),
      I1 => ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
      I2 => Loop_loop_height_pro_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \^ap_done_reg\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I1 => \ap_CS_fsm[1]_i_3__0_n_0\,
      I2 => erode_hls_mul_32sbkb_U1_n_31,
      I3 => ap_CS_fsm_state3,
      I4 => \ap_CS_fsm_reg_n_0_[4]\,
      I5 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[8]\,
      I1 => \ap_CS_fsm_reg_n_0_[7]\,
      I2 => \ap_CS_fsm_reg_n_0_[9]\,
      I3 => \ap_CS_fsm_reg_n_0_[5]\,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[10]\,
      I1 => \^ap_cs_fsm_reg[11]_0\(1),
      I2 => ap_CS_fsm_state2,
      I3 => \^ap_cs_fsm_reg[11]_0\(0),
      O => \ap_CS_fsm[1]_i_3__0_n_0\
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[5]\,
      I1 => col_packets_loc_c_full_n,
      I2 => \^ap_cs_fsm_reg[11]_0\(0),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_0\(0),
      I1 => col_packets_loc_c_full_n,
      O => \^sel\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[9]\,
      Q => \ap_CS_fsm_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[10]\,
      Q => \^ap_cs_fsm_reg[11]_0\(1),
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^ap_cs_fsm_reg[11]_0\(0),
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^sel\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => \ap_CS_fsm_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => Block_Mat_exit406734_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => \^ap_cs_fsm_reg[11]_0\(1),
      I3 => \^ap_done_reg\,
      O => ap_done_reg_i_1_n_0
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_0,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_63,
      Q => ap_return_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_53,
      Q => ap_return_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_52,
      Q => ap_return_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_51,
      Q => ap_return_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_50,
      Q => ap_return_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_49,
      Q => ap_return_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_48,
      Q => ap_return_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_47,
      Q => ap_return_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_14,
      Q => ap_return_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_13,
      Q => ap_return_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_12,
      Q => ap_return_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_62,
      Q => ap_return_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_11,
      Q => ap_return_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_10,
      Q => ap_return_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_9,
      Q => ap_return_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_8,
      Q => ap_return_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_7,
      Q => ap_return_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_6,
      Q => ap_return_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_5,
      Q => ap_return_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_4,
      Q => ap_return_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_3,
      Q => ap_return_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_2,
      Q => ap_return_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_61,
      Q => ap_return_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_1,
      Q => ap_return_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_0,
      Q => ap_return_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_60,
      Q => ap_return_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_59,
      Q => ap_return_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_58,
      Q => ap_return_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_57,
      Q => ap_return_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_56,
      Q => ap_return_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_55,
      Q => ap_return_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_0\(1),
      D => erode_hls_mul_32scud_U2_n_54,
      Q => ap_return_preg(9),
      R => \^ap_rst_n_inv\
    );
ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_0\(1),
      I1 => ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
      I2 => ap_rst_n,
      I3 => Loop_loop_height_pro_U0_ap_start,
      I4 => ap_sync_ready,
      O => \ap_CS_fsm_reg[11]_1\
    );
b_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(21),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(23),
      O => \^in\(21)
    );
b_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(20),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(22),
      O => \^in\(20)
    );
b_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(19),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(21),
      O => \^in\(19)
    );
b_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(18),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(20),
      O => \^in\(18)
    );
b_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(17),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(19),
      O => \^in\(17)
    );
b_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(16),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(18),
      O => \^in\(16)
    );
b_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(15),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(17),
      O => \^in\(15)
    );
b_inferred_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(14),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(16),
      O => \^in\(14)
    );
b_inferred_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(13),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(15),
      O => \^in\(13)
    );
b_inferred_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(12),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(14),
      O => \^in\(12)
    );
b_inferred_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I1 => p_neg_t_i_fu_133_p2(29),
      O => \^in\(29)
    );
b_inferred_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(11),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(13),
      O => \^in\(11)
    );
b_inferred_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(10),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(12),
      O => \^in\(10)
    );
b_inferred_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(9),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(11),
      O => \^in\(9)
    );
b_inferred_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(8),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(10),
      O => \^in\(8)
    );
b_inferred_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(7),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(9),
      O => \^in\(7)
    );
b_inferred_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(6),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(8),
      O => \^in\(6)
    );
b_inferred_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(5),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(7),
      O => \^in\(5)
    );
b_inferred_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(4),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(6),
      O => \^in\(4)
    );
b_inferred_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(3),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(5),
      O => \^in\(3)
    );
b_inferred_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(2),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(4),
      O => \^in\(2)
    );
b_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(28),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(30),
      O => \^in\(28)
    );
b_inferred_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(1),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(3),
      O => \^in\(1)
    );
b_inferred_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(2),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(2),
      O => \^in\(0)
    );
b_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(27),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(29),
      O => \^in\(27)
    );
b_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(26),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(28),
      O => \^in\(26)
    );
b_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(25),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(27),
      O => \^in\(25)
    );
b_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(24),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(26),
      O => \^in\(24)
    );
b_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(23),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(25),
      O => \^in\(23)
    );
b_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_i_fu_133_p2(22),
      I1 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31),
      I2 => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(24),
      O => \^in\(22)
    );
col_packets_fu_142_p30_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => col_packets_fu_142_p30_carry_n_0,
      CO(2) => col_packets_fu_142_p30_carry_n_1,
      CO(1) => col_packets_fu_142_p30_carry_n_2,
      CO(0) => col_packets_fu_142_p30_carry_n_3,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_t_i_fu_133_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\col_packets_fu_142_p30_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => col_packets_fu_142_p30_carry_n_0,
      CO(3) => \col_packets_fu_142_p30_carry__0_n_0\,
      CO(2) => \col_packets_fu_142_p30_carry__0_n_1\,
      CO(1) => \col_packets_fu_142_p30_carry__0_n_2\,
      CO(0) => \col_packets_fu_142_p30_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_t_i_fu_133_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\col_packets_fu_142_p30_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(10),
      O => p_0_in(8)
    );
\col_packets_fu_142_p30_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(9),
      O => p_0_in(7)
    );
\col_packets_fu_142_p30_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(8),
      O => p_0_in(6)
    );
\col_packets_fu_142_p30_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(7),
      O => p_0_in(5)
    );
\col_packets_fu_142_p30_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_packets_fu_142_p30_carry__0_n_0\,
      CO(3) => \col_packets_fu_142_p30_carry__1_n_0\,
      CO(2) => \col_packets_fu_142_p30_carry__1_n_1\,
      CO(1) => \col_packets_fu_142_p30_carry__1_n_2\,
      CO(0) => \col_packets_fu_142_p30_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_t_i_fu_133_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\col_packets_fu_142_p30_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(14),
      O => p_0_in(12)
    );
\col_packets_fu_142_p30_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(13),
      O => p_0_in(11)
    );
\col_packets_fu_142_p30_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(12),
      O => p_0_in(10)
    );
\col_packets_fu_142_p30_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(11),
      O => p_0_in(9)
    );
\col_packets_fu_142_p30_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_packets_fu_142_p30_carry__1_n_0\,
      CO(3) => \col_packets_fu_142_p30_carry__2_n_0\,
      CO(2) => \col_packets_fu_142_p30_carry__2_n_1\,
      CO(1) => \col_packets_fu_142_p30_carry__2_n_2\,
      CO(0) => \col_packets_fu_142_p30_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_t_i_fu_133_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\col_packets_fu_142_p30_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(18),
      O => p_0_in(16)
    );
\col_packets_fu_142_p30_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(17),
      O => p_0_in(15)
    );
\col_packets_fu_142_p30_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(16),
      O => p_0_in(14)
    );
\col_packets_fu_142_p30_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(15),
      O => p_0_in(13)
    );
\col_packets_fu_142_p30_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_packets_fu_142_p30_carry__2_n_0\,
      CO(3) => \col_packets_fu_142_p30_carry__3_n_0\,
      CO(2) => \col_packets_fu_142_p30_carry__3_n_1\,
      CO(1) => \col_packets_fu_142_p30_carry__3_n_2\,
      CO(0) => \col_packets_fu_142_p30_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_t_i_fu_133_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\col_packets_fu_142_p30_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(22),
      O => p_0_in(20)
    );
\col_packets_fu_142_p30_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(21),
      O => p_0_in(19)
    );
\col_packets_fu_142_p30_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(20),
      O => p_0_in(18)
    );
\col_packets_fu_142_p30_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(19),
      O => p_0_in(17)
    );
\col_packets_fu_142_p30_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_packets_fu_142_p30_carry__3_n_0\,
      CO(3) => \col_packets_fu_142_p30_carry__4_n_0\,
      CO(2) => \col_packets_fu_142_p30_carry__4_n_1\,
      CO(1) => \col_packets_fu_142_p30_carry__4_n_2\,
      CO(0) => \col_packets_fu_142_p30_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_t_i_fu_133_p2(24 downto 21),
      S(3 downto 0) => p_0_in(24 downto 21)
    );
\col_packets_fu_142_p30_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(26),
      O => p_0_in(24)
    );
\col_packets_fu_142_p30_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(25),
      O => p_0_in(23)
    );
\col_packets_fu_142_p30_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(24),
      O => p_0_in(22)
    );
\col_packets_fu_142_p30_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(23),
      O => p_0_in(21)
    );
\col_packets_fu_142_p30_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_packets_fu_142_p30_carry__4_n_0\,
      CO(3) => \col_packets_fu_142_p30_carry__5_n_0\,
      CO(2) => \col_packets_fu_142_p30_carry__5_n_1\,
      CO(1) => \col_packets_fu_142_p30_carry__5_n_2\,
      CO(0) => \col_packets_fu_142_p30_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_t_i_fu_133_p2(28 downto 25),
      S(3 downto 0) => p_0_in(28 downto 25)
    );
\col_packets_fu_142_p30_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(30),
      O => p_0_in(28)
    );
\col_packets_fu_142_p30_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(29),
      O => p_0_in(27)
    );
\col_packets_fu_142_p30_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(28),
      O => p_0_in(26)
    );
\col_packets_fu_142_p30_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(27),
      O => p_0_in(25)
    );
\col_packets_fu_142_p30_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_packets_fu_142_p30_carry__5_n_0\,
      CO(3 downto 2) => \NLW_col_packets_fu_142_p30_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \col_packets_fu_142_p30_carry__6_n_2\,
      CO(0) => \NLW_col_packets_fu_142_p30_carry__6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_col_packets_fu_142_p30_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => p_neg_t_i_fu_133_p2(29),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(29)
    );
\col_packets_fu_142_p30_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(31),
      O => p_0_in(29)
    );
col_packets_fu_142_p30_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(2),
      O => p_0_in(0)
    );
col_packets_fu_142_p30_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(6),
      O => p_0_in(4)
    );
col_packets_fu_142_p30_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(5),
      O => p_0_in(3)
    );
col_packets_fu_142_p30_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(4),
      O => p_0_in(2)
    );
col_packets_fu_142_p30_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_neg_i_fu_114_p2(3),
      O => p_0_in(1)
    );
erode_hls_mul_32sbkb_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32sbkb
     port map (
      CO(0) => \col_packets_fu_142_p30_carry__6_n_2\,
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      Q(31 downto 0) => Q(31 downto 0),
      S(2) => erode_hls_mul_32sbkb_U1_n_33,
      S(1) => erode_hls_mul_32sbkb_U1_n_34,
      S(0) => erode_hls_mul_32sbkb_U1_n_35,
      ap_clk => ap_clk,
      ap_sync_reg_Block_Mat_exit406734_U0_ap_ready => ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
      ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg => erode_hls_mul_32sbkb_U1_n_31,
      buff2_reg(30 downto 1) => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(31 downto 2),
      buff2_reg(0) => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(0),
      \buff2_reg[11]\(3) => erode_hls_mul_32sbkb_U1_n_40,
      \buff2_reg[11]\(2) => erode_hls_mul_32sbkb_U1_n_41,
      \buff2_reg[11]\(1) => erode_hls_mul_32sbkb_U1_n_42,
      \buff2_reg[11]\(0) => erode_hls_mul_32sbkb_U1_n_43,
      \buff2_reg[15]\(3) => erode_hls_mul_32sbkb_U1_n_44,
      \buff2_reg[15]\(2) => erode_hls_mul_32sbkb_U1_n_45,
      \buff2_reg[15]\(1) => erode_hls_mul_32sbkb_U1_n_46,
      \buff2_reg[15]\(0) => erode_hls_mul_32sbkb_U1_n_47,
      \buff2_reg[7]\(3) => erode_hls_mul_32sbkb_U1_n_36,
      \buff2_reg[7]\(2) => erode_hls_mul_32sbkb_U1_n_37,
      \buff2_reg[7]\(1) => erode_hls_mul_32sbkb_U1_n_38,
      \buff2_reg[7]\(0) => erode_hls_mul_32sbkb_U1_n_39,
      buff2_reg_0(3) => erode_hls_mul_32sbkb_U1_n_48,
      buff2_reg_0(2) => erode_hls_mul_32sbkb_U1_n_49,
      buff2_reg_0(1) => erode_hls_mul_32sbkb_U1_n_50,
      buff2_reg_0(0) => erode_hls_mul_32sbkb_U1_n_51,
      buff2_reg_1(3) => erode_hls_mul_32sbkb_U1_n_52,
      buff2_reg_1(2) => erode_hls_mul_32sbkb_U1_n_53,
      buff2_reg_1(1) => erode_hls_mul_32sbkb_U1_n_54,
      buff2_reg_1(0) => erode_hls_mul_32sbkb_U1_n_55,
      buff2_reg_2(3) => erode_hls_mul_32sbkb_U1_n_56,
      buff2_reg_2(2) => erode_hls_mul_32sbkb_U1_n_57,
      buff2_reg_2(1) => erode_hls_mul_32sbkb_U1_n_58,
      buff2_reg_2(0) => erode_hls_mul_32sbkb_U1_n_59,
      buff2_reg_3(3) => erode_hls_mul_32sbkb_U1_n_60,
      buff2_reg_3(2) => erode_hls_mul_32sbkb_U1_n_61,
      buff2_reg_3(1) => erode_hls_mul_32sbkb_U1_n_62,
      buff2_reg_3(0) => erode_hls_mul_32sbkb_U1_n_63,
      buff2_reg_4(31 downto 0) => buff2_reg_0(31 downto 0),
      buff2_reg_5(4) => \ap_CS_fsm_reg_n_0_[4]\,
      buff2_reg_5(3) => ap_CS_fsm_state4,
      buff2_reg_5(2) => ap_CS_fsm_state3,
      buff2_reg_5(1) => ap_CS_fsm_state2,
      buff2_reg_5(0) => \ap_CS_fsm_reg_n_0_[0]\,
      buff2_reg_6 => \^ap_done_reg\,
      \in\(0) => \^in\(30)
    );
erode_hls_mul_32scud_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_32scud
     port map (
      P(14) => erode_hls_mul_32scud_U2_n_0,
      P(13) => erode_hls_mul_32scud_U2_n_1,
      P(12) => erode_hls_mul_32scud_U2_n_2,
      P(11) => erode_hls_mul_32scud_U2_n_3,
      P(10) => erode_hls_mul_32scud_U2_n_4,
      P(9) => erode_hls_mul_32scud_U2_n_5,
      P(8) => erode_hls_mul_32scud_U2_n_6,
      P(7) => erode_hls_mul_32scud_U2_n_7,
      P(6) => erode_hls_mul_32scud_U2_n_8,
      P(5) => erode_hls_mul_32scud_U2_n_9,
      P(4) => erode_hls_mul_32scud_U2_n_10,
      P(3) => erode_hls_mul_32scud_U2_n_11,
      P(2) => erode_hls_mul_32scud_U2_n_12,
      P(1) => erode_hls_mul_32scud_U2_n_13,
      P(0) => erode_hls_mul_32scud_U2_n_14,
      Q(0) => \^ap_cs_fsm_reg[11]_0\(1),
      ap_clk => ap_clk,
      ap_return_preg(31 downto 0) => ap_return_preg(31 downto 0),
      buff2_reg(31 downto 0) => buff2_reg(31 downto 0),
      \buff2_reg[16]\(16) => erode_hls_mul_32scud_U2_n_47,
      \buff2_reg[16]\(15) => erode_hls_mul_32scud_U2_n_48,
      \buff2_reg[16]\(14) => erode_hls_mul_32scud_U2_n_49,
      \buff2_reg[16]\(13) => erode_hls_mul_32scud_U2_n_50,
      \buff2_reg[16]\(12) => erode_hls_mul_32scud_U2_n_51,
      \buff2_reg[16]\(11) => erode_hls_mul_32scud_U2_n_52,
      \buff2_reg[16]\(10) => erode_hls_mul_32scud_U2_n_53,
      \buff2_reg[16]\(9) => erode_hls_mul_32scud_U2_n_54,
      \buff2_reg[16]\(8) => erode_hls_mul_32scud_U2_n_55,
      \buff2_reg[16]\(7) => erode_hls_mul_32scud_U2_n_56,
      \buff2_reg[16]\(6) => erode_hls_mul_32scud_U2_n_57,
      \buff2_reg[16]\(5) => erode_hls_mul_32scud_U2_n_58,
      \buff2_reg[16]\(4) => erode_hls_mul_32scud_U2_n_59,
      \buff2_reg[16]\(3) => erode_hls_mul_32scud_U2_n_60,
      \buff2_reg[16]\(2) => erode_hls_mul_32scud_U2_n_61,
      \buff2_reg[16]\(1) => erode_hls_mul_32scud_U2_n_62,
      \buff2_reg[16]\(0) => erode_hls_mul_32scud_U2_n_63,
      buff2_reg_0(31 downto 0) => buff2_reg_1(31 downto 0),
      \in\(30 downto 0) => \^in\(30 downto 0)
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => packets_loc_channel_empty_n,
      I2 => int_ap_idle_reg(0),
      I3 => int_ap_idle_reg_0(0),
      I4 => Loop_loop_height_pro_U0_ap_start,
      I5 => int_ap_idle_reg_1(0),
      O => \ap_CS_fsm_reg[0]_0\
    );
p_neg_i_fu_114_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_neg_i_fu_114_p2_carry_n_0,
      CO(2) => p_neg_i_fu_114_p2_carry_n_1,
      CO(1) => p_neg_i_fu_114_p2_carry_n_2,
      CO(0) => p_neg_i_fu_114_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => p_neg_i_fu_114_p2(3 downto 2),
      O(1 downto 0) => NLW_p_neg_i_fu_114_p2_carry_O_UNCONNECTED(1 downto 0),
      S(3) => erode_hls_mul_32sbkb_U1_n_33,
      S(2) => erode_hls_mul_32sbkb_U1_n_34,
      S(1) => erode_hls_mul_32sbkb_U1_n_35,
      S(0) => \erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg__0\(0)
    );
\p_neg_i_fu_114_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_neg_i_fu_114_p2_carry_n_0,
      CO(3) => \p_neg_i_fu_114_p2_carry__0_n_0\,
      CO(2) => \p_neg_i_fu_114_p2_carry__0_n_1\,
      CO(1) => \p_neg_i_fu_114_p2_carry__0_n_2\,
      CO(0) => \p_neg_i_fu_114_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_i_fu_114_p2(7 downto 4),
      S(3) => erode_hls_mul_32sbkb_U1_n_36,
      S(2) => erode_hls_mul_32sbkb_U1_n_37,
      S(1) => erode_hls_mul_32sbkb_U1_n_38,
      S(0) => erode_hls_mul_32sbkb_U1_n_39
    );
\p_neg_i_fu_114_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg_i_fu_114_p2_carry__0_n_0\,
      CO(3) => \p_neg_i_fu_114_p2_carry__1_n_0\,
      CO(2) => \p_neg_i_fu_114_p2_carry__1_n_1\,
      CO(1) => \p_neg_i_fu_114_p2_carry__1_n_2\,
      CO(0) => \p_neg_i_fu_114_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_i_fu_114_p2(11 downto 8),
      S(3) => erode_hls_mul_32sbkb_U1_n_40,
      S(2) => erode_hls_mul_32sbkb_U1_n_41,
      S(1) => erode_hls_mul_32sbkb_U1_n_42,
      S(0) => erode_hls_mul_32sbkb_U1_n_43
    );
\p_neg_i_fu_114_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg_i_fu_114_p2_carry__1_n_0\,
      CO(3) => \p_neg_i_fu_114_p2_carry__2_n_0\,
      CO(2) => \p_neg_i_fu_114_p2_carry__2_n_1\,
      CO(1) => \p_neg_i_fu_114_p2_carry__2_n_2\,
      CO(0) => \p_neg_i_fu_114_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_i_fu_114_p2(15 downto 12),
      S(3) => erode_hls_mul_32sbkb_U1_n_44,
      S(2) => erode_hls_mul_32sbkb_U1_n_45,
      S(1) => erode_hls_mul_32sbkb_U1_n_46,
      S(0) => erode_hls_mul_32sbkb_U1_n_47
    );
\p_neg_i_fu_114_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg_i_fu_114_p2_carry__2_n_0\,
      CO(3) => \p_neg_i_fu_114_p2_carry__3_n_0\,
      CO(2) => \p_neg_i_fu_114_p2_carry__3_n_1\,
      CO(1) => \p_neg_i_fu_114_p2_carry__3_n_2\,
      CO(0) => \p_neg_i_fu_114_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_i_fu_114_p2(19 downto 16),
      S(3) => erode_hls_mul_32sbkb_U1_n_48,
      S(2) => erode_hls_mul_32sbkb_U1_n_49,
      S(1) => erode_hls_mul_32sbkb_U1_n_50,
      S(0) => erode_hls_mul_32sbkb_U1_n_51
    );
\p_neg_i_fu_114_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg_i_fu_114_p2_carry__3_n_0\,
      CO(3) => \p_neg_i_fu_114_p2_carry__4_n_0\,
      CO(2) => \p_neg_i_fu_114_p2_carry__4_n_1\,
      CO(1) => \p_neg_i_fu_114_p2_carry__4_n_2\,
      CO(0) => \p_neg_i_fu_114_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_i_fu_114_p2(23 downto 20),
      S(3) => erode_hls_mul_32sbkb_U1_n_52,
      S(2) => erode_hls_mul_32sbkb_U1_n_53,
      S(1) => erode_hls_mul_32sbkb_U1_n_54,
      S(0) => erode_hls_mul_32sbkb_U1_n_55
    );
\p_neg_i_fu_114_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg_i_fu_114_p2_carry__4_n_0\,
      CO(3) => \p_neg_i_fu_114_p2_carry__5_n_0\,
      CO(2) => \p_neg_i_fu_114_p2_carry__5_n_1\,
      CO(1) => \p_neg_i_fu_114_p2_carry__5_n_2\,
      CO(0) => \p_neg_i_fu_114_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_i_fu_114_p2(27 downto 24),
      S(3) => erode_hls_mul_32sbkb_U1_n_56,
      S(2) => erode_hls_mul_32sbkb_U1_n_57,
      S(1) => erode_hls_mul_32sbkb_U1_n_58,
      S(0) => erode_hls_mul_32sbkb_U1_n_59
    );
\p_neg_i_fu_114_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg_i_fu_114_p2_carry__5_n_0\,
      CO(3) => \NLW_p_neg_i_fu_114_p2_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \p_neg_i_fu_114_p2_carry__6_n_1\,
      CO(1) => \p_neg_i_fu_114_p2_carry__6_n_2\,
      CO(0) => \p_neg_i_fu_114_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_i_fu_114_p2(31 downto 28),
      S(3) => erode_hls_mul_32sbkb_U1_n_60,
      S(2) => erode_hls_mul_32sbkb_U1_n_61,
      S(1) => erode_hls_mul_32sbkb_U1_n_62,
      S(0) => erode_hls_mul_32sbkb_U1_n_63
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_3_proc_erode is
  port (
    \out_stream_last_V_1_state_reg[0]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    out_stream_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    col_packets_loc_c_empty_n : in STD_LOGIC;
    p_neg393_i_loc_c757_empty_n : in STD_LOGIC;
    g_img_1_data_stream_s_empty_n : in STD_LOGIC;
    out_stream_TREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \p_neg393_i_loc_read_reg_341_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_3_proc_erode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_3_proc_erode is
  signal \ap_CS_fsm[10]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[10]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[10]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[10]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_condition_pp0_exit_iter0_state7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_2__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_reg_pp0_iter1_exitcond_flatten_reg_373 : STD_LOGIC;
  signal ap_reg_pp0_iter1_exitcond_flatten_reg_3730 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_exitcond_flatten_reg_373[0]_i_1_n_0\ : STD_LOGIC;
  signal bound_reg_362 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal c_fu_319_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal c_reg_428 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal c_reg_4280 : STD_LOGIC;
  signal \c_reg_428_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \c_reg_428_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \c_reg_428_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \c_reg_428_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \c_reg_428_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \c_reg_428_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \c_reg_428_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \c_reg_428_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \c_reg_428_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \c_reg_428_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \c_reg_428_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \c_reg_428_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \c_reg_428_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \c_reg_428_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \c_reg_428_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \c_reg_428_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \c_reg_428_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \c_reg_428_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \c_reg_428_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \c_reg_428_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \c_reg_428_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \c_reg_428_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \c_reg_428_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \c_reg_428_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \c_reg_428_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \c_reg_428_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \c_reg_428_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \c_reg_428_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal col_packets_loc_read_reg_334 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \exitcond_flatten_fu_224_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_n_1\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_n_2\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__0_n_3\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_n_1\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_n_2\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__1_n_3\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_fu_224_p2_carry__2_n_3\ : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_10_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_11_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_12_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_13_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_14_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_15_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_16_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_5_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_6_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_7_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_8_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_i_9_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_n_0 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_n_1 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_n_2 : STD_LOGIC;
  signal exitcond_flatten_fu_224_p2_carry_n_3 : STD_LOGIC;
  signal \exitcond_flatten_reg_373[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_373_reg_n_0_[0]\ : STD_LOGIC;
  signal indvar_flatten_next_reg_3770 : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[0]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[0]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[0]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[0]_i_6_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[12]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[12]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[12]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[12]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[16]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[16]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[16]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[16]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[20]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[20]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[20]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[20]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[24]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[24]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[24]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[24]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[28]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[28]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[28]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[28]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[32]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[32]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[32]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[32]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[36]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[36]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[36]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[36]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[40]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[40]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[4]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[4]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[4]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[4]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[8]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[8]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[8]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377[8]_i_5_n_0\ : STD_LOGIC;
  signal indvar_flatten_next_reg_377_reg : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \indvar_flatten_next_reg_377_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_377_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal indvar_flatten_reg_159 : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[12]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[13]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[14]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[15]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[16]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[17]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[18]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[19]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[20]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[21]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[22]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[23]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[24]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[25]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[26]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[27]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[28]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[29]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[30]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[31]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[32]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[33]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[34]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[35]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[36]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[37]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[38]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[39]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[40]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[41]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten_reg_159_reg_n_0_[9]\ : STD_LOGIC;
  signal out_stream_data_V_1_ack_in : STD_LOGIC;
  signal out_stream_data_V_1_load_A : STD_LOGIC;
  signal out_stream_data_V_1_load_B : STD_LOGIC;
  signal out_stream_data_V_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal out_stream_data_V_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal out_stream_data_V_1_sel : STD_LOGIC;
  signal out_stream_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal out_stream_data_V_1_sel_wr : STD_LOGIC;
  signal out_stream_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal out_stream_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \out_stream_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal out_stream_last_V_1_ack_in : STD_LOGIC;
  signal out_stream_last_V_1_payload_A : STD_LOGIC;
  signal \out_stream_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal out_stream_last_V_1_payload_B : STD_LOGIC;
  signal \out_stream_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal out_stream_last_V_1_sel : STD_LOGIC;
  signal out_stream_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal out_stream_last_V_1_sel_wr : STD_LOGIC;
  signal out_stream_last_V_1_sel_wr014_out : STD_LOGIC;
  signal out_stream_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \out_stream_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_last_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^out_stream_last_v_1_state_reg[0]_0\ : STD_LOGIC;
  signal out_stream_last_V_tm_fu_313_p2 : STD_LOGIC;
  signal out_stream_last_V_tm_reg_413 : STD_LOGIC;
  signal out_stream_last_V_tm_reg_4130 : STD_LOGIC;
  signal out_stream_user_V_1_ack_in : STD_LOGIC;
  signal out_stream_user_V_1_payload_A : STD_LOGIC;
  signal \out_stream_user_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal out_stream_user_V_1_payload_B : STD_LOGIC;
  signal \out_stream_user_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal out_stream_user_V_1_sel : STD_LOGIC;
  signal out_stream_user_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal out_stream_user_V_1_sel_wr : STD_LOGIC;
  signal out_stream_user_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \out_stream_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_10_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_11_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_2_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_3_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_4_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_5_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_6_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_7_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_8_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408[0]_i_9_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_408_reg_n_0_[0]\ : STD_LOGIC;
  signal p_1_rec_i_i_mid2_fu_259_p3 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_1_rec_i_i_mid2_reg_398 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_1_rec_i_i_reg_181 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_Result_s_fu_324_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_neg393_i_loc_read_reg_341 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal r1_i_i_mid2_fu_251_p3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal r1_i_i_mid2_reg_392 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal r1_i_i_mid2_reg_3920 : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[10]_i_3_n_0\ : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[10]_i_4_n_0\ : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[10]_i_5_n_0\ : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[2]_i_2_n_0\ : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[2]_i_3_n_0\ : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[4]_i_2_n_0\ : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[4]_i_3_n_0\ : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[5]_i_2_n_0\ : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[6]_i_2_n_0\ : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[7]_i_2_n_0\ : STD_LOGIC;
  signal \r1_i_i_mid2_reg_392[8]_i_2_n_0\ : STD_LOGIC;
  signal r1_i_i_reg_170 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_17_i_i_fu_210_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \tmp_17_i_i_fu_210_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__2_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__2_n_3\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__3_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__3_n_1\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__3_n_2\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__3_n_3\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__4_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__4_n_1\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__4_n_2\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__4_n_3\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__5_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__5_n_1\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__5_n_2\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__5_n_3\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \tmp_17_i_i_fu_210_p2_carry__6_n_3\ : STD_LOGIC;
  signal tmp_17_i_i_fu_210_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_17_i_i_fu_210_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_17_i_i_fu_210_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_17_i_i_fu_210_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_17_i_i_fu_210_p2_carry_n_0 : STD_LOGIC;
  signal tmp_17_i_i_fu_210_p2_carry_n_1 : STD_LOGIC;
  signal tmp_17_i_i_fu_210_p2_carry_n_2 : STD_LOGIC;
  signal tmp_17_i_i_fu_210_p2_carry_n_3 : STD_LOGIC;
  signal tmp_17_i_i_reg_357 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_23_i_i3_fu_246_p2 : STD_LOGIC;
  signal tmp_23_i_i3_fu_246_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_23_i_i3_fu_246_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_23_i_i3_fu_246_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_23_i_i3_fu_246_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_23_i_i3_fu_246_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_23_i_i3_fu_246_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_23_i_i3_fu_246_p2_carry_n_1 : STD_LOGIC;
  signal tmp_23_i_i3_fu_246_p2_carry_n_2 : STD_LOGIC;
  signal tmp_23_i_i3_fu_246_p2_carry_n_3 : STD_LOGIC;
  signal tmp_23_i_i3_reg_387 : STD_LOGIC;
  signal \tmp_23_i_i3_reg_387[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_11_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_n_1 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_n_2 : STD_LOGIC;
  signal tmp_23_i_i_mid1_fu_241_p2_carry_n_3 : STD_LOGIC;
  signal tmp_23_i_i_mid1_reg_382 : STD_LOGIC;
  signal \tmp_23_i_i_mid1_reg_382[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_n_0\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_29_i_i_fu_219_p2_carry__2_n_3\ : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_11_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_12_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_13_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_14_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_15_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_16_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_n_0 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_n_1 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_n_2 : STD_LOGIC;
  signal tmp_29_i_i_fu_219_p2_carry_n_3 : STD_LOGIC;
  signal tmp_29_i_i_reg_367 : STD_LOGIC;
  signal \tmp_29_i_i_reg_367[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_32_reg_4030 : STD_LOGIC;
  signal tmp_33_reg_4180 : STD_LOGIC;
  signal tmp_41_i_i_fu_308_p2 : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_41_i_i_fu_308_p2_carry__1_n_3\ : STD_LOGIC;
  signal tmp_41_i_i_fu_308_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_41_i_i_fu_308_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_41_i_i_fu_308_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_41_i_i_fu_308_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_41_i_i_fu_308_p2_carry_n_0 : STD_LOGIC;
  signal tmp_41_i_i_fu_308_p2_carry_n_1 : STD_LOGIC;
  signal tmp_41_i_i_fu_308_p2_carry_n_2 : STD_LOGIC;
  signal tmp_41_i_i_fu_308_p2_carry_n_3 : STD_LOGIC;
  signal \NLW_c_reg_428_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_c_reg_428_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_exitcond_flatten_fu_224_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond_flatten_fu_224_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond_flatten_fu_224_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond_flatten_fu_224_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_exitcond_flatten_fu_224_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_next_reg_377_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvar_flatten_next_reg_377_reg[40]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_17_i_i_fu_210_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_17_i_i_fu_210_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_23_i_i3_fu_246_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_23_i_i_mid1_fu_241_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_29_i_i_fu_219_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_i_i_fu_219_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_i_i_fu_219_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_i_i_fu_219_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_41_i_i_fu_308_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_41_i_i_fu_308_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_41_i_i_fu_308_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_41_i_i_fu_308_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair41";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \c_reg_428_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \c_reg_428_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \c_reg_428_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \c_reg_428_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \c_reg_428_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \c_reg_428_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \c_reg_428_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \c_reg_428_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_377_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \out_stream_TDATA[0]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \out_stream_TDATA[10]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \out_stream_TDATA[11]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \out_stream_TDATA[12]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \out_stream_TDATA[13]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \out_stream_TDATA[14]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \out_stream_TDATA[15]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \out_stream_TDATA[16]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \out_stream_TDATA[17]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \out_stream_TDATA[18]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \out_stream_TDATA[19]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \out_stream_TDATA[1]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \out_stream_TDATA[20]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \out_stream_TDATA[21]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \out_stream_TDATA[22]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \out_stream_TDATA[23]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \out_stream_TDATA[24]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \out_stream_TDATA[25]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \out_stream_TDATA[26]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \out_stream_TDATA[27]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \out_stream_TDATA[28]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \out_stream_TDATA[29]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \out_stream_TDATA[2]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \out_stream_TDATA[30]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \out_stream_TDATA[31]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \out_stream_TDATA[3]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \out_stream_TDATA[4]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \out_stream_TDATA[5]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \out_stream_TDATA[6]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \out_stream_TDATA[7]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \out_stream_TDATA[8]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \out_stream_TDATA[9]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \out_stream_TLAST[0]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of out_stream_data_V_1_sel_rd_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of out_stream_data_V_1_sel_wr_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \out_stream_data_V_1_state[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \out_stream_data_V_1_state[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of out_stream_last_V_1_sel_rd_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \out_stream_last_V_1_state[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \out_stream_last_V_1_state[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \out_stream_last_V_tm_reg_413[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of out_stream_user_V_1_sel_rd_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of out_stream_user_V_1_sel_wr_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \out_stream_user_V_1_state[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \out_stream_user_V_1_state[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \out_stream_user_V_tm_reg_408[0]_i_10\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \out_stream_user_V_tm_reg_408[0]_i_11\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \out_stream_user_V_tm_reg_408[0]_i_9\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[10]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[11]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[13]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[14]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[15]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[16]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[17]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[18]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[19]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[20]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[21]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[22]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[23]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[25]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[26]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[27]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[28]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[29]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_1_rec_i_i_mid2_reg_398[9]_i_1\ : label is "soft_lutpair71";
  attribute ADDER_THRESHOLD of tmp_17_i_i_fu_210_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_17_i_i_fu_210_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_17_i_i_fu_210_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_17_i_i_fu_210_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_17_i_i_fu_210_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_17_i_i_fu_210_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_17_i_i_fu_210_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_17_i_i_fu_210_p2_carry__6\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of tmp_29_i_i_fu_219_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_29_i_i_fu_219_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_29_i_i_fu_219_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_29_i_i_fu_219_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_29_i_i_reg_367[0]_i_1\ : label is "soft_lutpair46";
begin
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  \ap_CS_fsm_reg[0]_1\(0) <= \^ap_cs_fsm_reg[0]_1\(0);
  \ap_CS_fsm_reg[10]_0\ <= \^ap_cs_fsm_reg[10]_0\;
  \out_stream_last_V_1_state_reg[0]_0\ <= \^out_stream_last_v_1_state_reg[0]_0\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => out_stream_user_V_1_ack_in,
      I1 => out_stream_data_V_1_ack_in,
      I2 => out_stream_last_V_1_ack_in,
      I3 => ap_CS_fsm_state13,
      I4 => \^ap_cs_fsm_reg[0]_0\(0),
      I5 => \^ap_cs_fsm_reg[0]_1\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[10]_i_2_n_0\,
      I2 => \ap_CS_fsm[10]_i_3_n_0\,
      I3 => \ap_CS_fsm[10]_i_4_n_0\,
      I4 => ap_CS_fsm_state13,
      I5 => \^ap_cs_fsm_reg[10]_0\,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state7,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm[10]_i_2_n_0\
    );
\ap_CS_fsm[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => out_stream_last_V_1_ack_in,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_reg_pp0_iter1_exitcond_flatten_reg_373,
      I4 => \ap_CS_fsm[6]_i_2_n_0\,
      O => \ap_CS_fsm[10]_i_3_n_0\
    );
\ap_CS_fsm[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[10]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_1\(0),
      I1 => Loop_loop_height_pro_U0_ap_start,
      I2 => col_packets_loc_c_empty_n,
      I3 => p_neg393_i_loc_c757_empty_n,
      O => \^ap_cs_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => \ap_CS_fsm[6]_i_3_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_CS_fsm_state6,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => g_img_1_data_stream_s_empty_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      O => \ap_CS_fsm[6]_i_2_n_0\
    );
\ap_CS_fsm[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I2 => g_img_1_data_stream_s_empty_n,
      I3 => out_stream_last_V_1_ack_in,
      O => \ap_CS_fsm[6]_i_3_n_0\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \ap_CS_fsm[7]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \ap_CS_fsm[10]_i_2_n_0\,
      I3 => ap_reg_pp0_iter1_exitcond_flatten_reg_3730,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFB00FBFB"
    )
        port map (
      I0 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => g_img_1_data_stream_s_empty_n,
      I3 => ap_reg_pp0_iter1_exitcond_flatten_reg_373,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => out_stream_last_V_1_ack_in,
      O => \ap_CS_fsm[7]_i_2_n_0\
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA80AAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => out_stream_last_V_1_ack_in,
      I2 => g_img_1_data_stream_s_empty_n,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_reg_pp0_iter1_exitcond_flatten_reg_3730
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF10100000"
    )
        port map (
      I0 => g_img_1_data_stream_s_empty_n,
      I1 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \ap_CS_fsm[10]_i_3_n_0\,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => g_img_1_data_stream_s_empty_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage2,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_1\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[0]_0\(0),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[6]_i_3_n_0\,
      I2 => ap_condition_pp0_exit_iter0_state7,
      I3 => ap_rst_n,
      I4 => ap_CS_fsm_state6,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040CC4000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \ap_enable_reg_pp0_iter1_i_2__0_n_0\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_condition_pp0_exit_iter0_state7,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
\ap_enable_reg_pp0_iter1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF04FF"
    )
        port map (
      I0 => ap_reg_pp0_iter1_exitcond_flatten_reg_373,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => out_stream_last_V_1_ack_in,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \ap_CS_fsm[6]_i_2_n_0\,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \ap_enable_reg_pp0_iter1_i_2__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond_flatten_reg_373[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFF55AA00AA00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => out_stream_last_V_1_ack_in,
      I2 => g_img_1_data_stream_s_empty_n,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_reg_pp0_iter1_exitcond_flatten_reg_373,
      O => \ap_reg_pp0_iter1_exitcond_flatten_reg_373[0]_i_1_n_0\
    );
\ap_reg_pp0_iter1_exitcond_flatten_reg_373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_exitcond_flatten_reg_373[0]_i_1_n_0\,
      Q => ap_reg_pp0_iter1_exitcond_flatten_reg_373,
      R => '0'
    );
\bound_reg_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(0),
      Q => bound_reg_362(0),
      R => '0'
    );
\bound_reg_362_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(10),
      Q => bound_reg_362(10),
      R => '0'
    );
\bound_reg_362_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(11),
      Q => bound_reg_362(11),
      R => '0'
    );
\bound_reg_362_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(12),
      Q => bound_reg_362(12),
      R => '0'
    );
\bound_reg_362_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(13),
      Q => bound_reg_362(13),
      R => '0'
    );
\bound_reg_362_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(14),
      Q => bound_reg_362(14),
      R => '0'
    );
\bound_reg_362_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(15),
      Q => bound_reg_362(15),
      R => '0'
    );
\bound_reg_362_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(16),
      Q => bound_reg_362(16),
      R => '0'
    );
\bound_reg_362_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(17),
      Q => bound_reg_362(17),
      R => '0'
    );
\bound_reg_362_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(18),
      Q => bound_reg_362(18),
      R => '0'
    );
\bound_reg_362_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(19),
      Q => bound_reg_362(19),
      R => '0'
    );
\bound_reg_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(1),
      Q => bound_reg_362(1),
      R => '0'
    );
\bound_reg_362_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(20),
      Q => bound_reg_362(20),
      R => '0'
    );
\bound_reg_362_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(21),
      Q => bound_reg_362(21),
      R => '0'
    );
\bound_reg_362_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(22),
      Q => bound_reg_362(22),
      R => '0'
    );
\bound_reg_362_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(23),
      Q => bound_reg_362(23),
      R => '0'
    );
\bound_reg_362_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(24),
      Q => bound_reg_362(24),
      R => '0'
    );
\bound_reg_362_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(25),
      Q => bound_reg_362(25),
      R => '0'
    );
\bound_reg_362_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(26),
      Q => bound_reg_362(26),
      R => '0'
    );
\bound_reg_362_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(27),
      Q => bound_reg_362(27),
      R => '0'
    );
\bound_reg_362_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(28),
      Q => bound_reg_362(28),
      R => '0'
    );
\bound_reg_362_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(29),
      Q => bound_reg_362(29),
      R => '0'
    );
\bound_reg_362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(2),
      Q => bound_reg_362(2),
      R => '0'
    );
\bound_reg_362_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(30),
      Q => bound_reg_362(30),
      R => '0'
    );
\bound_reg_362_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(31),
      Q => bound_reg_362(31),
      R => '0'
    );
\bound_reg_362_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(32),
      Q => bound_reg_362(32),
      R => '0'
    );
\bound_reg_362_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(33),
      Q => bound_reg_362(33),
      R => '0'
    );
\bound_reg_362_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(34),
      Q => bound_reg_362(34),
      R => '0'
    );
\bound_reg_362_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(35),
      Q => bound_reg_362(35),
      R => '0'
    );
\bound_reg_362_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(36),
      Q => bound_reg_362(36),
      R => '0'
    );
\bound_reg_362_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(37),
      Q => bound_reg_362(37),
      R => '0'
    );
\bound_reg_362_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(38),
      Q => bound_reg_362(38),
      R => '0'
    );
\bound_reg_362_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(39),
      Q => bound_reg_362(39),
      R => '0'
    );
\bound_reg_362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(3),
      Q => bound_reg_362(3),
      R => '0'
    );
\bound_reg_362_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(40),
      Q => bound_reg_362(40),
      R => '0'
    );
\bound_reg_362_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(41),
      Q => bound_reg_362(41),
      R => '0'
    );
\bound_reg_362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(4),
      Q => bound_reg_362(4),
      R => '0'
    );
\bound_reg_362_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(5),
      Q => bound_reg_362(5),
      R => '0'
    );
\bound_reg_362_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(6),
      Q => bound_reg_362(6),
      R => '0'
    );
\bound_reg_362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(7),
      Q => bound_reg_362(7),
      R => '0'
    );
\bound_reg_362_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(8),
      Q => bound_reg_362(8),
      R => '0'
    );
\bound_reg_362_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(9),
      Q => bound_reg_362(9),
      R => '0'
    );
\c_reg_428[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_reg_398(0),
      O => c_fu_319_p2(0)
    );
\c_reg_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(0),
      Q => c_reg_428(0),
      R => '0'
    );
\c_reg_428_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(10),
      Q => c_reg_428(10),
      R => '0'
    );
\c_reg_428_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(11),
      Q => c_reg_428(11),
      R => '0'
    );
\c_reg_428_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(12),
      Q => c_reg_428(12),
      R => '0'
    );
\c_reg_428_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_reg_428_reg[8]_i_1_n_0\,
      CO(3) => \c_reg_428_reg[12]_i_1_n_0\,
      CO(2) => \c_reg_428_reg[12]_i_1_n_1\,
      CO(1) => \c_reg_428_reg[12]_i_1_n_2\,
      CO(0) => \c_reg_428_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_fu_319_p2(12 downto 9),
      S(3 downto 0) => p_1_rec_i_i_mid2_reg_398(12 downto 9)
    );
\c_reg_428_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(13),
      Q => c_reg_428(13),
      R => '0'
    );
\c_reg_428_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(14),
      Q => c_reg_428(14),
      R => '0'
    );
\c_reg_428_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(15),
      Q => c_reg_428(15),
      R => '0'
    );
\c_reg_428_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(16),
      Q => c_reg_428(16),
      R => '0'
    );
\c_reg_428_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_reg_428_reg[12]_i_1_n_0\,
      CO(3) => \c_reg_428_reg[16]_i_1_n_0\,
      CO(2) => \c_reg_428_reg[16]_i_1_n_1\,
      CO(1) => \c_reg_428_reg[16]_i_1_n_2\,
      CO(0) => \c_reg_428_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_fu_319_p2(16 downto 13),
      S(3 downto 0) => p_1_rec_i_i_mid2_reg_398(16 downto 13)
    );
\c_reg_428_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(17),
      Q => c_reg_428(17),
      R => '0'
    );
\c_reg_428_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(18),
      Q => c_reg_428(18),
      R => '0'
    );
\c_reg_428_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(19),
      Q => c_reg_428(19),
      R => '0'
    );
\c_reg_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(1),
      Q => c_reg_428(1),
      R => '0'
    );
\c_reg_428_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(20),
      Q => c_reg_428(20),
      R => '0'
    );
\c_reg_428_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_reg_428_reg[16]_i_1_n_0\,
      CO(3) => \c_reg_428_reg[20]_i_1_n_0\,
      CO(2) => \c_reg_428_reg[20]_i_1_n_1\,
      CO(1) => \c_reg_428_reg[20]_i_1_n_2\,
      CO(0) => \c_reg_428_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_fu_319_p2(20 downto 17),
      S(3 downto 0) => p_1_rec_i_i_mid2_reg_398(20 downto 17)
    );
\c_reg_428_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(21),
      Q => c_reg_428(21),
      R => '0'
    );
\c_reg_428_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(22),
      Q => c_reg_428(22),
      R => '0'
    );
\c_reg_428_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(23),
      Q => c_reg_428(23),
      R => '0'
    );
\c_reg_428_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(24),
      Q => c_reg_428(24),
      R => '0'
    );
\c_reg_428_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_reg_428_reg[20]_i_1_n_0\,
      CO(3) => \c_reg_428_reg[24]_i_1_n_0\,
      CO(2) => \c_reg_428_reg[24]_i_1_n_1\,
      CO(1) => \c_reg_428_reg[24]_i_1_n_2\,
      CO(0) => \c_reg_428_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_fu_319_p2(24 downto 21),
      S(3 downto 0) => p_1_rec_i_i_mid2_reg_398(24 downto 21)
    );
\c_reg_428_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(25),
      Q => c_reg_428(25),
      R => '0'
    );
\c_reg_428_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(26),
      Q => c_reg_428(26),
      R => '0'
    );
\c_reg_428_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(27),
      Q => c_reg_428(27),
      R => '0'
    );
\c_reg_428_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(28),
      Q => c_reg_428(28),
      R => '0'
    );
\c_reg_428_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_reg_428_reg[24]_i_1_n_0\,
      CO(3) => \c_reg_428_reg[28]_i_1_n_0\,
      CO(2) => \c_reg_428_reg[28]_i_1_n_1\,
      CO(1) => \c_reg_428_reg[28]_i_1_n_2\,
      CO(0) => \c_reg_428_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_fu_319_p2(28 downto 25),
      S(3 downto 0) => p_1_rec_i_i_mid2_reg_398(28 downto 25)
    );
\c_reg_428_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(29),
      Q => c_reg_428(29),
      R => '0'
    );
\c_reg_428_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_reg_428_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_c_reg_428_reg[29]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_c_reg_428_reg[29]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => c_fu_319_p2(29),
      S(3 downto 1) => B"000",
      S(0) => p_1_rec_i_i_mid2_reg_398(29)
    );
\c_reg_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(2),
      Q => c_reg_428(2),
      R => '0'
    );
\c_reg_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(3),
      Q => c_reg_428(3),
      R => '0'
    );
\c_reg_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(4),
      Q => c_reg_428(4),
      R => '0'
    );
\c_reg_428_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \c_reg_428_reg[4]_i_1_n_0\,
      CO(2) => \c_reg_428_reg[4]_i_1_n_1\,
      CO(1) => \c_reg_428_reg[4]_i_1_n_2\,
      CO(0) => \c_reg_428_reg[4]_i_1_n_3\,
      CYINIT => p_1_rec_i_i_mid2_reg_398(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_fu_319_p2(4 downto 1),
      S(3 downto 0) => p_1_rec_i_i_mid2_reg_398(4 downto 1)
    );
\c_reg_428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(5),
      Q => c_reg_428(5),
      R => '0'
    );
\c_reg_428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(6),
      Q => c_reg_428(6),
      R => '0'
    );
\c_reg_428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(7),
      Q => c_reg_428(7),
      R => '0'
    );
\c_reg_428_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(8),
      Q => c_reg_428(8),
      R => '0'
    );
\c_reg_428_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_reg_428_reg[4]_i_1_n_0\,
      CO(3) => \c_reg_428_reg[8]_i_1_n_0\,
      CO(2) => \c_reg_428_reg[8]_i_1_n_1\,
      CO(1) => \c_reg_428_reg[8]_i_1_n_2\,
      CO(0) => \c_reg_428_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_fu_319_p2(8 downto 5),
      S(3 downto 0) => p_1_rec_i_i_mid2_reg_398(8 downto 5)
    );
\c_reg_428_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => c_fu_319_p2(9),
      Q => c_reg_428(9),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(0),
      Q => col_packets_loc_read_reg_334(0),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(10),
      Q => col_packets_loc_read_reg_334(10),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(11),
      Q => col_packets_loc_read_reg_334(11),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(12),
      Q => col_packets_loc_read_reg_334(12),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(13),
      Q => col_packets_loc_read_reg_334(13),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(14),
      Q => col_packets_loc_read_reg_334(14),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(15),
      Q => col_packets_loc_read_reg_334(15),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(16),
      Q => col_packets_loc_read_reg_334(16),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(17),
      Q => col_packets_loc_read_reg_334(17),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(18),
      Q => col_packets_loc_read_reg_334(18),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(19),
      Q => col_packets_loc_read_reg_334(19),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(1),
      Q => col_packets_loc_read_reg_334(1),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(20),
      Q => col_packets_loc_read_reg_334(20),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(21),
      Q => col_packets_loc_read_reg_334(21),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(22),
      Q => col_packets_loc_read_reg_334(22),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(23),
      Q => col_packets_loc_read_reg_334(23),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(24),
      Q => col_packets_loc_read_reg_334(24),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(25),
      Q => col_packets_loc_read_reg_334(25),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(26),
      Q => col_packets_loc_read_reg_334(26),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(27),
      Q => col_packets_loc_read_reg_334(27),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(28),
      Q => col_packets_loc_read_reg_334(28),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(29),
      Q => col_packets_loc_read_reg_334(29),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(2),
      Q => col_packets_loc_read_reg_334(2),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(30),
      Q => col_packets_loc_read_reg_334(30),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(3),
      Q => col_packets_loc_read_reg_334(3),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(4),
      Q => col_packets_loc_read_reg_334(4),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(5),
      Q => col_packets_loc_read_reg_334(5),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(6),
      Q => col_packets_loc_read_reg_334(6),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(7),
      Q => col_packets_loc_read_reg_334(7),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(8),
      Q => col_packets_loc_read_reg_334(8),
      R => '0'
    );
\col_packets_loc_read_reg_334_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(9),
      Q => col_packets_loc_read_reg_334(9),
      R => '0'
    );
erode_hls_mul_31nhbi_U45: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_mul_31nhbi
     port map (
      D(41 downto 0) => \erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg__0\(41 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      buff2_reg(30 downto 0) => col_packets_loc_read_reg_334(30 downto 0)
    );
exitcond_flatten_fu_224_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond_flatten_fu_224_p2_carry_n_0,
      CO(2) => exitcond_flatten_fu_224_p2_carry_n_1,
      CO(1) => exitcond_flatten_fu_224_p2_carry_n_2,
      CO(0) => exitcond_flatten_fu_224_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond_flatten_fu_224_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond_flatten_fu_224_p2_carry_i_1_n_0,
      S(2) => exitcond_flatten_fu_224_p2_carry_i_2_n_0,
      S(1) => exitcond_flatten_fu_224_p2_carry_i_3_n_0,
      S(0) => exitcond_flatten_fu_224_p2_carry_i_4_n_0
    );
\exitcond_flatten_fu_224_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => exitcond_flatten_fu_224_p2_carry_n_0,
      CO(3) => \exitcond_flatten_fu_224_p2_carry__0_n_0\,
      CO(2) => \exitcond_flatten_fu_224_p2_carry__0_n_1\,
      CO(1) => \exitcond_flatten_fu_224_p2_carry__0_n_2\,
      CO(0) => \exitcond_flatten_fu_224_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond_flatten_fu_224_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \exitcond_flatten_fu_224_p2_carry__0_i_1_n_0\,
      S(2) => \exitcond_flatten_fu_224_p2_carry__0_i_2_n_0\,
      S(1) => \exitcond_flatten_fu_224_p2_carry__0_i_3_n_0\,
      S(0) => \exitcond_flatten_fu_224_p2_carry__0_i_4_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(23),
      I1 => \exitcond_flatten_fu_224_p2_carry__0_i_5_n_0\,
      I2 => bound_reg_362(21),
      I3 => \exitcond_flatten_fu_224_p2_carry__0_i_6_n_0\,
      I4 => \exitcond_flatten_fu_224_p2_carry__0_i_7_n_0\,
      I5 => bound_reg_362(22),
      O => \exitcond_flatten_fu_224_p2_carry__0_i_1_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(19),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[19]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_10_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(17),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[17]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_11_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[15]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_12_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(16),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[16]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_13_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[14]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_14_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[12]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_15_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[13]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_16_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(20),
      I1 => \exitcond_flatten_fu_224_p2_carry__0_i_8_n_0\,
      I2 => bound_reg_362(18),
      I3 => \exitcond_flatten_fu_224_p2_carry__0_i_9_n_0\,
      I4 => \exitcond_flatten_fu_224_p2_carry__0_i_10_n_0\,
      I5 => bound_reg_362(19),
      O => \exitcond_flatten_fu_224_p2_carry__0_i_2_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(17),
      I1 => \exitcond_flatten_fu_224_p2_carry__0_i_11_n_0\,
      I2 => bound_reg_362(15),
      I3 => \exitcond_flatten_fu_224_p2_carry__0_i_12_n_0\,
      I4 => \exitcond_flatten_fu_224_p2_carry__0_i_13_n_0\,
      I5 => bound_reg_362(16),
      O => \exitcond_flatten_fu_224_p2_carry__0_i_3_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(14),
      I1 => \exitcond_flatten_fu_224_p2_carry__0_i_14_n_0\,
      I2 => bound_reg_362(12),
      I3 => \exitcond_flatten_fu_224_p2_carry__0_i_15_n_0\,
      I4 => \exitcond_flatten_fu_224_p2_carry__0_i_16_n_0\,
      I5 => bound_reg_362(13),
      O => \exitcond_flatten_fu_224_p2_carry__0_i_4_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(23),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[23]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_5_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(21),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[21]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_6_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(22),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[22]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_7_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(20),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[20]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_8_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(18),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[18]\,
      O => \exitcond_flatten_fu_224_p2_carry__0_i_9_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exitcond_flatten_fu_224_p2_carry__0_n_0\,
      CO(3) => \exitcond_flatten_fu_224_p2_carry__1_n_0\,
      CO(2) => \exitcond_flatten_fu_224_p2_carry__1_n_1\,
      CO(1) => \exitcond_flatten_fu_224_p2_carry__1_n_2\,
      CO(0) => \exitcond_flatten_fu_224_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond_flatten_fu_224_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \exitcond_flatten_fu_224_p2_carry__1_i_1_n_0\,
      S(2) => \exitcond_flatten_fu_224_p2_carry__1_i_2_n_0\,
      S(1) => \exitcond_flatten_fu_224_p2_carry__1_i_3_n_0\,
      S(0) => \exitcond_flatten_fu_224_p2_carry__1_i_4_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(35),
      I1 => \exitcond_flatten_fu_224_p2_carry__1_i_5_n_0\,
      I2 => bound_reg_362(33),
      I3 => \exitcond_flatten_fu_224_p2_carry__1_i_6_n_0\,
      I4 => \exitcond_flatten_fu_224_p2_carry__1_i_7_n_0\,
      I5 => bound_reg_362(34),
      O => \exitcond_flatten_fu_224_p2_carry__1_i_1_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(31),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[31]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_10_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(29),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[29]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_11_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(27),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[27]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_12_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(28),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[28]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_13_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(26),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[26]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_14_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(24),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[24]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_15_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(25),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[25]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_16_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(32),
      I1 => \exitcond_flatten_fu_224_p2_carry__1_i_8_n_0\,
      I2 => bound_reg_362(30),
      I3 => \exitcond_flatten_fu_224_p2_carry__1_i_9_n_0\,
      I4 => \exitcond_flatten_fu_224_p2_carry__1_i_10_n_0\,
      I5 => bound_reg_362(31),
      O => \exitcond_flatten_fu_224_p2_carry__1_i_2_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(29),
      I1 => \exitcond_flatten_fu_224_p2_carry__1_i_11_n_0\,
      I2 => bound_reg_362(27),
      I3 => \exitcond_flatten_fu_224_p2_carry__1_i_12_n_0\,
      I4 => \exitcond_flatten_fu_224_p2_carry__1_i_13_n_0\,
      I5 => bound_reg_362(28),
      O => \exitcond_flatten_fu_224_p2_carry__1_i_3_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(26),
      I1 => \exitcond_flatten_fu_224_p2_carry__1_i_14_n_0\,
      I2 => bound_reg_362(24),
      I3 => \exitcond_flatten_fu_224_p2_carry__1_i_15_n_0\,
      I4 => \exitcond_flatten_fu_224_p2_carry__1_i_16_n_0\,
      I5 => bound_reg_362(25),
      O => \exitcond_flatten_fu_224_p2_carry__1_i_4_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(35),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[35]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_5_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(33),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[33]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_6_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(34),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[34]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_7_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(32),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[32]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_8_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(30),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[30]\,
      O => \exitcond_flatten_fu_224_p2_carry__1_i_9_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \exitcond_flatten_fu_224_p2_carry__1_n_0\,
      CO(3 downto 2) => \NLW_exitcond_flatten_fu_224_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ap_condition_pp0_exit_iter0_state7,
      CO(0) => \exitcond_flatten_fu_224_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond_flatten_fu_224_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \exitcond_flatten_fu_224_p2_carry__2_i_1_n_0\,
      S(0) => \exitcond_flatten_fu_224_p2_carry__2_i_2_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(41),
      I1 => \exitcond_flatten_fu_224_p2_carry__2_i_3_n_0\,
      I2 => bound_reg_362(39),
      I3 => \exitcond_flatten_fu_224_p2_carry__2_i_4_n_0\,
      I4 => \exitcond_flatten_fu_224_p2_carry__2_i_5_n_0\,
      I5 => bound_reg_362(40),
      O => \exitcond_flatten_fu_224_p2_carry__2_i_1_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(38),
      I1 => \exitcond_flatten_fu_224_p2_carry__2_i_6_n_0\,
      I2 => bound_reg_362(36),
      I3 => \exitcond_flatten_fu_224_p2_carry__2_i_7_n_0\,
      I4 => \exitcond_flatten_fu_224_p2_carry__2_i_8_n_0\,
      I5 => bound_reg_362(37),
      O => \exitcond_flatten_fu_224_p2_carry__2_i_2_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(41),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[41]\,
      O => \exitcond_flatten_fu_224_p2_carry__2_i_3_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(39),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[39]\,
      O => \exitcond_flatten_fu_224_p2_carry__2_i_4_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(40),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[40]\,
      O => \exitcond_flatten_fu_224_p2_carry__2_i_5_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(38),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[38]\,
      O => \exitcond_flatten_fu_224_p2_carry__2_i_6_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__2_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(36),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[36]\,
      O => \exitcond_flatten_fu_224_p2_carry__2_i_7_n_0\
    );
\exitcond_flatten_fu_224_p2_carry__2_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(37),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[37]\,
      O => \exitcond_flatten_fu_224_p2_carry__2_i_8_n_0\
    );
exitcond_flatten_fu_224_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(11),
      I1 => exitcond_flatten_fu_224_p2_carry_i_5_n_0,
      I2 => bound_reg_362(9),
      I3 => exitcond_flatten_fu_224_p2_carry_i_6_n_0,
      I4 => exitcond_flatten_fu_224_p2_carry_i_7_n_0,
      I5 => bound_reg_362(10),
      O => exitcond_flatten_fu_224_p2_carry_i_1_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[7]\,
      O => exitcond_flatten_fu_224_p2_carry_i_10_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[5]\,
      O => exitcond_flatten_fu_224_p2_carry_i_11_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[3]\,
      O => exitcond_flatten_fu_224_p2_carry_i_12_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[4]\,
      O => exitcond_flatten_fu_224_p2_carry_i_13_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[0]\,
      O => exitcond_flatten_fu_224_p2_carry_i_14_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[2]\,
      O => exitcond_flatten_fu_224_p2_carry_i_15_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[1]\,
      O => exitcond_flatten_fu_224_p2_carry_i_16_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(8),
      I1 => exitcond_flatten_fu_224_p2_carry_i_8_n_0,
      I2 => bound_reg_362(6),
      I3 => exitcond_flatten_fu_224_p2_carry_i_9_n_0,
      I4 => exitcond_flatten_fu_224_p2_carry_i_10_n_0,
      I5 => bound_reg_362(7),
      O => exitcond_flatten_fu_224_p2_carry_i_2_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bound_reg_362(5),
      I1 => exitcond_flatten_fu_224_p2_carry_i_11_n_0,
      I2 => bound_reg_362(3),
      I3 => exitcond_flatten_fu_224_p2_carry_i_12_n_0,
      I4 => exitcond_flatten_fu_224_p2_carry_i_13_n_0,
      I5 => bound_reg_362(4),
      O => exitcond_flatten_fu_224_p2_carry_i_3_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => exitcond_flatten_fu_224_p2_carry_i_14_n_0,
      I1 => bound_reg_362(0),
      I2 => bound_reg_362(2),
      I3 => exitcond_flatten_fu_224_p2_carry_i_15_n_0,
      I4 => bound_reg_362(1),
      I5 => exitcond_flatten_fu_224_p2_carry_i_16_n_0,
      O => exitcond_flatten_fu_224_p2_carry_i_4_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[11]\,
      O => exitcond_flatten_fu_224_p2_carry_i_5_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[9]\,
      O => exitcond_flatten_fu_224_p2_carry_i_6_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[10]\,
      O => exitcond_flatten_fu_224_p2_carry_i_7_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[8]\,
      O => exitcond_flatten_fu_224_p2_carry_i_8_n_0
    );
exitcond_flatten_fu_224_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[6]\,
      O => exitcond_flatten_fu_224_p2_carry_i_9_n_0
    );
\exitcond_flatten_reg_373[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8000BBBB8888"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state7,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => out_stream_last_V_1_ack_in,
      I3 => g_img_1_data_stream_s_empty_n,
      I4 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \exitcond_flatten_reg_373[0]_i_1_n_0\
    );
\exitcond_flatten_reg_373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_373[0]_i_1_n_0\,
      Q => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten_next_reg_377[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2A2A200000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => g_img_1_data_stream_s_empty_n,
      I4 => out_stream_last_V_1_ack_in,
      I5 => ap_CS_fsm_pp0_stage0,
      O => indvar_flatten_next_reg_3770
    );
\indvar_flatten_next_reg_377[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[3]\,
      O => \indvar_flatten_next_reg_377[0]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[2]\,
      O => \indvar_flatten_next_reg_377[0]_i_4_n_0\
    );
\indvar_flatten_next_reg_377[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[1]\,
      O => \indvar_flatten_next_reg_377[0]_i_5_n_0\
    );
\indvar_flatten_next_reg_377[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[0]\,
      O => \indvar_flatten_next_reg_377[0]_i_6_n_0\
    );
\indvar_flatten_next_reg_377[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[15]\,
      O => \indvar_flatten_next_reg_377[12]_i_2_n_0\
    );
\indvar_flatten_next_reg_377[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[14]\,
      O => \indvar_flatten_next_reg_377[12]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[13]\,
      O => \indvar_flatten_next_reg_377[12]_i_4_n_0\
    );
\indvar_flatten_next_reg_377[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[12]\,
      O => \indvar_flatten_next_reg_377[12]_i_5_n_0\
    );
\indvar_flatten_next_reg_377[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(19),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[19]\,
      O => \indvar_flatten_next_reg_377[16]_i_2_n_0\
    );
\indvar_flatten_next_reg_377[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(18),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[18]\,
      O => \indvar_flatten_next_reg_377[16]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(17),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[17]\,
      O => \indvar_flatten_next_reg_377[16]_i_4_n_0\
    );
\indvar_flatten_next_reg_377[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(16),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[16]\,
      O => \indvar_flatten_next_reg_377[16]_i_5_n_0\
    );
\indvar_flatten_next_reg_377[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(23),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[23]\,
      O => \indvar_flatten_next_reg_377[20]_i_2_n_0\
    );
\indvar_flatten_next_reg_377[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(22),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[22]\,
      O => \indvar_flatten_next_reg_377[20]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(21),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[21]\,
      O => \indvar_flatten_next_reg_377[20]_i_4_n_0\
    );
\indvar_flatten_next_reg_377[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(20),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[20]\,
      O => \indvar_flatten_next_reg_377[20]_i_5_n_0\
    );
\indvar_flatten_next_reg_377[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(27),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[27]\,
      O => \indvar_flatten_next_reg_377[24]_i_2_n_0\
    );
\indvar_flatten_next_reg_377[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(26),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[26]\,
      O => \indvar_flatten_next_reg_377[24]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(25),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[25]\,
      O => \indvar_flatten_next_reg_377[24]_i_4_n_0\
    );
\indvar_flatten_next_reg_377[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(24),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[24]\,
      O => \indvar_flatten_next_reg_377[24]_i_5_n_0\
    );
\indvar_flatten_next_reg_377[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(31),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[31]\,
      O => \indvar_flatten_next_reg_377[28]_i_2_n_0\
    );
\indvar_flatten_next_reg_377[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(30),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[30]\,
      O => \indvar_flatten_next_reg_377[28]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(29),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[29]\,
      O => \indvar_flatten_next_reg_377[28]_i_4_n_0\
    );
\indvar_flatten_next_reg_377[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(28),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[28]\,
      O => \indvar_flatten_next_reg_377[28]_i_5_n_0\
    );
\indvar_flatten_next_reg_377[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(35),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[35]\,
      O => \indvar_flatten_next_reg_377[32]_i_2_n_0\
    );
\indvar_flatten_next_reg_377[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(34),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[34]\,
      O => \indvar_flatten_next_reg_377[32]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[32]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(33),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[33]\,
      O => \indvar_flatten_next_reg_377[32]_i_4_n_0\
    );
\indvar_flatten_next_reg_377[32]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(32),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[32]\,
      O => \indvar_flatten_next_reg_377[32]_i_5_n_0\
    );
\indvar_flatten_next_reg_377[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(39),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[39]\,
      O => \indvar_flatten_next_reg_377[36]_i_2_n_0\
    );
\indvar_flatten_next_reg_377[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(38),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[38]\,
      O => \indvar_flatten_next_reg_377[36]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[36]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(37),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[37]\,
      O => \indvar_flatten_next_reg_377[36]_i_4_n_0\
    );
\indvar_flatten_next_reg_377[36]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(36),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[36]\,
      O => \indvar_flatten_next_reg_377[36]_i_5_n_0\
    );
\indvar_flatten_next_reg_377[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(41),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[41]\,
      O => \indvar_flatten_next_reg_377[40]_i_2_n_0\
    );
\indvar_flatten_next_reg_377[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(40),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[40]\,
      O => \indvar_flatten_next_reg_377[40]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[7]\,
      O => \indvar_flatten_next_reg_377[4]_i_2_n_0\
    );
\indvar_flatten_next_reg_377[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[6]\,
      O => \indvar_flatten_next_reg_377[4]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[5]\,
      O => \indvar_flatten_next_reg_377[4]_i_4_n_0\
    );
\indvar_flatten_next_reg_377[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[4]\,
      O => \indvar_flatten_next_reg_377[4]_i_5_n_0\
    );
\indvar_flatten_next_reg_377[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[11]\,
      O => \indvar_flatten_next_reg_377[8]_i_2_n_0\
    );
\indvar_flatten_next_reg_377[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[10]\,
      O => \indvar_flatten_next_reg_377[8]_i_3_n_0\
    );
\indvar_flatten_next_reg_377[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[9]\,
      O => \indvar_flatten_next_reg_377[8]_i_4_n_0\
    );
\indvar_flatten_next_reg_377[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_377_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => \indvar_flatten_reg_159_reg_n_0_[8]\,
      O => \indvar_flatten_next_reg_377[8]_i_5_n_0\
    );
\indvar_flatten_next_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[0]_i_2_n_7\,
      Q => indvar_flatten_next_reg_377_reg(0),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_next_reg_377_reg[0]_i_2_n_0\,
      CO(2) => \indvar_flatten_next_reg_377_reg[0]_i_2_n_1\,
      CO(1) => \indvar_flatten_next_reg_377_reg[0]_i_2_n_2\,
      CO(0) => \indvar_flatten_next_reg_377_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_next_reg_377_reg[0]_i_2_n_4\,
      O(2) => \indvar_flatten_next_reg_377_reg[0]_i_2_n_5\,
      O(1) => \indvar_flatten_next_reg_377_reg[0]_i_2_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[0]_i_2_n_7\,
      S(3) => \indvar_flatten_next_reg_377[0]_i_3_n_0\,
      S(2) => \indvar_flatten_next_reg_377[0]_i_4_n_0\,
      S(1) => \indvar_flatten_next_reg_377[0]_i_5_n_0\,
      S(0) => \indvar_flatten_next_reg_377[0]_i_6_n_0\
    );
\indvar_flatten_next_reg_377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[8]_i_1_n_5\,
      Q => indvar_flatten_next_reg_377_reg(10),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[8]_i_1_n_4\,
      Q => indvar_flatten_next_reg_377_reg(11),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[12]_i_1_n_7\,
      Q => indvar_flatten_next_reg_377_reg(12),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_377_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_377_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_377_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_377_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_377_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_377_reg[12]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_377_reg[12]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_377_reg[12]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[12]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_377[12]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_377[12]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_377[12]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_377[12]_i_5_n_0\
    );
\indvar_flatten_next_reg_377_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[12]_i_1_n_6\,
      Q => indvar_flatten_next_reg_377_reg(13),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[12]_i_1_n_5\,
      Q => indvar_flatten_next_reg_377_reg(14),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[12]_i_1_n_4\,
      Q => indvar_flatten_next_reg_377_reg(15),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[16]_i_1_n_7\,
      Q => indvar_flatten_next_reg_377_reg(16),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_377_reg[12]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_377_reg[16]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_377_reg[16]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_377_reg[16]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_377_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_377_reg[16]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_377_reg[16]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_377_reg[16]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[16]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_377[16]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_377[16]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_377[16]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_377[16]_i_5_n_0\
    );
\indvar_flatten_next_reg_377_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[16]_i_1_n_6\,
      Q => indvar_flatten_next_reg_377_reg(17),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[16]_i_1_n_5\,
      Q => indvar_flatten_next_reg_377_reg(18),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[16]_i_1_n_4\,
      Q => indvar_flatten_next_reg_377_reg(19),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[0]_i_2_n_6\,
      Q => indvar_flatten_next_reg_377_reg(1),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[20]_i_1_n_7\,
      Q => indvar_flatten_next_reg_377_reg(20),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_377_reg[16]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_377_reg[20]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_377_reg[20]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_377_reg[20]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_377_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_377_reg[20]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_377_reg[20]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_377_reg[20]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[20]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_377[20]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_377[20]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_377[20]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_377[20]_i_5_n_0\
    );
\indvar_flatten_next_reg_377_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[20]_i_1_n_6\,
      Q => indvar_flatten_next_reg_377_reg(21),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[20]_i_1_n_5\,
      Q => indvar_flatten_next_reg_377_reg(22),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[20]_i_1_n_4\,
      Q => indvar_flatten_next_reg_377_reg(23),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[24]_i_1_n_7\,
      Q => indvar_flatten_next_reg_377_reg(24),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_377_reg[20]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_377_reg[24]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_377_reg[24]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_377_reg[24]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_377_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_377_reg[24]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_377_reg[24]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_377_reg[24]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[24]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_377[24]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_377[24]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_377[24]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_377[24]_i_5_n_0\
    );
\indvar_flatten_next_reg_377_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[24]_i_1_n_6\,
      Q => indvar_flatten_next_reg_377_reg(25),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[24]_i_1_n_5\,
      Q => indvar_flatten_next_reg_377_reg(26),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[24]_i_1_n_4\,
      Q => indvar_flatten_next_reg_377_reg(27),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[28]_i_1_n_7\,
      Q => indvar_flatten_next_reg_377_reg(28),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_377_reg[24]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_377_reg[28]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_377_reg[28]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_377_reg[28]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_377_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_377_reg[28]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_377_reg[28]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_377_reg[28]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[28]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_377[28]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_377[28]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_377[28]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_377[28]_i_5_n_0\
    );
\indvar_flatten_next_reg_377_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[28]_i_1_n_6\,
      Q => indvar_flatten_next_reg_377_reg(29),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[0]_i_2_n_5\,
      Q => indvar_flatten_next_reg_377_reg(2),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[28]_i_1_n_5\,
      Q => indvar_flatten_next_reg_377_reg(30),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[28]_i_1_n_4\,
      Q => indvar_flatten_next_reg_377_reg(31),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[32]_i_1_n_7\,
      Q => indvar_flatten_next_reg_377_reg(32),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_377_reg[28]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_377_reg[32]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_377_reg[32]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_377_reg[32]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_377_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_377_reg[32]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_377_reg[32]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_377_reg[32]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[32]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_377[32]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_377[32]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_377[32]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_377[32]_i_5_n_0\
    );
\indvar_flatten_next_reg_377_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[32]_i_1_n_6\,
      Q => indvar_flatten_next_reg_377_reg(33),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[32]_i_1_n_5\,
      Q => indvar_flatten_next_reg_377_reg(34),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[32]_i_1_n_4\,
      Q => indvar_flatten_next_reg_377_reg(35),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[36]_i_1_n_7\,
      Q => indvar_flatten_next_reg_377_reg(36),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_377_reg[32]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_377_reg[36]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_377_reg[36]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_377_reg[36]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_377_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_377_reg[36]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_377_reg[36]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_377_reg[36]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[36]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_377[36]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_377[36]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_377[36]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_377[36]_i_5_n_0\
    );
\indvar_flatten_next_reg_377_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[36]_i_1_n_6\,
      Q => indvar_flatten_next_reg_377_reg(37),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[36]_i_1_n_5\,
      Q => indvar_flatten_next_reg_377_reg(38),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[36]_i_1_n_4\,
      Q => indvar_flatten_next_reg_377_reg(39),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[0]_i_2_n_4\,
      Q => indvar_flatten_next_reg_377_reg(3),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[40]_i_1_n_7\,
      Q => indvar_flatten_next_reg_377_reg(40),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_377_reg[36]_i_1_n_0\,
      CO(3 downto 1) => \NLW_indvar_flatten_next_reg_377_reg[40]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvar_flatten_next_reg_377_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvar_flatten_next_reg_377_reg[40]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \indvar_flatten_next_reg_377_reg[40]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[40]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \indvar_flatten_next_reg_377[40]_i_2_n_0\,
      S(0) => \indvar_flatten_next_reg_377[40]_i_3_n_0\
    );
\indvar_flatten_next_reg_377_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[40]_i_1_n_6\,
      Q => indvar_flatten_next_reg_377_reg(41),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[4]_i_1_n_7\,
      Q => indvar_flatten_next_reg_377_reg(4),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_377_reg[0]_i_2_n_0\,
      CO(3) => \indvar_flatten_next_reg_377_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_377_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_377_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_377_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_377_reg[4]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_377_reg[4]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_377_reg[4]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[4]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_377[4]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_377[4]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_377[4]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_377[4]_i_5_n_0\
    );
\indvar_flatten_next_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[4]_i_1_n_6\,
      Q => indvar_flatten_next_reg_377_reg(5),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[4]_i_1_n_5\,
      Q => indvar_flatten_next_reg_377_reg(6),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[4]_i_1_n_4\,
      Q => indvar_flatten_next_reg_377_reg(7),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[8]_i_1_n_7\,
      Q => indvar_flatten_next_reg_377_reg(8),
      R => '0'
    );
\indvar_flatten_next_reg_377_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_377_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_377_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_377_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_377_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_377_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_377_reg[8]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_377_reg[8]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_377_reg[8]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_377_reg[8]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_377[8]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_377[8]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_377[8]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_377[8]_i_5_n_0\
    );
\indvar_flatten_next_reg_377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_3770,
      D => \indvar_flatten_next_reg_377_reg[8]_i_1_n_6\,
      Q => indvar_flatten_next_reg_377_reg(9),
      R => '0'
    );
\indvar_flatten_reg_159[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => g_img_1_data_stream_s_empty_n,
      I4 => out_stream_last_V_1_ack_in,
      I5 => ap_CS_fsm_pp0_stage0,
      O => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => out_stream_last_V_1_ack_in,
      I2 => g_img_1_data_stream_s_empty_n,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => out_stream_last_V_1_sel_wr014_out
    );
\indvar_flatten_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(0),
      Q => \indvar_flatten_reg_159_reg_n_0_[0]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(10),
      Q => \indvar_flatten_reg_159_reg_n_0_[10]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(11),
      Q => \indvar_flatten_reg_159_reg_n_0_[11]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(12),
      Q => \indvar_flatten_reg_159_reg_n_0_[12]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(13),
      Q => \indvar_flatten_reg_159_reg_n_0_[13]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(14),
      Q => \indvar_flatten_reg_159_reg_n_0_[14]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(15),
      Q => \indvar_flatten_reg_159_reg_n_0_[15]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(16),
      Q => \indvar_flatten_reg_159_reg_n_0_[16]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(17),
      Q => \indvar_flatten_reg_159_reg_n_0_[17]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(18),
      Q => \indvar_flatten_reg_159_reg_n_0_[18]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(19),
      Q => \indvar_flatten_reg_159_reg_n_0_[19]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(1),
      Q => \indvar_flatten_reg_159_reg_n_0_[1]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(20),
      Q => \indvar_flatten_reg_159_reg_n_0_[20]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(21),
      Q => \indvar_flatten_reg_159_reg_n_0_[21]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(22),
      Q => \indvar_flatten_reg_159_reg_n_0_[22]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(23),
      Q => \indvar_flatten_reg_159_reg_n_0_[23]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(24),
      Q => \indvar_flatten_reg_159_reg_n_0_[24]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(25),
      Q => \indvar_flatten_reg_159_reg_n_0_[25]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(26),
      Q => \indvar_flatten_reg_159_reg_n_0_[26]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(27),
      Q => \indvar_flatten_reg_159_reg_n_0_[27]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(28),
      Q => \indvar_flatten_reg_159_reg_n_0_[28]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(29),
      Q => \indvar_flatten_reg_159_reg_n_0_[29]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(2),
      Q => \indvar_flatten_reg_159_reg_n_0_[2]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(30),
      Q => \indvar_flatten_reg_159_reg_n_0_[30]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(31),
      Q => \indvar_flatten_reg_159_reg_n_0_[31]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(32),
      Q => \indvar_flatten_reg_159_reg_n_0_[32]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(33),
      Q => \indvar_flatten_reg_159_reg_n_0_[33]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(34),
      Q => \indvar_flatten_reg_159_reg_n_0_[34]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(35),
      Q => \indvar_flatten_reg_159_reg_n_0_[35]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(36),
      Q => \indvar_flatten_reg_159_reg_n_0_[36]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(37),
      Q => \indvar_flatten_reg_159_reg_n_0_[37]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(38),
      Q => \indvar_flatten_reg_159_reg_n_0_[38]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(39),
      Q => \indvar_flatten_reg_159_reg_n_0_[39]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(3),
      Q => \indvar_flatten_reg_159_reg_n_0_[3]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(40),
      Q => \indvar_flatten_reg_159_reg_n_0_[40]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(41),
      Q => \indvar_flatten_reg_159_reg_n_0_[41]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(4),
      Q => \indvar_flatten_reg_159_reg_n_0_[4]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(5),
      Q => \indvar_flatten_reg_159_reg_n_0_[5]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(6),
      Q => \indvar_flatten_reg_159_reg_n_0_[6]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(7),
      Q => \indvar_flatten_reg_159_reg_n_0_[7]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(8),
      Q => \indvar_flatten_reg_159_reg_n_0_[8]\,
      R => indvar_flatten_reg_159
    );
\indvar_flatten_reg_159_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => indvar_flatten_next_reg_377_reg(9),
      Q => \indvar_flatten_reg_159_reg_n_0_[9]\,
      R => indvar_flatten_reg_159
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => out_stream_last_V_1_ack_in,
      I2 => out_stream_data_V_1_ack_in,
      I3 => out_stream_user_V_1_ack_in,
      O => \^ap_cs_fsm_reg[10]_0\
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => tmp_33_reg_4180,
      I2 => c_reg_4280,
      I3 => out_stream_last_V_1_sel_wr014_out,
      I4 => tmp_32_reg_4030,
      I5 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_32_reg_4030,
      I1 => out_stream_last_V_1_sel_wr014_out,
      I2 => c_reg_4280,
      I3 => tmp_33_reg_4180,
      O => ap_enable_reg_pp0_iter0_reg_0
    );
\out_stream_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(0),
      I1 => out_stream_data_V_1_payload_A(0),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(0)
    );
\out_stream_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(10),
      I1 => out_stream_data_V_1_payload_A(10),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(10)
    );
\out_stream_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(11),
      I1 => out_stream_data_V_1_payload_A(11),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(11)
    );
\out_stream_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(12),
      I1 => out_stream_data_V_1_payload_A(12),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(12)
    );
\out_stream_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(13),
      I1 => out_stream_data_V_1_payload_A(13),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(13)
    );
\out_stream_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(14),
      I1 => out_stream_data_V_1_payload_A(14),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(14)
    );
\out_stream_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(15),
      I1 => out_stream_data_V_1_payload_A(15),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(15)
    );
\out_stream_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(16),
      I1 => out_stream_data_V_1_payload_A(16),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(16)
    );
\out_stream_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(17),
      I1 => out_stream_data_V_1_payload_A(17),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(17)
    );
\out_stream_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(18),
      I1 => out_stream_data_V_1_payload_A(18),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(18)
    );
\out_stream_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(19),
      I1 => out_stream_data_V_1_payload_A(19),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(19)
    );
\out_stream_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(1),
      I1 => out_stream_data_V_1_payload_A(1),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(1)
    );
\out_stream_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(20),
      I1 => out_stream_data_V_1_payload_A(20),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(20)
    );
\out_stream_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(21),
      I1 => out_stream_data_V_1_payload_A(21),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(21)
    );
\out_stream_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(22),
      I1 => out_stream_data_V_1_payload_A(22),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(22)
    );
\out_stream_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(23),
      I1 => out_stream_data_V_1_payload_A(23),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(23)
    );
\out_stream_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(24),
      I1 => out_stream_data_V_1_payload_A(24),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(24)
    );
\out_stream_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(25),
      I1 => out_stream_data_V_1_payload_A(25),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(25)
    );
\out_stream_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(26),
      I1 => out_stream_data_V_1_payload_A(26),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(26)
    );
\out_stream_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(27),
      I1 => out_stream_data_V_1_payload_A(27),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(27)
    );
\out_stream_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(28),
      I1 => out_stream_data_V_1_payload_A(28),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(28)
    );
\out_stream_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(29),
      I1 => out_stream_data_V_1_payload_A(29),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(29)
    );
\out_stream_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(2),
      I1 => out_stream_data_V_1_payload_A(2),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(2)
    );
\out_stream_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(30),
      I1 => out_stream_data_V_1_payload_A(30),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(30)
    );
\out_stream_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(31),
      I1 => out_stream_data_V_1_payload_A(31),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(31)
    );
\out_stream_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(3),
      I1 => out_stream_data_V_1_payload_A(3),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(3)
    );
\out_stream_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(4),
      I1 => out_stream_data_V_1_payload_A(4),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(4)
    );
\out_stream_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(5),
      I1 => out_stream_data_V_1_payload_A(5),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(5)
    );
\out_stream_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(6),
      I1 => out_stream_data_V_1_payload_A(6),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(6)
    );
\out_stream_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(7),
      I1 => out_stream_data_V_1_payload_A(7),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(7)
    );
\out_stream_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(8),
      I1 => out_stream_data_V_1_payload_A(8),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(8)
    );
\out_stream_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(9),
      I1 => out_stream_data_V_1_payload_A(9),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(9)
    );
\out_stream_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_stream_last_V_1_payload_B,
      I1 => out_stream_last_V_1_sel,
      I2 => out_stream_last_V_1_payload_A,
      O => out_stream_TLAST(0)
    );
\out_stream_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_stream_user_V_1_payload_B,
      I1 => out_stream_user_V_1_sel,
      I2 => out_stream_user_V_1_payload_A,
      O => out_stream_TUSER(0)
    );
\out_stream_data_V_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => out_stream_data_V_1_sel_wr,
      I1 => out_stream_data_V_1_ack_in,
      I2 => \out_stream_data_V_1_state_reg_n_0_[0]\,
      O => out_stream_data_V_1_load_A
    );
\out_stream_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(0),
      Q => out_stream_data_V_1_payload_A(0),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(10),
      Q => out_stream_data_V_1_payload_A(10),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(11),
      Q => out_stream_data_V_1_payload_A(11),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(12),
      Q => out_stream_data_V_1_payload_A(12),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(13),
      Q => out_stream_data_V_1_payload_A(13),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(14),
      Q => out_stream_data_V_1_payload_A(14),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(15),
      Q => out_stream_data_V_1_payload_A(15),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(16),
      Q => out_stream_data_V_1_payload_A(16),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(17),
      Q => out_stream_data_V_1_payload_A(17),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(18),
      Q => out_stream_data_V_1_payload_A(18),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(19),
      Q => out_stream_data_V_1_payload_A(19),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(1),
      Q => out_stream_data_V_1_payload_A(1),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(20),
      Q => out_stream_data_V_1_payload_A(20),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(21),
      Q => out_stream_data_V_1_payload_A(21),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(22),
      Q => out_stream_data_V_1_payload_A(22),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(23),
      Q => out_stream_data_V_1_payload_A(23),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => D(0),
      Q => out_stream_data_V_1_payload_A(24),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => D(1),
      Q => out_stream_data_V_1_payload_A(25),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => D(2),
      Q => out_stream_data_V_1_payload_A(26),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => D(3),
      Q => out_stream_data_V_1_payload_A(27),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => D(4),
      Q => out_stream_data_V_1_payload_A(28),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => D(5),
      Q => out_stream_data_V_1_payload_A(29),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(2),
      Q => out_stream_data_V_1_payload_A(2),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => D(6),
      Q => out_stream_data_V_1_payload_A(30),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => D(7),
      Q => out_stream_data_V_1_payload_A(31),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(3),
      Q => out_stream_data_V_1_payload_A(3),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(4),
      Q => out_stream_data_V_1_payload_A(4),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(5),
      Q => out_stream_data_V_1_payload_A(5),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(6),
      Q => out_stream_data_V_1_payload_A(6),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(7),
      Q => out_stream_data_V_1_payload_A(7),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(8),
      Q => out_stream_data_V_1_payload_A(8),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_A,
      D => p_Result_s_fu_324_p5(9),
      Q => out_stream_data_V_1_payload_A(9),
      R => '0'
    );
\out_stream_data_V_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => out_stream_data_V_1_sel_wr,
      I1 => out_stream_data_V_1_ack_in,
      I2 => \out_stream_data_V_1_state_reg_n_0_[0]\,
      O => out_stream_data_V_1_load_B
    );
\out_stream_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(0),
      Q => out_stream_data_V_1_payload_B(0),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(10),
      Q => out_stream_data_V_1_payload_B(10),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(11),
      Q => out_stream_data_V_1_payload_B(11),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(12),
      Q => out_stream_data_V_1_payload_B(12),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(13),
      Q => out_stream_data_V_1_payload_B(13),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(14),
      Q => out_stream_data_V_1_payload_B(14),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(15),
      Q => out_stream_data_V_1_payload_B(15),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(16),
      Q => out_stream_data_V_1_payload_B(16),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(17),
      Q => out_stream_data_V_1_payload_B(17),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(18),
      Q => out_stream_data_V_1_payload_B(18),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(19),
      Q => out_stream_data_V_1_payload_B(19),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(1),
      Q => out_stream_data_V_1_payload_B(1),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(20),
      Q => out_stream_data_V_1_payload_B(20),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(21),
      Q => out_stream_data_V_1_payload_B(21),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(22),
      Q => out_stream_data_V_1_payload_B(22),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(23),
      Q => out_stream_data_V_1_payload_B(23),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => D(0),
      Q => out_stream_data_V_1_payload_B(24),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => D(1),
      Q => out_stream_data_V_1_payload_B(25),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => D(2),
      Q => out_stream_data_V_1_payload_B(26),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => D(3),
      Q => out_stream_data_V_1_payload_B(27),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => D(4),
      Q => out_stream_data_V_1_payload_B(28),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => D(5),
      Q => out_stream_data_V_1_payload_B(29),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(2),
      Q => out_stream_data_V_1_payload_B(2),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => D(6),
      Q => out_stream_data_V_1_payload_B(30),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => D(7),
      Q => out_stream_data_V_1_payload_B(31),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(3),
      Q => out_stream_data_V_1_payload_B(3),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(4),
      Q => out_stream_data_V_1_payload_B(4),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(5),
      Q => out_stream_data_V_1_payload_B(5),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(6),
      Q => out_stream_data_V_1_payload_B(6),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(7),
      Q => out_stream_data_V_1_payload_B(7),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(8),
      Q => out_stream_data_V_1_payload_B(8),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_324_p5(9),
      Q => out_stream_data_V_1_payload_B(9),
      R => '0'
    );
out_stream_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_stream_data_V_1_state_reg_n_0_[0]\,
      I1 => out_stream_TREADY,
      I2 => out_stream_data_V_1_sel,
      O => out_stream_data_V_1_sel_rd_i_1_n_0
    );
out_stream_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_data_V_1_sel_rd_i_1_n_0,
      Q => out_stream_data_V_1_sel,
      R => ap_rst_n_inv
    );
out_stream_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_stream_last_V_1_sel_wr014_out,
      I1 => out_stream_data_V_1_ack_in,
      I2 => out_stream_data_V_1_sel_wr,
      O => out_stream_data_V_1_sel_wr_i_1_n_0
    );
out_stream_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_data_V_1_sel_wr_i_1_n_0,
      Q => out_stream_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\out_stream_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA0"
    )
        port map (
      I0 => out_stream_last_V_1_sel_wr014_out,
      I1 => out_stream_TREADY,
      I2 => out_stream_data_V_1_ack_in,
      I3 => \out_stream_data_V_1_state_reg_n_0_[0]\,
      O => \out_stream_data_V_1_state[0]_i_1_n_0\
    );
\out_stream_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => out_stream_TREADY,
      I1 => out_stream_last_V_1_sel_wr014_out,
      I2 => out_stream_data_V_1_ack_in,
      I3 => \out_stream_data_V_1_state_reg_n_0_[0]\,
      O => out_stream_data_V_1_state(1)
    );
\out_stream_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_data_V_1_state[0]_i_1_n_0\,
      Q => \out_stream_data_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\out_stream_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_data_V_1_state(1),
      Q => out_stream_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\out_stream_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => out_stream_last_V_tm_reg_413,
      I1 => out_stream_last_V_1_sel_wr,
      I2 => out_stream_last_V_1_ack_in,
      I3 => \^out_stream_last_v_1_state_reg[0]_0\,
      I4 => out_stream_last_V_1_payload_A,
      O => \out_stream_last_V_1_payload_A[0]_i_1_n_0\
    );
\out_stream_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_last_V_1_payload_A[0]_i_1_n_0\,
      Q => out_stream_last_V_1_payload_A,
      R => '0'
    );
\out_stream_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => out_stream_last_V_tm_reg_413,
      I1 => out_stream_last_V_1_sel_wr,
      I2 => out_stream_last_V_1_ack_in,
      I3 => \^out_stream_last_v_1_state_reg[0]_0\,
      I4 => out_stream_last_V_1_payload_B,
      O => \out_stream_last_V_1_payload_B[0]_i_1_n_0\
    );
\out_stream_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_last_V_1_payload_B[0]_i_1_n_0\,
      Q => out_stream_last_V_1_payload_B,
      R => '0'
    );
out_stream_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^out_stream_last_v_1_state_reg[0]_0\,
      I1 => out_stream_TREADY,
      I2 => out_stream_last_V_1_sel,
      O => out_stream_last_V_1_sel_rd_i_1_n_0
    );
out_stream_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_last_V_1_sel_rd_i_1_n_0,
      Q => out_stream_last_V_1_sel,
      R => ap_rst_n_inv
    );
out_stream_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I2 => g_img_1_data_stream_s_empty_n,
      I3 => out_stream_last_V_1_ack_in,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => out_stream_last_V_1_sel_wr,
      O => out_stream_last_V_1_sel_wr_i_1_n_0
    );
out_stream_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_last_V_1_sel_wr_i_1_n_0,
      Q => out_stream_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\out_stream_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => out_stream_last_V_1_sel_wr014_out,
      I1 => out_stream_TREADY,
      I2 => out_stream_last_V_1_ack_in,
      I3 => \^out_stream_last_v_1_state_reg[0]_0\,
      O => \out_stream_last_V_1_state[0]_i_1_n_0\
    );
\out_stream_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => out_stream_TREADY,
      I1 => out_stream_last_V_1_sel_wr014_out,
      I2 => out_stream_last_V_1_ack_in,
      I3 => \^out_stream_last_v_1_state_reg[0]_0\,
      O => \out_stream_last_V_1_state[1]_i_1_n_0\
    );
\out_stream_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_last_V_1_state[0]_i_1_n_0\,
      Q => \^out_stream_last_v_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\out_stream_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_last_V_1_state[1]_i_1_n_0\,
      Q => out_stream_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\out_stream_last_V_tm_reg_413[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tmp_41_i_i_fu_308_p2,
      I1 => tmp_23_i_i_mid1_reg_382,
      I2 => tmp_29_i_i_reg_367,
      I3 => tmp_23_i_i3_reg_387,
      O => out_stream_last_V_tm_fu_313_p2
    );
\out_stream_last_V_tm_reg_413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => out_stream_last_V_tm_fu_313_p2,
      Q => out_stream_last_V_tm_reg_413,
      R => '0'
    );
\out_stream_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \out_stream_user_V_tm_reg_408_reg_n_0_[0]\,
      I1 => out_stream_user_V_1_sel_wr,
      I2 => out_stream_user_V_1_ack_in,
      I3 => \out_stream_user_V_1_state_reg_n_0_[0]\,
      I4 => out_stream_user_V_1_payload_A,
      O => \out_stream_user_V_1_payload_A[0]_i_1_n_0\
    );
\out_stream_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_user_V_1_payload_A[0]_i_1_n_0\,
      Q => out_stream_user_V_1_payload_A,
      R => '0'
    );
\out_stream_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \out_stream_user_V_tm_reg_408_reg_n_0_[0]\,
      I1 => out_stream_user_V_1_sel_wr,
      I2 => out_stream_user_V_1_ack_in,
      I3 => \out_stream_user_V_1_state_reg_n_0_[0]\,
      I4 => out_stream_user_V_1_payload_B,
      O => \out_stream_user_V_1_payload_B[0]_i_1_n_0\
    );
\out_stream_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_user_V_1_payload_B[0]_i_1_n_0\,
      Q => out_stream_user_V_1_payload_B,
      R => '0'
    );
out_stream_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_stream_user_V_1_state_reg_n_0_[0]\,
      I1 => out_stream_TREADY,
      I2 => out_stream_user_V_1_sel,
      O => out_stream_user_V_1_sel_rd_i_1_n_0
    );
out_stream_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_user_V_1_sel_rd_i_1_n_0,
      Q => out_stream_user_V_1_sel,
      R => ap_rst_n_inv
    );
out_stream_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_stream_last_V_1_sel_wr014_out,
      I1 => out_stream_user_V_1_ack_in,
      I2 => out_stream_user_V_1_sel_wr,
      O => out_stream_user_V_1_sel_wr_i_1_n_0
    );
out_stream_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_user_V_1_sel_wr_i_1_n_0,
      Q => out_stream_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\out_stream_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA0"
    )
        port map (
      I0 => out_stream_last_V_1_sel_wr014_out,
      I1 => out_stream_TREADY,
      I2 => out_stream_user_V_1_ack_in,
      I3 => \out_stream_user_V_1_state_reg_n_0_[0]\,
      O => \out_stream_user_V_1_state[0]_i_1_n_0\
    );
\out_stream_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => out_stream_TREADY,
      I1 => out_stream_last_V_1_sel_wr014_out,
      I2 => out_stream_user_V_1_ack_in,
      I3 => \out_stream_user_V_1_state_reg_n_0_[0]\,
      O => \out_stream_user_V_1_state[1]_i_1_n_0\
    );
\out_stream_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_user_V_1_state[0]_i_1_n_0\,
      Q => \out_stream_user_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\out_stream_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_user_V_1_state[1]_i_1_n_0\,
      Q => out_stream_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\out_stream_user_V_tm_reg_408[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222E222"
    )
        port map (
      I0 => \out_stream_user_V_tm_reg_408_reg_n_0_[0]\,
      I1 => out_stream_last_V_tm_reg_4130,
      I2 => \out_stream_user_V_tm_reg_408[0]_i_2_n_0\,
      I3 => \out_stream_user_V_tm_reg_408[0]_i_3_n_0\,
      I4 => \out_stream_user_V_tm_reg_408[0]_i_4_n_0\,
      I5 => \out_stream_user_V_tm_reg_408[0]_i_5_n_0\,
      O => \out_stream_user_V_tm_reg_408[0]_i_1_n_0\
    );
\out_stream_user_V_tm_reg_408[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => p_1_rec_i_i_reg_181(5),
      I1 => p_1_rec_i_i_reg_181(7),
      I2 => tmp_29_i_i_reg_367,
      I3 => p_1_rec_i_i_reg_181(0),
      I4 => p_1_rec_i_i_reg_181(15),
      O => \out_stream_user_V_tm_reg_408[0]_i_10_n_0\
    );
\out_stream_user_V_tm_reg_408[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => p_1_rec_i_i_reg_181(4),
      I1 => p_1_rec_i_i_reg_181(9),
      I2 => tmp_29_i_i_reg_367,
      I3 => p_1_rec_i_i_reg_181(10),
      I4 => p_1_rec_i_i_reg_181(20),
      O => \out_stream_user_V_tm_reg_408[0]_i_11_n_0\
    );
\out_stream_user_V_tm_reg_408[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0F0F1F"
    )
        port map (
      I0 => p_1_rec_i_i_reg_181(29),
      I1 => p_1_rec_i_i_reg_181(19),
      I2 => tmp_29_i_i_reg_367,
      I3 => p_1_rec_i_i_reg_181(17),
      I4 => p_1_rec_i_i_reg_181(8),
      I5 => \out_stream_user_V_tm_reg_408[0]_i_6_n_0\,
      O => \out_stream_user_V_tm_reg_408[0]_i_2_n_0\
    );
\out_stream_user_V_tm_reg_408[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \out_stream_user_V_tm_reg_408[0]_i_7_n_0\,
      I1 => \out_stream_user_V_tm_reg_408[0]_i_8_n_0\,
      I2 => r1_i_i_mid2_reg_392(3),
      I3 => r1_i_i_mid2_reg_392(9),
      I4 => r1_i_i_mid2_reg_392(6),
      O => \out_stream_user_V_tm_reg_408[0]_i_3_n_0\
    );
\out_stream_user_V_tm_reg_408[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E0"
    )
        port map (
      I0 => p_1_rec_i_i_reg_181(16),
      I1 => p_1_rec_i_i_reg_181(6),
      I2 => tmp_29_i_i_reg_367,
      I3 => p_1_rec_i_i_reg_181(18),
      I4 => p_1_rec_i_i_reg_181(14),
      I5 => \out_stream_user_V_tm_reg_408[0]_i_9_n_0\,
      O => \out_stream_user_V_tm_reg_408[0]_i_4_n_0\
    );
\out_stream_user_V_tm_reg_408[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E0"
    )
        port map (
      I0 => p_1_rec_i_i_reg_181(25),
      I1 => p_1_rec_i_i_reg_181(2),
      I2 => tmp_29_i_i_reg_367,
      I3 => p_1_rec_i_i_reg_181(24),
      I4 => p_1_rec_i_i_reg_181(11),
      I5 => \out_stream_user_V_tm_reg_408[0]_i_10_n_0\,
      O => \out_stream_user_V_tm_reg_408[0]_i_5_n_0\
    );
\out_stream_user_V_tm_reg_408[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E0"
    )
        port map (
      I0 => p_1_rec_i_i_reg_181(28),
      I1 => p_1_rec_i_i_reg_181(12),
      I2 => tmp_29_i_i_reg_367,
      I3 => p_1_rec_i_i_reg_181(26),
      I4 => p_1_rec_i_i_reg_181(1),
      I5 => \out_stream_user_V_tm_reg_408[0]_i_11_n_0\,
      O => \out_stream_user_V_tm_reg_408[0]_i_6_n_0\
    );
\out_stream_user_V_tm_reg_408[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(7),
      I1 => r1_i_i_mid2_reg_392(8),
      I2 => r1_i_i_mid2_reg_392(0),
      I3 => r1_i_i_mid2_reg_392(10),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(13),
      I5 => p_1_rec_i_i_mid2_fu_259_p3(23),
      O => \out_stream_user_V_tm_reg_408[0]_i_7_n_0\
    );
\out_stream_user_V_tm_reg_408[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(4),
      I1 => r1_i_i_mid2_reg_392(1),
      I2 => r1_i_i_mid2_reg_392(5),
      I3 => r1_i_i_mid2_reg_392(2),
      O => \out_stream_user_V_tm_reg_408[0]_i_8_n_0\
    );
\out_stream_user_V_tm_reg_408[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => p_1_rec_i_i_reg_181(3),
      I1 => p_1_rec_i_i_reg_181(22),
      I2 => tmp_29_i_i_reg_367,
      I3 => p_1_rec_i_i_reg_181(21),
      I4 => p_1_rec_i_i_reg_181(27),
      O => \out_stream_user_V_tm_reg_408[0]_i_9_n_0\
    );
\out_stream_user_V_tm_reg_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_user_V_tm_reg_408[0]_i_1_n_0\,
      Q => \out_stream_user_V_tm_reg_408_reg_n_0_[0]\,
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(0),
      O => p_1_rec_i_i_mid2_fu_259_p3(0)
    );
\p_1_rec_i_i_mid2_reg_398[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(10),
      O => p_1_rec_i_i_mid2_fu_259_p3(10)
    );
\p_1_rec_i_i_mid2_reg_398[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(11),
      O => p_1_rec_i_i_mid2_fu_259_p3(11)
    );
\p_1_rec_i_i_mid2_reg_398[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(12),
      O => p_1_rec_i_i_mid2_fu_259_p3(12)
    );
\p_1_rec_i_i_mid2_reg_398[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(13),
      O => p_1_rec_i_i_mid2_fu_259_p3(13)
    );
\p_1_rec_i_i_mid2_reg_398[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(14),
      O => p_1_rec_i_i_mid2_fu_259_p3(14)
    );
\p_1_rec_i_i_mid2_reg_398[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(15),
      O => p_1_rec_i_i_mid2_fu_259_p3(15)
    );
\p_1_rec_i_i_mid2_reg_398[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(16),
      O => p_1_rec_i_i_mid2_fu_259_p3(16)
    );
\p_1_rec_i_i_mid2_reg_398[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(17),
      O => p_1_rec_i_i_mid2_fu_259_p3(17)
    );
\p_1_rec_i_i_mid2_reg_398[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(18),
      O => p_1_rec_i_i_mid2_fu_259_p3(18)
    );
\p_1_rec_i_i_mid2_reg_398[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(19),
      O => p_1_rec_i_i_mid2_fu_259_p3(19)
    );
\p_1_rec_i_i_mid2_reg_398[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(1),
      O => p_1_rec_i_i_mid2_fu_259_p3(1)
    );
\p_1_rec_i_i_mid2_reg_398[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(20),
      O => p_1_rec_i_i_mid2_fu_259_p3(20)
    );
\p_1_rec_i_i_mid2_reg_398[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(21),
      O => p_1_rec_i_i_mid2_fu_259_p3(21)
    );
\p_1_rec_i_i_mid2_reg_398[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(22),
      O => p_1_rec_i_i_mid2_fu_259_p3(22)
    );
\p_1_rec_i_i_mid2_reg_398[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(23),
      O => p_1_rec_i_i_mid2_fu_259_p3(23)
    );
\p_1_rec_i_i_mid2_reg_398[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(24),
      O => p_1_rec_i_i_mid2_fu_259_p3(24)
    );
\p_1_rec_i_i_mid2_reg_398[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(25),
      O => p_1_rec_i_i_mid2_fu_259_p3(25)
    );
\p_1_rec_i_i_mid2_reg_398[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(26),
      O => p_1_rec_i_i_mid2_fu_259_p3(26)
    );
\p_1_rec_i_i_mid2_reg_398[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(27),
      O => p_1_rec_i_i_mid2_fu_259_p3(27)
    );
\p_1_rec_i_i_mid2_reg_398[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(28),
      O => p_1_rec_i_i_mid2_fu_259_p3(28)
    );
\p_1_rec_i_i_mid2_reg_398[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055450000"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_0\,
      I1 => ap_reg_pp0_iter1_exitcond_flatten_reg_373,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => out_stream_last_V_1_ack_in,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      O => out_stream_last_V_tm_reg_4130
    );
\p_1_rec_i_i_mid2_reg_398[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(29),
      O => p_1_rec_i_i_mid2_fu_259_p3(29)
    );
\p_1_rec_i_i_mid2_reg_398[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(2),
      O => p_1_rec_i_i_mid2_fu_259_p3(2)
    );
\p_1_rec_i_i_mid2_reg_398[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(3),
      O => p_1_rec_i_i_mid2_fu_259_p3(3)
    );
\p_1_rec_i_i_mid2_reg_398[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(4),
      O => p_1_rec_i_i_mid2_fu_259_p3(4)
    );
\p_1_rec_i_i_mid2_reg_398[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(5),
      O => p_1_rec_i_i_mid2_fu_259_p3(5)
    );
\p_1_rec_i_i_mid2_reg_398[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(6),
      O => p_1_rec_i_i_mid2_fu_259_p3(6)
    );
\p_1_rec_i_i_mid2_reg_398[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(7),
      O => p_1_rec_i_i_mid2_fu_259_p3(7)
    );
\p_1_rec_i_i_mid2_reg_398[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(8),
      O => p_1_rec_i_i_mid2_fu_259_p3(8)
    );
\p_1_rec_i_i_mid2_reg_398[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_29_i_i_reg_367,
      I1 => p_1_rec_i_i_reg_181(9),
      O => p_1_rec_i_i_mid2_fu_259_p3(9)
    );
\p_1_rec_i_i_mid2_reg_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(0),
      Q => p_1_rec_i_i_mid2_reg_398(0),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(10),
      Q => p_1_rec_i_i_mid2_reg_398(10),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(11),
      Q => p_1_rec_i_i_mid2_reg_398(11),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(12),
      Q => p_1_rec_i_i_mid2_reg_398(12),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(13),
      Q => p_1_rec_i_i_mid2_reg_398(13),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(14),
      Q => p_1_rec_i_i_mid2_reg_398(14),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(15),
      Q => p_1_rec_i_i_mid2_reg_398(15),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(16),
      Q => p_1_rec_i_i_mid2_reg_398(16),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(17),
      Q => p_1_rec_i_i_mid2_reg_398(17),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(18),
      Q => p_1_rec_i_i_mid2_reg_398(18),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(19),
      Q => p_1_rec_i_i_mid2_reg_398(19),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(1),
      Q => p_1_rec_i_i_mid2_reg_398(1),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(20),
      Q => p_1_rec_i_i_mid2_reg_398(20),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(21),
      Q => p_1_rec_i_i_mid2_reg_398(21),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(22),
      Q => p_1_rec_i_i_mid2_reg_398(22),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(23),
      Q => p_1_rec_i_i_mid2_reg_398(23),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(24),
      Q => p_1_rec_i_i_mid2_reg_398(24),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(25),
      Q => p_1_rec_i_i_mid2_reg_398(25),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(26),
      Q => p_1_rec_i_i_mid2_reg_398(26),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(27),
      Q => p_1_rec_i_i_mid2_reg_398(27),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(28),
      Q => p_1_rec_i_i_mid2_reg_398(28),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(29),
      Q => p_1_rec_i_i_mid2_reg_398(29),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(2),
      Q => p_1_rec_i_i_mid2_reg_398(2),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(3),
      Q => p_1_rec_i_i_mid2_reg_398(3),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(4),
      Q => p_1_rec_i_i_mid2_reg_398(4),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(5),
      Q => p_1_rec_i_i_mid2_reg_398(5),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(6),
      Q => p_1_rec_i_i_mid2_reg_398(6),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(7),
      Q => p_1_rec_i_i_mid2_reg_398(7),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(8),
      Q => p_1_rec_i_i_mid2_reg_398(8),
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_tm_reg_4130,
      D => p_1_rec_i_i_mid2_fu_259_p3(9),
      Q => p_1_rec_i_i_mid2_reg_398(9),
      R => '0'
    );
\p_1_rec_i_i_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(0),
      Q => p_1_rec_i_i_reg_181(0),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(10),
      Q => p_1_rec_i_i_reg_181(10),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(11),
      Q => p_1_rec_i_i_reg_181(11),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(12),
      Q => p_1_rec_i_i_reg_181(12),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(13),
      Q => p_1_rec_i_i_reg_181(13),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(14),
      Q => p_1_rec_i_i_reg_181(14),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(15),
      Q => p_1_rec_i_i_reg_181(15),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(16),
      Q => p_1_rec_i_i_reg_181(16),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(17),
      Q => p_1_rec_i_i_reg_181(17),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(18),
      Q => p_1_rec_i_i_reg_181(18),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(19),
      Q => p_1_rec_i_i_reg_181(19),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(1),
      Q => p_1_rec_i_i_reg_181(1),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(20),
      Q => p_1_rec_i_i_reg_181(20),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(21),
      Q => p_1_rec_i_i_reg_181(21),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(22),
      Q => p_1_rec_i_i_reg_181(22),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(23),
      Q => p_1_rec_i_i_reg_181(23),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(24),
      Q => p_1_rec_i_i_reg_181(24),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(25),
      Q => p_1_rec_i_i_reg_181(25),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(26),
      Q => p_1_rec_i_i_reg_181(26),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(27),
      Q => p_1_rec_i_i_reg_181(27),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(28),
      Q => p_1_rec_i_i_reg_181(28),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(29),
      Q => p_1_rec_i_i_reg_181(29),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(2),
      Q => p_1_rec_i_i_reg_181(2),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(3),
      Q => p_1_rec_i_i_reg_181(3),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(4),
      Q => p_1_rec_i_i_reg_181(4),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(5),
      Q => p_1_rec_i_i_reg_181(5),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(6),
      Q => p_1_rec_i_i_reg_181(6),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(7),
      Q => p_1_rec_i_i_reg_181(7),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(8),
      Q => p_1_rec_i_i_reg_181(8),
      R => indvar_flatten_reg_159
    );
\p_1_rec_i_i_reg_181_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => c_reg_428(9),
      Q => p_1_rec_i_i_reg_181(9),
      R => indvar_flatten_reg_159
    );
\p_neg393_i_loc_read_reg_341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(0),
      Q => p_neg393_i_loc_read_reg_341(0),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(10),
      Q => p_neg393_i_loc_read_reg_341(10),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(1),
      Q => p_neg393_i_loc_read_reg_341(1),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(2),
      Q => p_neg393_i_loc_read_reg_341(2),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(3),
      Q => p_neg393_i_loc_read_reg_341(3),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(4),
      Q => p_neg393_i_loc_read_reg_341(4),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(5),
      Q => p_neg393_i_loc_read_reg_341(5),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(6),
      Q => p_neg393_i_loc_read_reg_341(6),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(7),
      Q => p_neg393_i_loc_read_reg_341(7),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(8),
      Q => p_neg393_i_loc_read_reg_341(8),
      R => '0'
    );
\p_neg393_i_loc_read_reg_341_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \p_neg393_i_loc_read_reg_341_reg[10]_0\(9),
      Q => p_neg393_i_loc_read_reg_341(9),
      R => '0'
    );
\r1_i_i_mid2_reg_392[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      I1 => r1_i_i_reg_170(0),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => r1_i_i_mid2_reg_392(0),
      O => r1_i_i_mid2_fu_251_p3(0)
    );
\r1_i_i_mid2_reg_392[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar_flatten_next_reg_3770,
      I1 => ap_condition_pp0_exit_iter0_state7,
      O => r1_i_i_mid2_reg_3920
    );
\r1_i_i_mid2_reg_392[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21DE2E2E2E2"
    )
        port map (
      I0 => r1_i_i_reg_170(10),
      I1 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I2 => r1_i_i_mid2_reg_392(10),
      I3 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      I4 => \r1_i_i_mid2_reg_392[10]_i_4_n_0\,
      I5 => \r1_i_i_mid2_reg_392[10]_i_5_n_0\,
      O => r1_i_i_mid2_fu_251_p3(10)
    );
\r1_i_i_mid2_reg_392[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      O => \r1_i_i_mid2_reg_392[10]_i_3_n_0\
    );
\r1_i_i_mid2_reg_392[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFFFDFFFFFFFFF"
    )
        port map (
      I0 => tmp_23_i_i_mid1_fu_241_p2_carry_i_8_n_0,
      I1 => \r1_i_i_mid2_reg_392[6]_i_2_n_0\,
      I2 => r1_i_i_reg_170(6),
      I3 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I4 => r1_i_i_mid2_reg_392(6),
      I5 => tmp_23_i_i3_fu_246_p2_carry_i_5_n_0,
      O => \r1_i_i_mid2_reg_392[10]_i_4_n_0\
    );
\r1_i_i_mid2_reg_392[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => r1_i_i_reg_170(9),
      O => \r1_i_i_mid2_reg_392[10]_i_5_n_0\
    );
\r1_i_i_mid2_reg_392[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB445050BB44"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      I1 => r1_i_i_reg_170(0),
      I2 => r1_i_i_mid2_reg_392(0),
      I3 => r1_i_i_reg_170(1),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => r1_i_i_mid2_reg_392(1),
      O => r1_i_i_mid2_fu_251_p3(1)
    );
\r1_i_i_mid2_reg_392[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF4540BABF"
    )
        port map (
      I0 => \r1_i_i_mid2_reg_392[2]_i_2_n_0\,
      I1 => r1_i_i_mid2_reg_392(0),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => r1_i_i_reg_170(0),
      I4 => \r1_i_i_mid2_reg_392[2]_i_3_n_0\,
      I5 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      O => r1_i_i_mid2_fu_251_p3(2)
    );
\r1_i_i_mid2_reg_392[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => r1_i_i_reg_170(1),
      O => \r1_i_i_mid2_reg_392[2]_i_2_n_0\
    );
\r1_i_i_mid2_reg_392[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => r1_i_i_reg_170(2),
      O => \r1_i_i_mid2_reg_392[2]_i_3_n_0\
    );
\r1_i_i_mid2_reg_392[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE111E1"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      I1 => \r1_i_i_mid2_reg_392[4]_i_2_n_0\,
      I2 => r1_i_i_reg_170(3),
      I3 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I4 => r1_i_i_mid2_reg_392(3),
      O => r1_i_i_mid2_fu_251_p3(3)
    );
\r1_i_i_mid2_reg_392[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00B8FF47"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(3),
      I1 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I2 => r1_i_i_reg_170(3),
      I3 => \r1_i_i_mid2_reg_392[4]_i_2_n_0\,
      I4 => \r1_i_i_mid2_reg_392[4]_i_3_n_0\,
      I5 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      O => r1_i_i_mid2_fu_251_p3(4)
    );
\r1_i_i_mid2_reg_392[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47CF77FF"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(1),
      I1 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I2 => r1_i_i_reg_170(1),
      I3 => r1_i_i_mid2_reg_392(0),
      I4 => r1_i_i_reg_170(0),
      I5 => \r1_i_i_mid2_reg_392[2]_i_3_n_0\,
      O => \r1_i_i_mid2_reg_392[4]_i_2_n_0\
    );
\r1_i_i_mid2_reg_392[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => r1_i_i_reg_170(4),
      O => \r1_i_i_mid2_reg_392[4]_i_3_n_0\
    );
\r1_i_i_mid2_reg_392[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE111E1"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      I1 => \r1_i_i_mid2_reg_392[5]_i_2_n_0\,
      I2 => r1_i_i_reg_170(5),
      I3 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I4 => r1_i_i_mid2_reg_392(5),
      O => r1_i_i_mid2_fu_251_p3(5)
    );
\r1_i_i_mid2_reg_392[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(3),
      I1 => r1_i_i_reg_170(3),
      I2 => \r1_i_i_mid2_reg_392[4]_i_2_n_0\,
      I3 => r1_i_i_reg_170(4),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => r1_i_i_mid2_reg_392(4),
      O => \r1_i_i_mid2_reg_392[5]_i_2_n_0\
    );
\r1_i_i_mid2_reg_392[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE111E1"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      I1 => \r1_i_i_mid2_reg_392[6]_i_2_n_0\,
      I2 => r1_i_i_reg_170(6),
      I3 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I4 => r1_i_i_mid2_reg_392(6),
      O => r1_i_i_mid2_fu_251_p3(6)
    );
\r1_i_i_mid2_reg_392[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEFFFEF"
    )
        port map (
      I0 => \r1_i_i_mid2_reg_392[4]_i_3_n_0\,
      I1 => \r1_i_i_mid2_reg_392[4]_i_2_n_0\,
      I2 => r1_i_i_reg_170(3),
      I3 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I4 => r1_i_i_mid2_reg_392(3),
      I5 => tmp_23_i_i3_fu_246_p2_carry_i_6_n_0,
      O => \r1_i_i_mid2_reg_392[6]_i_2_n_0\
    );
\r1_i_i_mid2_reg_392[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE111E1"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      I1 => \r1_i_i_mid2_reg_392[7]_i_2_n_0\,
      I2 => r1_i_i_reg_170(7),
      I3 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I4 => r1_i_i_mid2_reg_392(7),
      O => r1_i_i_mid2_fu_251_p3(7)
    );
\r1_i_i_mid2_reg_392[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(5),
      I1 => r1_i_i_reg_170(5),
      I2 => \r1_i_i_mid2_reg_392[5]_i_2_n_0\,
      I3 => r1_i_i_reg_170(6),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => r1_i_i_mid2_reg_392(6),
      O => \r1_i_i_mid2_reg_392[7]_i_2_n_0\
    );
\r1_i_i_mid2_reg_392[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE111E1"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      I1 => \r1_i_i_mid2_reg_392[8]_i_2_n_0\,
      I2 => r1_i_i_reg_170(8),
      I3 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I4 => r1_i_i_mid2_reg_392(8),
      O => r1_i_i_mid2_fu_251_p3(8)
    );
\r1_i_i_mid2_reg_392[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(6),
      I1 => r1_i_i_reg_170(6),
      I2 => \r1_i_i_mid2_reg_392[6]_i_2_n_0\,
      I3 => r1_i_i_reg_170(7),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => r1_i_i_mid2_reg_392(7),
      O => \r1_i_i_mid2_reg_392[8]_i_2_n_0\
    );
\r1_i_i_mid2_reg_392[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
        port map (
      I0 => r1_i_i_reg_170(9),
      I1 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I2 => r1_i_i_mid2_reg_392(9),
      I3 => \r1_i_i_mid2_reg_392[10]_i_4_n_0\,
      I4 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      O => r1_i_i_mid2_fu_251_p3(9)
    );
\r1_i_i_mid2_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(0),
      Q => r1_i_i_mid2_reg_392(0),
      R => '0'
    );
\r1_i_i_mid2_reg_392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(10),
      Q => r1_i_i_mid2_reg_392(10),
      R => '0'
    );
\r1_i_i_mid2_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(1),
      Q => r1_i_i_mid2_reg_392(1),
      R => '0'
    );
\r1_i_i_mid2_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(2),
      Q => r1_i_i_mid2_reg_392(2),
      R => '0'
    );
\r1_i_i_mid2_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(3),
      Q => r1_i_i_mid2_reg_392(3),
      R => '0'
    );
\r1_i_i_mid2_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(4),
      Q => r1_i_i_mid2_reg_392(4),
      R => '0'
    );
\r1_i_i_mid2_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(5),
      Q => r1_i_i_mid2_reg_392(5),
      R => '0'
    );
\r1_i_i_mid2_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(6),
      Q => r1_i_i_mid2_reg_392(6),
      R => '0'
    );
\r1_i_i_mid2_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(7),
      Q => r1_i_i_mid2_reg_392(7),
      R => '0'
    );
\r1_i_i_mid2_reg_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(8),
      Q => r1_i_i_mid2_reg_392(8),
      R => '0'
    );
\r1_i_i_mid2_reg_392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r1_i_i_mid2_reg_3920,
      D => r1_i_i_mid2_fu_251_p3(9),
      Q => r1_i_i_mid2_reg_392(9),
      R => '0'
    );
\r1_i_i_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(0),
      Q => r1_i_i_reg_170(0),
      R => indvar_flatten_reg_159
    );
\r1_i_i_reg_170_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(10),
      Q => r1_i_i_reg_170(10),
      R => indvar_flatten_reg_159
    );
\r1_i_i_reg_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(1),
      Q => r1_i_i_reg_170(1),
      R => indvar_flatten_reg_159
    );
\r1_i_i_reg_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(2),
      Q => r1_i_i_reg_170(2),
      R => indvar_flatten_reg_159
    );
\r1_i_i_reg_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(3),
      Q => r1_i_i_reg_170(3),
      R => indvar_flatten_reg_159
    );
\r1_i_i_reg_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(4),
      Q => r1_i_i_reg_170(4),
      R => indvar_flatten_reg_159
    );
\r1_i_i_reg_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(5),
      Q => r1_i_i_reg_170(5),
      R => indvar_flatten_reg_159
    );
\r1_i_i_reg_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(6),
      Q => r1_i_i_reg_170(6),
      R => indvar_flatten_reg_159
    );
\r1_i_i_reg_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(7),
      Q => r1_i_i_reg_170(7),
      R => indvar_flatten_reg_159
    );
\r1_i_i_reg_170_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(8),
      Q => r1_i_i_reg_170(8),
      R => indvar_flatten_reg_159
    );
\r1_i_i_reg_170_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_last_V_1_sel_wr014_out,
      D => r1_i_i_mid2_reg_392(9),
      Q => r1_i_i_reg_170(9),
      R => indvar_flatten_reg_159
    );
tmp_17_i_i_fu_210_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_17_i_i_fu_210_p2_carry_n_0,
      CO(2) => tmp_17_i_i_fu_210_p2_carry_n_1,
      CO(1) => tmp_17_i_i_fu_210_p2_carry_n_2,
      CO(0) => tmp_17_i_i_fu_210_p2_carry_n_3,
      CYINIT => col_packets_loc_read_reg_334(0),
      DI(3 downto 0) => col_packets_loc_read_reg_334(4 downto 1),
      O(3 downto 0) => tmp_17_i_i_fu_210_p2(4 downto 1),
      S(3) => tmp_17_i_i_fu_210_p2_carry_i_1_n_0,
      S(2) => tmp_17_i_i_fu_210_p2_carry_i_2_n_0,
      S(1) => tmp_17_i_i_fu_210_p2_carry_i_3_n_0,
      S(0) => tmp_17_i_i_fu_210_p2_carry_i_4_n_0
    );
\tmp_17_i_i_fu_210_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_17_i_i_fu_210_p2_carry_n_0,
      CO(3) => \tmp_17_i_i_fu_210_p2_carry__0_n_0\,
      CO(2) => \tmp_17_i_i_fu_210_p2_carry__0_n_1\,
      CO(1) => \tmp_17_i_i_fu_210_p2_carry__0_n_2\,
      CO(0) => \tmp_17_i_i_fu_210_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => col_packets_loc_read_reg_334(8 downto 5),
      O(3 downto 0) => tmp_17_i_i_fu_210_p2(8 downto 5),
      S(3) => \tmp_17_i_i_fu_210_p2_carry__0_i_1_n_0\,
      S(2) => \tmp_17_i_i_fu_210_p2_carry__0_i_2_n_0\,
      S(1) => \tmp_17_i_i_fu_210_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_17_i_i_fu_210_p2_carry__0_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(8),
      O => \tmp_17_i_i_fu_210_p2_carry__0_i_1_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(7),
      O => \tmp_17_i_i_fu_210_p2_carry__0_i_2_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(6),
      O => \tmp_17_i_i_fu_210_p2_carry__0_i_3_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(5),
      O => \tmp_17_i_i_fu_210_p2_carry__0_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_i_i_fu_210_p2_carry__0_n_0\,
      CO(3) => \tmp_17_i_i_fu_210_p2_carry__1_n_0\,
      CO(2) => \tmp_17_i_i_fu_210_p2_carry__1_n_1\,
      CO(1) => \tmp_17_i_i_fu_210_p2_carry__1_n_2\,
      CO(0) => \tmp_17_i_i_fu_210_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => col_packets_loc_read_reg_334(12 downto 9),
      O(3 downto 0) => tmp_17_i_i_fu_210_p2(12 downto 9),
      S(3) => \tmp_17_i_i_fu_210_p2_carry__1_i_1_n_0\,
      S(2) => \tmp_17_i_i_fu_210_p2_carry__1_i_2_n_0\,
      S(1) => \tmp_17_i_i_fu_210_p2_carry__1_i_3_n_0\,
      S(0) => \tmp_17_i_i_fu_210_p2_carry__1_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(12),
      O => \tmp_17_i_i_fu_210_p2_carry__1_i_1_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(11),
      O => \tmp_17_i_i_fu_210_p2_carry__1_i_2_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(10),
      O => \tmp_17_i_i_fu_210_p2_carry__1_i_3_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(9),
      O => \tmp_17_i_i_fu_210_p2_carry__1_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_i_i_fu_210_p2_carry__1_n_0\,
      CO(3) => \tmp_17_i_i_fu_210_p2_carry__2_n_0\,
      CO(2) => \tmp_17_i_i_fu_210_p2_carry__2_n_1\,
      CO(1) => \tmp_17_i_i_fu_210_p2_carry__2_n_2\,
      CO(0) => \tmp_17_i_i_fu_210_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => col_packets_loc_read_reg_334(16 downto 13),
      O(3 downto 0) => tmp_17_i_i_fu_210_p2(16 downto 13),
      S(3) => \tmp_17_i_i_fu_210_p2_carry__2_i_1_n_0\,
      S(2) => \tmp_17_i_i_fu_210_p2_carry__2_i_2_n_0\,
      S(1) => \tmp_17_i_i_fu_210_p2_carry__2_i_3_n_0\,
      S(0) => \tmp_17_i_i_fu_210_p2_carry__2_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(16),
      O => \tmp_17_i_i_fu_210_p2_carry__2_i_1_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(15),
      O => \tmp_17_i_i_fu_210_p2_carry__2_i_2_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(14),
      O => \tmp_17_i_i_fu_210_p2_carry__2_i_3_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(13),
      O => \tmp_17_i_i_fu_210_p2_carry__2_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_i_i_fu_210_p2_carry__2_n_0\,
      CO(3) => \tmp_17_i_i_fu_210_p2_carry__3_n_0\,
      CO(2) => \tmp_17_i_i_fu_210_p2_carry__3_n_1\,
      CO(1) => \tmp_17_i_i_fu_210_p2_carry__3_n_2\,
      CO(0) => \tmp_17_i_i_fu_210_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => col_packets_loc_read_reg_334(20 downto 17),
      O(3 downto 0) => tmp_17_i_i_fu_210_p2(20 downto 17),
      S(3) => \tmp_17_i_i_fu_210_p2_carry__3_i_1_n_0\,
      S(2) => \tmp_17_i_i_fu_210_p2_carry__3_i_2_n_0\,
      S(1) => \tmp_17_i_i_fu_210_p2_carry__3_i_3_n_0\,
      S(0) => \tmp_17_i_i_fu_210_p2_carry__3_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(20),
      O => \tmp_17_i_i_fu_210_p2_carry__3_i_1_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(19),
      O => \tmp_17_i_i_fu_210_p2_carry__3_i_2_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(18),
      O => \tmp_17_i_i_fu_210_p2_carry__3_i_3_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(17),
      O => \tmp_17_i_i_fu_210_p2_carry__3_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_i_i_fu_210_p2_carry__3_n_0\,
      CO(3) => \tmp_17_i_i_fu_210_p2_carry__4_n_0\,
      CO(2) => \tmp_17_i_i_fu_210_p2_carry__4_n_1\,
      CO(1) => \tmp_17_i_i_fu_210_p2_carry__4_n_2\,
      CO(0) => \tmp_17_i_i_fu_210_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => col_packets_loc_read_reg_334(24 downto 21),
      O(3 downto 0) => tmp_17_i_i_fu_210_p2(24 downto 21),
      S(3) => \tmp_17_i_i_fu_210_p2_carry__4_i_1_n_0\,
      S(2) => \tmp_17_i_i_fu_210_p2_carry__4_i_2_n_0\,
      S(1) => \tmp_17_i_i_fu_210_p2_carry__4_i_3_n_0\,
      S(0) => \tmp_17_i_i_fu_210_p2_carry__4_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(24),
      O => \tmp_17_i_i_fu_210_p2_carry__4_i_1_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(23),
      O => \tmp_17_i_i_fu_210_p2_carry__4_i_2_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(22),
      O => \tmp_17_i_i_fu_210_p2_carry__4_i_3_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(21),
      O => \tmp_17_i_i_fu_210_p2_carry__4_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_i_i_fu_210_p2_carry__4_n_0\,
      CO(3) => \tmp_17_i_i_fu_210_p2_carry__5_n_0\,
      CO(2) => \tmp_17_i_i_fu_210_p2_carry__5_n_1\,
      CO(1) => \tmp_17_i_i_fu_210_p2_carry__5_n_2\,
      CO(0) => \tmp_17_i_i_fu_210_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => col_packets_loc_read_reg_334(28 downto 25),
      O(3 downto 0) => tmp_17_i_i_fu_210_p2(28 downto 25),
      S(3) => \tmp_17_i_i_fu_210_p2_carry__5_i_1_n_0\,
      S(2) => \tmp_17_i_i_fu_210_p2_carry__5_i_2_n_0\,
      S(1) => \tmp_17_i_i_fu_210_p2_carry__5_i_3_n_0\,
      S(0) => \tmp_17_i_i_fu_210_p2_carry__5_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(28),
      O => \tmp_17_i_i_fu_210_p2_carry__5_i_1_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(27),
      O => \tmp_17_i_i_fu_210_p2_carry__5_i_2_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(26),
      O => \tmp_17_i_i_fu_210_p2_carry__5_i_3_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(25),
      O => \tmp_17_i_i_fu_210_p2_carry__5_i_4_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_i_i_fu_210_p2_carry__5_n_0\,
      CO(3 downto 1) => \NLW_tmp_17_i_i_fu_210_p2_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_17_i_i_fu_210_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => col_packets_loc_read_reg_334(29),
      O(3 downto 2) => \NLW_tmp_17_i_i_fu_210_p2_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_17_i_i_fu_210_p2(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \tmp_17_i_i_fu_210_p2_carry__6_i_1_n_0\,
      S(0) => \tmp_17_i_i_fu_210_p2_carry__6_i_2_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(30),
      O => \tmp_17_i_i_fu_210_p2_carry__6_i_1_n_0\
    );
\tmp_17_i_i_fu_210_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(29),
      O => \tmp_17_i_i_fu_210_p2_carry__6_i_2_n_0\
    );
tmp_17_i_i_fu_210_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(4),
      O => tmp_17_i_i_fu_210_p2_carry_i_1_n_0
    );
tmp_17_i_i_fu_210_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(3),
      O => tmp_17_i_i_fu_210_p2_carry_i_2_n_0
    );
tmp_17_i_i_fu_210_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(2),
      O => tmp_17_i_i_fu_210_p2_carry_i_3_n_0
    );
tmp_17_i_i_fu_210_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(1),
      O => tmp_17_i_i_fu_210_p2_carry_i_4_n_0
    );
\tmp_17_i_i_reg_357[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(0),
      O => tmp_17_i_i_fu_210_p2(0)
    );
\tmp_17_i_i_reg_357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(0),
      Q => tmp_17_i_i_reg_357(0),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(10),
      Q => tmp_17_i_i_reg_357(10),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(11),
      Q => tmp_17_i_i_reg_357(11),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(12),
      Q => tmp_17_i_i_reg_357(12),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(13),
      Q => tmp_17_i_i_reg_357(13),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(14),
      Q => tmp_17_i_i_reg_357(14),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(15),
      Q => tmp_17_i_i_reg_357(15),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(16),
      Q => tmp_17_i_i_reg_357(16),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(17),
      Q => tmp_17_i_i_reg_357(17),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(18),
      Q => tmp_17_i_i_reg_357(18),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(19),
      Q => tmp_17_i_i_reg_357(19),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(1),
      Q => tmp_17_i_i_reg_357(1),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(20),
      Q => tmp_17_i_i_reg_357(20),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(21),
      Q => tmp_17_i_i_reg_357(21),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(22),
      Q => tmp_17_i_i_reg_357(22),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(23),
      Q => tmp_17_i_i_reg_357(23),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(24),
      Q => tmp_17_i_i_reg_357(24),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(25),
      Q => tmp_17_i_i_reg_357(25),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(26),
      Q => tmp_17_i_i_reg_357(26),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(27),
      Q => tmp_17_i_i_reg_357(27),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(28),
      Q => tmp_17_i_i_reg_357(28),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(29),
      Q => tmp_17_i_i_reg_357(29),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(2),
      Q => tmp_17_i_i_reg_357(2),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(30),
      Q => tmp_17_i_i_reg_357(30),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(3),
      Q => tmp_17_i_i_reg_357(3),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(4),
      Q => tmp_17_i_i_reg_357(4),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(5),
      Q => tmp_17_i_i_reg_357(5),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(6),
      Q => tmp_17_i_i_reg_357(6),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(7),
      Q => tmp_17_i_i_reg_357(7),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(8),
      Q => tmp_17_i_i_reg_357(8),
      R => '0'
    );
\tmp_17_i_i_reg_357_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_17_i_i_fu_210_p2(9),
      Q => tmp_17_i_i_reg_357(9),
      R => '0'
    );
tmp_23_i_i3_fu_246_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_23_i_i3_fu_246_p2,
      CO(2) => tmp_23_i_i3_fu_246_p2_carry_n_1,
      CO(1) => tmp_23_i_i3_fu_246_p2_carry_n_2,
      CO(0) => tmp_23_i_i3_fu_246_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_tmp_23_i_i3_fu_246_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_23_i_i3_fu_246_p2_carry_i_1_n_0,
      S(2) => tmp_23_i_i3_fu_246_p2_carry_i_2_n_0,
      S(1) => tmp_23_i_i3_fu_246_p2_carry_i_3_n_0,
      S(0) => tmp_23_i_i3_fu_246_p2_carry_i_4_n_0
    );
tmp_23_i_i3_fu_246_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \r1_i_i_mid2_reg_392[10]_i_5_n_0\,
      I1 => p_neg393_i_loc_read_reg_341(9),
      I2 => r1_i_i_mid2_reg_392(10),
      I3 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I4 => r1_i_i_reg_170(10),
      I5 => p_neg393_i_loc_read_reg_341(10),
      O => tmp_23_i_i3_fu_246_p2_carry_i_1_n_0
    );
tmp_23_i_i3_fu_246_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_neg393_i_loc_read_reg_341(6),
      I1 => tmp_23_i_i_mid1_fu_241_p2_carry_i_7_n_0,
      I2 => p_neg393_i_loc_read_reg_341(8),
      I3 => tmp_23_i_i3_fu_246_p2_carry_i_5_n_0,
      I4 => tmp_23_i_i_mid1_fu_241_p2_carry_i_8_n_0,
      I5 => p_neg393_i_loc_read_reg_341(7),
      O => tmp_23_i_i3_fu_246_p2_carry_i_2_n_0
    );
tmp_23_i_i3_fu_246_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \r1_i_i_mid2_reg_392[4]_i_3_n_0\,
      I1 => p_neg393_i_loc_read_reg_341(4),
      I2 => p_neg393_i_loc_read_reg_341(3),
      I3 => tmp_23_i_i_mid1_fu_241_p2_carry_i_9_n_0,
      I4 => p_neg393_i_loc_read_reg_341(5),
      I5 => tmp_23_i_i3_fu_246_p2_carry_i_6_n_0,
      O => tmp_23_i_i3_fu_246_p2_carry_i_3_n_0
    );
tmp_23_i_i3_fu_246_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \r1_i_i_mid2_reg_392[2]_i_2_n_0\,
      I1 => p_neg393_i_loc_read_reg_341(1),
      I2 => p_neg393_i_loc_read_reg_341(2),
      I3 => \r1_i_i_mid2_reg_392[2]_i_3_n_0\,
      I4 => p_neg393_i_loc_read_reg_341(0),
      I5 => tmp_23_i_i_mid1_fu_241_p2_carry_i_11_n_0,
      O => tmp_23_i_i3_fu_246_p2_carry_i_4_n_0
    );
tmp_23_i_i3_fu_246_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => r1_i_i_reg_170(8),
      O => tmp_23_i_i3_fu_246_p2_carry_i_5_n_0
    );
tmp_23_i_i3_fu_246_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => r1_i_i_reg_170(5),
      O => tmp_23_i_i3_fu_246_p2_carry_i_6_n_0
    );
\tmp_23_i_i3_reg_387[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_23_i_i3_fu_246_p2,
      I1 => ap_reg_pp0_iter1_exitcond_flatten_reg_3730,
      I2 => ap_condition_pp0_exit_iter0_state7,
      I3 => tmp_23_i_i3_reg_387,
      O => \tmp_23_i_i3_reg_387[0]_i_1_n_0\
    );
\tmp_23_i_i3_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_23_i_i3_reg_387[0]_i_1_n_0\,
      Q => tmp_23_i_i3_reg_387,
      R => '0'
    );
tmp_23_i_i_mid1_fu_241_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_23_i_i_mid1_fu_241_p2,
      CO(2) => tmp_23_i_i_mid1_fu_241_p2_carry_n_1,
      CO(1) => tmp_23_i_i_mid1_fu_241_p2_carry_n_2,
      CO(0) => tmp_23_i_i_mid1_fu_241_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_tmp_23_i_i_mid1_fu_241_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_23_i_i_mid1_fu_241_p2_carry_i_1_n_0,
      S(2) => tmp_23_i_i_mid1_fu_241_p2_carry_i_2_n_0,
      S(1) => tmp_23_i_i_mid1_fu_241_p2_carry_i_3_n_0,
      S(0) => tmp_23_i_i_mid1_fu_241_p2_carry_i_4_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005404A95902A2"
    )
        port map (
      I0 => p_neg393_i_loc_read_reg_341(9),
      I1 => r1_i_i_reg_170(9),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => r1_i_i_mid2_reg_392(9),
      I4 => \r1_i_i_mid2_reg_392[10]_i_4_n_0\,
      I5 => tmp_23_i_i_mid1_fu_241_p2_carry_i_5_n_0,
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_1_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => p_neg393_i_loc_read_reg_341(5),
      I1 => r1_i_i_reg_170(5),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => r1_i_i_mid2_reg_392(5),
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_10_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => r1_i_i_reg_170(0),
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_11_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004110040810"
    )
        port map (
      I0 => tmp_23_i_i_mid1_fu_241_p2_carry_i_6_n_0,
      I1 => tmp_23_i_i_mid1_fu_241_p2_carry_i_7_n_0,
      I2 => \r1_i_i_mid2_reg_392[6]_i_2_n_0\,
      I3 => tmp_23_i_i_mid1_fu_241_p2_carry_i_8_n_0,
      I4 => p_neg393_i_loc_read_reg_341(7),
      I5 => p_neg393_i_loc_read_reg_341(6),
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_2_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000114282840"
    )
        port map (
      I0 => p_neg393_i_loc_read_reg_341(3),
      I1 => p_neg393_i_loc_read_reg_341(4),
      I2 => \r1_i_i_mid2_reg_392[4]_i_3_n_0\,
      I3 => \r1_i_i_mid2_reg_392[4]_i_2_n_0\,
      I4 => tmp_23_i_i_mid1_fu_241_p2_carry_i_9_n_0,
      I5 => tmp_23_i_i_mid1_fu_241_p2_carry_i_10_n_0,
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_3_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001284028400001"
    )
        port map (
      I0 => p_neg393_i_loc_read_reg_341(0),
      I1 => p_neg393_i_loc_read_reg_341(1),
      I2 => \r1_i_i_mid2_reg_392[2]_i_2_n_0\,
      I3 => tmp_23_i_i_mid1_fu_241_p2_carry_i_11_n_0,
      I4 => p_neg393_i_loc_read_reg_341(2),
      I5 => \r1_i_i_mid2_reg_392[2]_i_3_n_0\,
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_4_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => p_neg393_i_loc_read_reg_341(10),
      I1 => r1_i_i_reg_170(10),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => r1_i_i_mid2_reg_392(10),
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_5_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => p_neg393_i_loc_read_reg_341(8),
      I1 => r1_i_i_reg_170(8),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => r1_i_i_mid2_reg_392(8),
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_6_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => r1_i_i_reg_170(6),
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_7_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => r1_i_i_reg_170(7),
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_8_n_0
    );
tmp_23_i_i_mid1_fu_241_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => r1_i_i_mid2_reg_392(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => r1_i_i_reg_170(3),
      O => tmp_23_i_i_mid1_fu_241_p2_carry_i_9_n_0
    );
\tmp_23_i_i_mid1_reg_382[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_23_i_i_mid1_fu_241_p2,
      I1 => ap_reg_pp0_iter1_exitcond_flatten_reg_3730,
      I2 => ap_condition_pp0_exit_iter0_state7,
      I3 => tmp_23_i_i_mid1_reg_382,
      O => \tmp_23_i_i_mid1_reg_382[0]_i_1_n_0\
    );
\tmp_23_i_i_mid1_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_23_i_i_mid1_reg_382[0]_i_1_n_0\,
      Q => tmp_23_i_i_mid1_reg_382,
      R => '0'
    );
tmp_29_i_i_fu_219_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_29_i_i_fu_219_p2_carry_n_0,
      CO(2) => tmp_29_i_i_fu_219_p2_carry_n_1,
      CO(1) => tmp_29_i_i_fu_219_p2_carry_n_2,
      CO(0) => tmp_29_i_i_fu_219_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_29_i_i_fu_219_p2_carry_i_1_n_0,
      DI(2) => tmp_29_i_i_fu_219_p2_carry_i_2_n_0,
      DI(1) => tmp_29_i_i_fu_219_p2_carry_i_3_n_0,
      DI(0) => tmp_29_i_i_fu_219_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_29_i_i_fu_219_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_29_i_i_fu_219_p2_carry_i_5_n_0,
      S(2) => tmp_29_i_i_fu_219_p2_carry_i_6_n_0,
      S(1) => tmp_29_i_i_fu_219_p2_carry_i_7_n_0,
      S(0) => tmp_29_i_i_fu_219_p2_carry_i_8_n_0
    );
\tmp_29_i_i_fu_219_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_29_i_i_fu_219_p2_carry_n_0,
      CO(3) => \tmp_29_i_i_fu_219_p2_carry__0_n_0\,
      CO(2) => \tmp_29_i_i_fu_219_p2_carry__0_n_1\,
      CO(1) => \tmp_29_i_i_fu_219_p2_carry__0_n_2\,
      CO(0) => \tmp_29_i_i_fu_219_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_29_i_i_fu_219_p2_carry__0_i_1_n_0\,
      DI(2) => \tmp_29_i_i_fu_219_p2_carry__0_i_2_n_0\,
      DI(1) => \tmp_29_i_i_fu_219_p2_carry__0_i_3_n_0\,
      DI(0) => \tmp_29_i_i_fu_219_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_29_i_i_fu_219_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_29_i_i_fu_219_p2_carry__0_i_5_n_0\,
      S(2) => \tmp_29_i_i_fu_219_p2_carry__0_i_6_n_0\,
      S(1) => \tmp_29_i_i_fu_219_p2_carry__0_i_7_n_0\,
      S(0) => \tmp_29_i_i_fu_219_p2_carry__0_i_8_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(15),
      I1 => \tmp_29_i_i_fu_219_p2_carry__0_i_9_n_0\,
      I2 => col_packets_loc_read_reg_334(14),
      I3 => p_1_rec_i_i_reg_181(14),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(14),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_1_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(13),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_10_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(11),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_11_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(9),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_12_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(15),
      I1 => p_1_rec_i_i_reg_181(15),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(15),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_13_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(13),
      I1 => p_1_rec_i_i_reg_181(13),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(13),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_14_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(11),
      I1 => p_1_rec_i_i_reg_181(11),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(11),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_15_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(9),
      I1 => p_1_rec_i_i_reg_181(9),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(9),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_16_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(13),
      I1 => \tmp_29_i_i_fu_219_p2_carry__0_i_10_n_0\,
      I2 => col_packets_loc_read_reg_334(12),
      I3 => p_1_rec_i_i_reg_181(12),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(12),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_2_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(11),
      I1 => \tmp_29_i_i_fu_219_p2_carry__0_i_11_n_0\,
      I2 => col_packets_loc_read_reg_334(10),
      I3 => p_1_rec_i_i_reg_181(10),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(10),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_3_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(9),
      I1 => \tmp_29_i_i_fu_219_p2_carry__0_i_12_n_0\,
      I2 => col_packets_loc_read_reg_334(8),
      I3 => p_1_rec_i_i_reg_181(8),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(8),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_4_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__0_i_13_n_0\,
      I1 => c_reg_428(14),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(14),
      I4 => col_packets_loc_read_reg_334(14),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_5_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__0_i_14_n_0\,
      I1 => c_reg_428(12),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(12),
      I4 => col_packets_loc_read_reg_334(12),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_6_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__0_i_15_n_0\,
      I1 => c_reg_428(10),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(10),
      I4 => col_packets_loc_read_reg_334(10),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_7_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__0_i_16_n_0\,
      I1 => c_reg_428(8),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(8),
      I4 => col_packets_loc_read_reg_334(8),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_8_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(15),
      O => \tmp_29_i_i_fu_219_p2_carry__0_i_9_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_i_i_fu_219_p2_carry__0_n_0\,
      CO(3) => \tmp_29_i_i_fu_219_p2_carry__1_n_0\,
      CO(2) => \tmp_29_i_i_fu_219_p2_carry__1_n_1\,
      CO(1) => \tmp_29_i_i_fu_219_p2_carry__1_n_2\,
      CO(0) => \tmp_29_i_i_fu_219_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_29_i_i_fu_219_p2_carry__1_i_1_n_0\,
      DI(2) => \tmp_29_i_i_fu_219_p2_carry__1_i_2_n_0\,
      DI(1) => \tmp_29_i_i_fu_219_p2_carry__1_i_3_n_0\,
      DI(0) => \tmp_29_i_i_fu_219_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_29_i_i_fu_219_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_29_i_i_fu_219_p2_carry__1_i_5_n_0\,
      S(2) => \tmp_29_i_i_fu_219_p2_carry__1_i_6_n_0\,
      S(1) => \tmp_29_i_i_fu_219_p2_carry__1_i_7_n_0\,
      S(0) => \tmp_29_i_i_fu_219_p2_carry__1_i_8_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(23),
      I1 => \tmp_29_i_i_fu_219_p2_carry__1_i_9_n_0\,
      I2 => col_packets_loc_read_reg_334(22),
      I3 => p_1_rec_i_i_reg_181(22),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(22),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_1_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(21),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(21),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_10_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(19),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(19),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_11_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(17),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(17),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_12_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(23),
      I1 => p_1_rec_i_i_reg_181(23),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(23),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_13_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(21),
      I1 => p_1_rec_i_i_reg_181(21),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(21),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_14_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(19),
      I1 => p_1_rec_i_i_reg_181(19),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(19),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_15_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(17),
      I1 => p_1_rec_i_i_reg_181(17),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(17),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_16_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(21),
      I1 => \tmp_29_i_i_fu_219_p2_carry__1_i_10_n_0\,
      I2 => col_packets_loc_read_reg_334(20),
      I3 => p_1_rec_i_i_reg_181(20),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(20),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_2_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(19),
      I1 => \tmp_29_i_i_fu_219_p2_carry__1_i_11_n_0\,
      I2 => col_packets_loc_read_reg_334(18),
      I3 => p_1_rec_i_i_reg_181(18),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(18),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_3_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(17),
      I1 => \tmp_29_i_i_fu_219_p2_carry__1_i_12_n_0\,
      I2 => col_packets_loc_read_reg_334(16),
      I3 => p_1_rec_i_i_reg_181(16),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(16),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_4_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__1_i_13_n_0\,
      I1 => c_reg_428(22),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(22),
      I4 => col_packets_loc_read_reg_334(22),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_5_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__1_i_14_n_0\,
      I1 => c_reg_428(20),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(20),
      I4 => col_packets_loc_read_reg_334(20),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_6_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__1_i_15_n_0\,
      I1 => c_reg_428(18),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(18),
      I4 => col_packets_loc_read_reg_334(18),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_7_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__1_i_16_n_0\,
      I1 => c_reg_428(16),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(16),
      I4 => col_packets_loc_read_reg_334(16),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_8_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(23),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(23),
      O => \tmp_29_i_i_fu_219_p2_carry__1_i_9_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_i_i_fu_219_p2_carry__1_n_0\,
      CO(3) => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      CO(2) => \tmp_29_i_i_fu_219_p2_carry__2_n_1\,
      CO(1) => \tmp_29_i_i_fu_219_p2_carry__2_n_2\,
      CO(0) => \tmp_29_i_i_fu_219_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_29_i_i_fu_219_p2_carry__2_i_1_n_0\,
      DI(1) => \tmp_29_i_i_fu_219_p2_carry__2_i_2_n_0\,
      DI(0) => \tmp_29_i_i_fu_219_p2_carry__2_i_3_n_0\,
      O(3 downto 0) => \NLW_tmp_29_i_i_fu_219_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_29_i_i_fu_219_p2_carry__2_i_4_n_0\,
      S(2) => \tmp_29_i_i_fu_219_p2_carry__2_i_5_n_0\,
      S(1) => \tmp_29_i_i_fu_219_p2_carry__2_i_6_n_0\,
      S(0) => \tmp_29_i_i_fu_219_p2_carry__2_i_7_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(29),
      I1 => \tmp_29_i_i_fu_219_p2_carry__2_i_8_n_0\,
      I2 => col_packets_loc_read_reg_334(28),
      I3 => p_1_rec_i_i_reg_181(28),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(28),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_1_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(25),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(25),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_10_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(29),
      I1 => p_1_rec_i_i_reg_181(29),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(29),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_11_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(27),
      I1 => p_1_rec_i_i_reg_181(27),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(27),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_12_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(25),
      I1 => p_1_rec_i_i_reg_181(25),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(25),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_13_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(27),
      I1 => \tmp_29_i_i_fu_219_p2_carry__2_i_9_n_0\,
      I2 => col_packets_loc_read_reg_334(26),
      I3 => p_1_rec_i_i_reg_181(26),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(26),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_2_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(25),
      I1 => \tmp_29_i_i_fu_219_p2_carry__2_i_10_n_0\,
      I2 => col_packets_loc_read_reg_334(24),
      I3 => p_1_rec_i_i_reg_181(24),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(24),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_3_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(30),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_4_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_i_11_n_0\,
      I1 => c_reg_428(28),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(28),
      I4 => col_packets_loc_read_reg_334(28),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_5_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_i_12_n_0\,
      I1 => c_reg_428(26),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(26),
      I4 => col_packets_loc_read_reg_334(26),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_6_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_i_13_n_0\,
      I1 => c_reg_428(24),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(24),
      I4 => col_packets_loc_read_reg_334(24),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_7_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(29),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(29),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_8_n_0\
    );
\tmp_29_i_i_fu_219_p2_carry__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(27),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(27),
      O => \tmp_29_i_i_fu_219_p2_carry__2_i_9_n_0\
    );
tmp_29_i_i_fu_219_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(7),
      I1 => tmp_29_i_i_fu_219_p2_carry_i_9_n_0,
      I2 => col_packets_loc_read_reg_334(6),
      I3 => p_1_rec_i_i_reg_181(6),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(6),
      O => tmp_29_i_i_fu_219_p2_carry_i_1_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(5),
      O => tmp_29_i_i_fu_219_p2_carry_i_10_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(3),
      O => tmp_29_i_i_fu_219_p2_carry_i_11_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(1),
      O => tmp_29_i_i_fu_219_p2_carry_i_12_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(7),
      I1 => p_1_rec_i_i_reg_181(7),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(7),
      O => tmp_29_i_i_fu_219_p2_carry_i_13_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(5),
      I1 => p_1_rec_i_i_reg_181(5),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(5),
      O => tmp_29_i_i_fu_219_p2_carry_i_14_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(3),
      I1 => p_1_rec_i_i_reg_181(3),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(3),
      O => tmp_29_i_i_fu_219_p2_carry_i_15_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(1),
      I1 => p_1_rec_i_i_reg_181(1),
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => c_reg_428(1),
      O => tmp_29_i_i_fu_219_p2_carry_i_16_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(5),
      I1 => tmp_29_i_i_fu_219_p2_carry_i_10_n_0,
      I2 => col_packets_loc_read_reg_334(4),
      I3 => p_1_rec_i_i_reg_181(4),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(4),
      O => tmp_29_i_i_fu_219_p2_carry_i_2_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(3),
      I1 => tmp_29_i_i_fu_219_p2_carry_i_11_n_0,
      I2 => col_packets_loc_read_reg_334(2),
      I3 => p_1_rec_i_i_reg_181(2),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(2),
      O => tmp_29_i_i_fu_219_p2_carry_i_3_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => col_packets_loc_read_reg_334(1),
      I1 => tmp_29_i_i_fu_219_p2_carry_i_12_n_0,
      I2 => col_packets_loc_read_reg_334(0),
      I3 => p_1_rec_i_i_reg_181(0),
      I4 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I5 => c_reg_428(0),
      O => tmp_29_i_i_fu_219_p2_carry_i_4_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_29_i_i_fu_219_p2_carry_i_13_n_0,
      I1 => c_reg_428(6),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(6),
      I4 => col_packets_loc_read_reg_334(6),
      O => tmp_29_i_i_fu_219_p2_carry_i_5_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_29_i_i_fu_219_p2_carry_i_14_n_0,
      I1 => c_reg_428(4),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(4),
      I4 => col_packets_loc_read_reg_334(4),
      O => tmp_29_i_i_fu_219_p2_carry_i_6_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_29_i_i_fu_219_p2_carry_i_15_n_0,
      I1 => c_reg_428(2),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(2),
      I4 => col_packets_loc_read_reg_334(2),
      O => tmp_29_i_i_fu_219_p2_carry_i_7_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_29_i_i_fu_219_p2_carry_i_16_n_0,
      I1 => c_reg_428(0),
      I2 => \r1_i_i_mid2_reg_392[10]_i_3_n_0\,
      I3 => p_1_rec_i_i_reg_181(0),
      I4 => col_packets_loc_read_reg_334(0),
      O => tmp_29_i_i_fu_219_p2_carry_i_8_n_0
    );
tmp_29_i_i_fu_219_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => c_reg_428(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I4 => p_1_rec_i_i_reg_181(7),
      O => tmp_29_i_i_fu_219_p2_carry_i_9_n_0
    );
\tmp_29_i_i_reg_367[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_29_i_i_fu_219_p2_carry__2_n_0\,
      I1 => ap_reg_pp0_iter1_exitcond_flatten_reg_3730,
      I2 => tmp_29_i_i_reg_367,
      O => \tmp_29_i_i_reg_367[0]_i_1_n_0\
    );
\tmp_29_i_i_reg_367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_29_i_i_reg_367[0]_i_1_n_0\,
      Q => tmp_29_i_i_reg_367,
      R => '0'
    );
\tmp_32_reg_403[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm[10]_i_3_n_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      O => tmp_32_reg_4030
    );
\tmp_32_reg_403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_4030,
      D => D(0),
      Q => p_Result_s_fu_324_p5(0),
      R => '0'
    );
\tmp_32_reg_403_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_4030,
      D => D(1),
      Q => p_Result_s_fu_324_p5(1),
      R => '0'
    );
\tmp_32_reg_403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_4030,
      D => D(2),
      Q => p_Result_s_fu_324_p5(2),
      R => '0'
    );
\tmp_32_reg_403_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_4030,
      D => D(3),
      Q => p_Result_s_fu_324_p5(3),
      R => '0'
    );
\tmp_32_reg_403_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_4030,
      D => D(4),
      Q => p_Result_s_fu_324_p5(4),
      R => '0'
    );
\tmp_32_reg_403_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_4030,
      D => D(5),
      Q => p_Result_s_fu_324_p5(5),
      R => '0'
    );
\tmp_32_reg_403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_4030,
      D => D(6),
      Q => p_Result_s_fu_324_p5(6),
      R => '0'
    );
\tmp_32_reg_403_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_4030,
      D => D(7),
      Q => p_Result_s_fu_324_p5(7),
      R => '0'
    );
\tmp_33_reg_418[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => g_img_1_data_stream_s_empty_n,
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      O => tmp_33_reg_4180
    );
\tmp_33_reg_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_33_reg_4180,
      D => D(0),
      Q => p_Result_s_fu_324_p5(8),
      R => '0'
    );
\tmp_33_reg_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_33_reg_4180,
      D => D(1),
      Q => p_Result_s_fu_324_p5(9),
      R => '0'
    );
\tmp_33_reg_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_33_reg_4180,
      D => D(2),
      Q => p_Result_s_fu_324_p5(10),
      R => '0'
    );
\tmp_33_reg_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_33_reg_4180,
      D => D(3),
      Q => p_Result_s_fu_324_p5(11),
      R => '0'
    );
\tmp_33_reg_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_33_reg_4180,
      D => D(4),
      Q => p_Result_s_fu_324_p5(12),
      R => '0'
    );
\tmp_33_reg_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_33_reg_4180,
      D => D(5),
      Q => p_Result_s_fu_324_p5(13),
      R => '0'
    );
\tmp_33_reg_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_33_reg_4180,
      D => D(6),
      Q => p_Result_s_fu_324_p5(14),
      R => '0'
    );
\tmp_33_reg_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_33_reg_4180,
      D => D(7),
      Q => p_Result_s_fu_324_p5(15),
      R => '0'
    );
\tmp_34_reg_423[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => g_img_1_data_stream_s_empty_n,
      I2 => \exitcond_flatten_reg_373_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      O => c_reg_4280
    );
\tmp_34_reg_423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => D(0),
      Q => p_Result_s_fu_324_p5(16),
      R => '0'
    );
\tmp_34_reg_423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => D(1),
      Q => p_Result_s_fu_324_p5(17),
      R => '0'
    );
\tmp_34_reg_423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => D(2),
      Q => p_Result_s_fu_324_p5(18),
      R => '0'
    );
\tmp_34_reg_423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => D(3),
      Q => p_Result_s_fu_324_p5(19),
      R => '0'
    );
\tmp_34_reg_423_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => D(4),
      Q => p_Result_s_fu_324_p5(20),
      R => '0'
    );
\tmp_34_reg_423_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => D(5),
      Q => p_Result_s_fu_324_p5(21),
      R => '0'
    );
\tmp_34_reg_423_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => D(6),
      Q => p_Result_s_fu_324_p5(22),
      R => '0'
    );
\tmp_34_reg_423_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4280,
      D => D(7),
      Q => p_Result_s_fu_324_p5(23),
      R => '0'
    );
tmp_41_i_i_fu_308_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_41_i_i_fu_308_p2_carry_n_0,
      CO(2) => tmp_41_i_i_fu_308_p2_carry_n_1,
      CO(1) => tmp_41_i_i_fu_308_p2_carry_n_2,
      CO(0) => tmp_41_i_i_fu_308_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_tmp_41_i_i_fu_308_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_41_i_i_fu_308_p2_carry_i_1_n_0,
      S(2) => tmp_41_i_i_fu_308_p2_carry_i_2_n_0,
      S(1) => tmp_41_i_i_fu_308_p2_carry_i_3_n_0,
      S(0) => tmp_41_i_i_fu_308_p2_carry_i_4_n_0
    );
\tmp_41_i_i_fu_308_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_41_i_i_fu_308_p2_carry_n_0,
      CO(3) => \tmp_41_i_i_fu_308_p2_carry__0_n_0\,
      CO(2) => \tmp_41_i_i_fu_308_p2_carry__0_n_1\,
      CO(1) => \tmp_41_i_i_fu_308_p2_carry__0_n_2\,
      CO(0) => \tmp_41_i_i_fu_308_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_41_i_i_fu_308_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_41_i_i_fu_308_p2_carry__0_i_1_n_0\,
      S(2) => \tmp_41_i_i_fu_308_p2_carry__0_i_2_n_0\,
      S(1) => \tmp_41_i_i_fu_308_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_41_i_i_fu_308_p2_carry__0_i_4_n_0\
    );
\tmp_41_i_i_fu_308_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(23),
      I1 => p_1_rec_i_i_mid2_fu_259_p3(23),
      I2 => tmp_17_i_i_reg_357(21),
      I3 => p_1_rec_i_i_mid2_fu_259_p3(21),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(22),
      I5 => tmp_17_i_i_reg_357(22),
      O => \tmp_41_i_i_fu_308_p2_carry__0_i_1_n_0\
    );
\tmp_41_i_i_fu_308_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(20),
      I1 => p_1_rec_i_i_mid2_fu_259_p3(20),
      I2 => tmp_17_i_i_reg_357(18),
      I3 => p_1_rec_i_i_mid2_fu_259_p3(18),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(19),
      I5 => tmp_17_i_i_reg_357(19),
      O => \tmp_41_i_i_fu_308_p2_carry__0_i_2_n_0\
    );
\tmp_41_i_i_fu_308_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(17),
      I1 => p_1_rec_i_i_mid2_fu_259_p3(17),
      I2 => tmp_17_i_i_reg_357(15),
      I3 => p_1_rec_i_i_mid2_fu_259_p3(15),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(16),
      I5 => tmp_17_i_i_reg_357(16),
      O => \tmp_41_i_i_fu_308_p2_carry__0_i_3_n_0\
    );
\tmp_41_i_i_fu_308_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(14),
      I1 => p_1_rec_i_i_mid2_fu_259_p3(14),
      I2 => tmp_17_i_i_reg_357(13),
      I3 => p_1_rec_i_i_mid2_fu_259_p3(13),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(12),
      I5 => tmp_17_i_i_reg_357(12),
      O => \tmp_41_i_i_fu_308_p2_carry__0_i_4_n_0\
    );
\tmp_41_i_i_fu_308_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_41_i_i_fu_308_p2_carry__0_n_0\,
      CO(3) => \NLW_tmp_41_i_i_fu_308_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => tmp_41_i_i_fu_308_p2,
      CO(1) => \tmp_41_i_i_fu_308_p2_carry__1_n_2\,
      CO(0) => \tmp_41_i_i_fu_308_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_41_i_i_fu_308_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \tmp_41_i_i_fu_308_p2_carry__1_i_1_n_0\,
      S(1) => \tmp_41_i_i_fu_308_p2_carry__1_i_2_n_0\,
      S(0) => \tmp_41_i_i_fu_308_p2_carry__1_i_3_n_0\
    );
\tmp_41_i_i_fu_308_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(30),
      O => \tmp_41_i_i_fu_308_p2_carry__1_i_1_n_0\
    );
\tmp_41_i_i_fu_308_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(29),
      I1 => p_1_rec_i_i_mid2_fu_259_p3(29),
      I2 => tmp_17_i_i_reg_357(27),
      I3 => p_1_rec_i_i_mid2_fu_259_p3(27),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(28),
      I5 => tmp_17_i_i_reg_357(28),
      O => \tmp_41_i_i_fu_308_p2_carry__1_i_2_n_0\
    );
\tmp_41_i_i_fu_308_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(26),
      I1 => p_1_rec_i_i_mid2_fu_259_p3(26),
      I2 => tmp_17_i_i_reg_357(24),
      I3 => p_1_rec_i_i_mid2_fu_259_p3(24),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(25),
      I5 => tmp_17_i_i_reg_357(25),
      O => \tmp_41_i_i_fu_308_p2_carry__1_i_3_n_0\
    );
tmp_41_i_i_fu_308_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(11),
      I1 => p_1_rec_i_i_mid2_fu_259_p3(11),
      I2 => tmp_17_i_i_reg_357(9),
      I3 => p_1_rec_i_i_mid2_fu_259_p3(9),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(10),
      I5 => tmp_17_i_i_reg_357(10),
      O => tmp_41_i_i_fu_308_p2_carry_i_1_n_0
    );
tmp_41_i_i_fu_308_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(8),
      I1 => p_1_rec_i_i_mid2_fu_259_p3(8),
      I2 => tmp_17_i_i_reg_357(6),
      I3 => p_1_rec_i_i_mid2_fu_259_p3(6),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(7),
      I5 => tmp_17_i_i_reg_357(7),
      O => tmp_41_i_i_fu_308_p2_carry_i_2_n_0
    );
tmp_41_i_i_fu_308_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(5),
      I1 => p_1_rec_i_i_mid2_fu_259_p3(5),
      I2 => tmp_17_i_i_reg_357(3),
      I3 => p_1_rec_i_i_mid2_fu_259_p3(3),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(4),
      I5 => tmp_17_i_i_reg_357(4),
      O => tmp_41_i_i_fu_308_p2_carry_i_3_n_0
    );
tmp_41_i_i_fu_308_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_17_i_i_reg_357(2),
      I1 => p_1_rec_i_i_mid2_fu_259_p3(2),
      I2 => tmp_17_i_i_reg_357(0),
      I3 => p_1_rec_i_i_mid2_fu_259_p3(0),
      I4 => p_1_rec_i_i_mid2_fu_259_p3(1),
      I5 => tmp_17_i_i_reg_357(1),
      O => tmp_41_i_i_fu_308_p2_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_pro_erode is
  port (
    shiftReg_ce : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce_0 : out STD_LOGIC;
    \t_V_1_reg_433_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \t_V_1_reg_433_reg[9]_0\ : out STD_LOGIC;
    \t_V_1_reg_433_reg[8]_0\ : out STD_LOGIC;
    \t_V_1_reg_433_reg[6]_0\ : out STD_LOGIC;
    \t_V_reg_421_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \t_V_reg_421_reg[8]_0\ : out STD_LOGIC;
    \t_V_reg_421_reg[7]_0\ : out STD_LOGIC;
    \tmp_7_reg_1491_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    switch_loc_c_dout : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_cond_i_i_i_i_reg_1363_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_104_2_i_i_reg_1306_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_104_1_i_i_reg_1295_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_104_1_i_i_reg_1295_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_104_1_i_i_reg_1295_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce_2 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \p_neg393_i_cast_loc_r_reg_1215_reg[0]_0\ : in STD_LOGIC;
    rows_cast727_loc_c_empty_n : in STD_LOGIC;
    tmp_16_loc_c_empty_n : in STD_LOGIC;
    Loop_loop_height_pro_U0_ap_start : in STD_LOGIC;
    tmp_16_cast_loc_c_empty_n : in STD_LOGIC;
    g_img_0_data_stream_s_empty_n : in STD_LOGIC;
    g_img_1_data_stream_s_full_n : in STD_LOGIC;
    \tmp_28_i_i_fu_776_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[0]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_104_2_i_i_reg_1306_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_15_loc_read_reg_1199_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \rows_cast727_loc_rea_reg_1209_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_16_loc_read_reg_1225_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_reg_1220_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_neg393_i_cast_loc_r_reg_1215_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_pro_erode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_pro_erode is
  signal ImagLoc_x_cast_fu_756_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal ImagLoc_x_cast_reg_1358 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ImagLoc_x_cast_reg_13580 : STD_LOGIC;
  signal \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\ : STD_LOGIC;
  signal ImagLoc_x_fu_750_p2 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \ImagLoc_x_fu_750_p2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ImagLoc_x_reg_1353 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[4]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_reg_n_0 : STD_LOGIC;
  signal ap_reg_pp0_iter1_brmerge_i_i_reg_1368 : STD_LOGIC;
  signal ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344 : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375 : STD_LOGIC;
  signal ap_reg_pp0_iter2_brmerge_i_i_reg_1368 : STD_LOGIC;
  signal ap_reg_pp0_iter2_col_assign_reg_1379 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344 : STD_LOGIC;
  signal ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375 : STD_LOGIC;
  signal ap_reg_pp0_iter2_reg_444 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344 : STD_LOGIC;
  signal ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375 : STD_LOGIC;
  signal ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344 : STD_LOGIC;
  signal ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375 : STD_LOGIC;
  signal ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344 : STD_LOGIC;
  signal ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375 : STD_LOGIC;
  signal ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344 : STD_LOGIC;
  signal ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375 : STD_LOGIC;
  signal ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375 : STD_LOGIC;
  signal ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 : STD_LOGIC;
  signal brmerge_i_i_fu_787_p2 : STD_LOGIC;
  signal brmerge_i_i_reg_1368 : STD_LOGIC;
  signal ce11 : STD_LOGIC;
  signal col_assign_fu_828_p23_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col_assign_reg_1379 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col_buf_0_val_0_0_fu_853_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_870_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_887_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond388_i_i_i_fu_723_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond388_i_i_i_fu_723_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond388_i_i_i_fu_723_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond388_i_i_i_fu_723_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond388_i_i_i_fu_723_p2_carry_n_1 : STD_LOGIC;
  signal exitcond388_i_i_i_fu_723_p2_carry_n_2 : STD_LOGIC;
  signal exitcond388_i_i_i_fu_723_p2_carry_n_3 : STD_LOGIC;
  signal exitcond388_i_i_i_reg_1344 : STD_LOGIC;
  signal exitcond389_i_i_i_fu_471_p2 : STD_LOGIC;
  signal exitcond389_i_i_i_fu_471_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond389_i_i_i_fu_471_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond389_i_i_i_fu_471_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond389_i_i_i_fu_471_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond389_i_i_i_fu_471_p2_carry_n_1 : STD_LOGIC;
  signal exitcond389_i_i_i_fu_471_p2_carry_n_2 : STD_LOGIC;
  signal exitcond389_i_i_i_fu_471_p2_carry_n_3 : STD_LOGIC;
  signal i_V_fu_476_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_reg_1261 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_V_reg_1261[10]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_1261[6]_i_2_n_0\ : STD_LOGIC;
  signal icmp_reg_1316 : STD_LOGIC;
  signal \icmp_reg_1316[0]_i_1_n_0\ : STD_LOGIC;
  signal j_V_fu_728_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal k_buf_0_val_3_U_n_1 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_11 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_2 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_23 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_24 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_25 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_3 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_4 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_5 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_6 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_7 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_8 : STD_LOGIC;
  signal k_buf_0_val_3_ce0 : STD_LOGIC;
  signal k_buf_0_val_3_load_reg_14040 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_0 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_1 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_2 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_21 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_24 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_25 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_26 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_3 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_4 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_5 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_6 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_7 : STD_LOGIC;
  signal k_buf_0_val_4_ce1 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_10 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_11 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_12 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_13 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_2 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_20 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_27 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_3 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_36 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_37 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_38 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_39 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_4 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_40 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_41 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_5 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_6 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_7 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_8 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_9 : STD_LOGIC;
  signal k_buf_0_val_5_addr_reg_1398 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal or_cond_i_i_i_fu_792_p2 : STD_LOGIC;
  signal or_cond_i_i_i_i_fu_781_p2 : STD_LOGIC;
  signal or_cond_i_i_i_i_reg_1363 : STD_LOGIC;
  signal or_cond_i_i_i_reg_1375 : STD_LOGIC;
  signal \or_cond_i_i_i_reg_1375[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_i_reg_1375[0]_i_4_n_0\ : STD_LOGIC;
  signal p_059_i_2_0_2_i_i_fu_1012_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_059_i_2_0_2_i_i_reg_1448 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_059_i_2_0_2_i_i_reg_14480 : STD_LOGIC;
  signal p_059_i_2_2_i_i_fu_1089_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_059_i_2_2_i_i_reg_1481 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_059_i_2_2_i_i_reg_14810 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_assign_4_1_i_i_fu_503_p2 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_assign_4_1_i_i_reg_1289 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_assign_4_1_i_i_reg_12890 : STD_LOGIC;
  signal \p_assign_4_1_i_i_reg_1289[11]_i_2_n_0\ : STD_LOGIC;
  signal p_assign_4_2_i_i_fu_514_p2 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_assign_4_2_i_i_reg_1300 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \p_assign_4_2_i_i_reg_1300[11]_i_2_n_0\ : STD_LOGIC;
  signal p_neg393_i_cast_loc_r_reg_1215 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_444 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_1_fu_278 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_2_fu_282 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_7_1_t_i_i_fu_688_p22_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_assign_7_1_t_i_i_reg_1334 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_assign_7_1_t_i_i_reg_13340 : STD_LOGIC;
  signal row_assign_7_2_t_i_i_fu_714_p21_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_7_2_t_i_i_reg_1339 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_assign_7_2_t_i_i_reg_1339[0]_i_1_n_0\ : STD_LOGIC;
  signal row_assign_7_i_i_fu_658_p20_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rows_cast727_loc_rea_reg_1209 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal src_kernel_win_0_va_10_fu_937_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_10_reg_1428 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_11_fu_955_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_11_reg_1435 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_12_reg_1476 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_14_reg_1454 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_14_reg_14540 : STD_LOGIC;
  signal src_kernel_win_0_va_1_fu_254 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_1_fu_2540 : STD_LOGIC;
  signal src_kernel_win_0_va_2_fu_258 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_2_fu_2580 : STD_LOGIC;
  signal src_kernel_win_0_va_3_fu_262 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_266 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_2660 : STD_LOGIC;
  signal src_kernel_win_0_va_5_fu_270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_9_fu_919_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_fu_250 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal switch_loc_read_reg_1230 : STD_LOGIC;
  signal t_V_1_reg_433 : STD_LOGIC;
  signal t_V_1_reg_4330 : STD_LOGIC;
  signal \t_V_1_reg_433[10]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_433[1]_i_1_n_0\ : STD_LOGIC;
  signal t_V_1_reg_433_reg : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \^t_v_1_reg_433_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^t_v_1_reg_433_reg[6]_0\ : STD_LOGIC;
  signal \^t_v_1_reg_433_reg[8]_0\ : STD_LOGIC;
  signal \^t_v_1_reg_433_reg[9]_0\ : STD_LOGIC;
  signal t_V_reg_421 : STD_LOGIC;
  signal \^t_v_reg_421_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^t_v_reg_421_reg[7]_0\ : STD_LOGIC;
  signal \^t_v_reg_421_reg[8]_0\ : STD_LOGIC;
  signal \t_V_reg_421_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_421_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_421_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_421_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_421_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_V_reg_421_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_V_reg_421_reg_n_0_[8]\ : STD_LOGIC;
  signal \t_V_reg_421_reg_n_0_[9]\ : STD_LOGIC;
  signal temp_0_i_i_059_i_1_2_fu_1029_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_059_i_1_2_reg_1459 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_0_i_i_059_i_1_3_fu_1054_p3__23\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal temp_0_i_i_059_i_1_4_fu_1064_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_059_i_1_4_reg_1469 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_059_i_1_4_reg_14690 : STD_LOGIC;
  signal \temp_0_i_i_059_i_1_6_fu_1113_p3__23\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal temp_0_i_i_059_i_1_s_fu_981_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_059_i_1_s_reg_1441 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_059_i_1_s_reg_14410 : STD_LOGIC;
  signal \tmp_102_i_i_reg_1278[11]_i_1_n_0\ : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2 : STD_LOGIC;
  signal \tmp_104_1_i_i_fu_509_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_104_1_i_i_fu_509_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_104_1_i_i_fu_509_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_n_0 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_n_1 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_n_2 : STD_LOGIC;
  signal tmp_104_1_i_i_fu_509_p2_carry_n_3 : STD_LOGIC;
  signal tmp_104_1_i_i_reg_1295 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2 : STD_LOGIC;
  signal \tmp_104_2_i_i_fu_520_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_104_2_i_i_fu_520_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_104_2_i_i_fu_520_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_104_2_i_i_fu_520_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_104_2_i_i_fu_520_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_n_0 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_n_1 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_n_2 : STD_LOGIC;
  signal tmp_104_2_i_i_fu_520_p2_carry_n_3 : STD_LOGIC;
  signal tmp_104_2_i_i_reg_1306 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2 : STD_LOGIC;
  signal \tmp_104_i_i_fu_498_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_104_i_i_fu_498_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_104_i_i_fu_498_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_104_i_i_fu_498_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_104_i_i_fu_498_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_104_i_i_fu_498_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_n_0 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_n_1 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_n_2 : STD_LOGIC;
  signal tmp_104_i_i_fu_498_p2_carry_n_3 : STD_LOGIC;
  signal tmp_104_i_i_reg_1284 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_n_1 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_n_2 : STD_LOGIC;
  signal tmp_124_0_1_i_i_fu_975_p2_carry_n_3 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_n_0 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_n_1 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_n_2 : STD_LOGIC;
  signal tmp_124_0_2_i_i_fu_1002_p2_carry_n_3 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_n_1 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_n_2 : STD_LOGIC;
  signal tmp_124_1_1_i_i_fu_1036_p2_carry_n_3 : STD_LOGIC;
  signal tmp_124_1_1_i_i_reg_1464 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_n_0 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_n_1 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_n_2 : STD_LOGIC;
  signal tmp_124_1_2_i_i_fu_1059_p2_carry_n_3 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_n_0 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_n_1 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_n_2 : STD_LOGIC;
  signal tmp_124_1_i_i_fu_1024_p2_carry_n_3 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_11_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_12_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_13_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_n_1 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_n_2 : STD_LOGIC;
  signal tmp_124_2_1_i_i_fu_1095_p2_carry_n_3 : STD_LOGIC;
  signal tmp_124_2_1_i_i_reg_1486 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_n_0 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_n_1 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_n_2 : STD_LOGIC;
  signal tmp_124_2_2_i_i_fu_1118_p2_carry_n_3 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_n_0 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_n_1 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_n_2 : STD_LOGIC;
  signal tmp_124_2_i_i_fu_1077_p2_carry_n_3 : STD_LOGIC;
  signal tmp_15_loc_read_reg_1199 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_16_loc_read_reg_1225 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_21_i_i_fu_482_p2 : STD_LOGIC;
  signal \tmp_21_i_i_fu_482_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_21_i_i_fu_482_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_21_i_i_fu_482_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_21_i_i_fu_482_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_21_i_i_fu_482_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_n_0 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_n_1 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_n_2 : STD_LOGIC;
  signal tmp_21_i_i_fu_482_p2_carry_n_3 : STD_LOGIC;
  signal tmp_21_i_i_reg_1266 : STD_LOGIC;
  signal tmp_24_reg_1329 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_24_reg_1329[1]_i_2_n_0\ : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2 : STD_LOGIC;
  signal \tmp_28_i_i_fu_776_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_fu_776_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_28_i_i_fu_776_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_n_0 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_n_1 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_n_2 : STD_LOGIC;
  signal tmp_28_i_i_fu_776_p2_carry_n_3 : STD_LOGIC;
  signal tmp_35_not_i_i_reg_1311 : STD_LOGIC;
  signal \tmp_35_not_i_i_reg_1311[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_76_2_i_i_reg_1325[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_76_2_i_i_reg_1325_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_76_i_i_reg_1321[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_76_i_i_reg_1321_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_7_fu_1130_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_7_reg_14910 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2 : STD_LOGIC;
  signal \tmp_99_i_i_fu_487_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_99_i_i_fu_487_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_99_i_i_fu_487_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_99_i_i_fu_487_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_99_i_i_fu_487_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_n_0 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_n_1 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_n_2 : STD_LOGIC;
  signal tmp_99_i_i_fu_487_p2_carry_n_3 : STD_LOGIC;
  signal tmp_99_i_i_reg_1271 : STD_LOGIC;
  signal tmp_loc_read_reg_1204 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_reg_1220 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_exitcond388_i_i_i_fu_723_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exitcond389_i_i_i_fu_471_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_104_1_i_i_fu_509_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_104_1_i_i_fu_509_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_104_1_i_i_fu_509_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_104_2_i_i_fu_520_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_104_2_i_i_fu_520_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_104_2_i_i_fu_520_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_104_i_i_fu_498_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_104_i_i_fu_498_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_104_i_i_fu_498_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_124_0_1_i_i_fu_975_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_124_0_2_i_i_fu_1002_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_124_1_1_i_i_fu_1036_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_124_1_2_i_i_fu_1059_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_124_1_i_i_fu_1024_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_124_2_1_i_i_fu_1095_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_124_2_2_i_i_fu_1118_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_124_2_i_i_fu_1077_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_21_i_i_fu_482_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_21_i_i_fu_482_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_21_i_i_fu_482_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_28_i_i_fu_776_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_28_i_i_fu_776_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_28_i_i_fu_776_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_99_i_i_fu_487_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_99_i_i_fu_487_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_99_i_i_fu_487_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ImagLoc_x_cast_reg_1358[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ImagLoc_x_cast_reg_1358[10]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ImagLoc_x_cast_reg_1358[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ImagLoc_x_cast_reg_1358[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ImagLoc_x_cast_reg_1358[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ImagLoc_x_cast_reg_1358[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ImagLoc_x_cast_reg_1358[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ImagLoc_x_cast_reg_1358[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ImagLoc_x_cast_reg_1358[8]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ImagLoc_x_cast_reg_1358[9]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair122";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg ";
  attribute srl_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg ";
  attribute srl_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg ";
  attribute srl_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg ";
  attribute srl_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg ";
  attribute srl_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg ";
  attribute srl_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg ";
  attribute srl_name of \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3\ : label is "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3 ";
  attribute SOFT_HLUTNM of \i_V_reg_1261[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \i_V_reg_1261[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \i_V_reg_1261[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i_V_reg_1261[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i_V_reg_1261[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \i_V_reg_1261[6]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \i_V_reg_1261[7]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \i_V_reg_1261[8]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \i_V_reg_1261[9]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \icmp_reg_1316[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of internal_full_n_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \or_cond_i_i_i_i_reg_1363[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \or_cond_i_i_i_reg_1375[0]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \or_cond_i_i_i_reg_1375[0]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_059_i_2_2_i_i_reg_1481[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \p_059_i_2_2_i_i_reg_1481[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \p_059_i_2_2_i_i_reg_1481[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_059_i_2_2_i_i_reg_1481[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_059_i_2_2_i_i_reg_1481[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_assign_4_1_i_i_reg_1289[11]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \p_assign_4_1_i_i_reg_1289[11]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \row_assign_7_1_t_i_i_reg_1334[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \t_V_1_reg_433[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \t_V_1_reg_433[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \t_V_1_reg_433[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \t_V_1_reg_433[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \t_V_1_reg_433[7]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \t_V_1_reg_433[8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \t_V_1_reg_433[9]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_2_reg_1459[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_2_reg_1459[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_2_reg_1459[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_2_reg_1459[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_2_reg_1459[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_2_reg_1459[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_2_reg_1459[6]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_2_reg_1459[7]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_4_reg_1469[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_4_reg_1469[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_4_reg_1469[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \temp_0_i_i_059_i_1_4_reg_1469[7]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_102_i_i_reg_1278[11]_i_1\ : label is "soft_lutpair131";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of tmp_104_1_i_i_fu_509_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_104_1_i_i_fu_509_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_104_1_i_i_fu_509_p2_carry__0_i_5\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of tmp_104_1_i_i_fu_509_p2_carry_i_10 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of tmp_104_1_i_i_fu_509_p2_carry_i_9 : label is "soft_lutpair105";
  attribute COMPARATOR_THRESHOLD of tmp_104_2_i_i_fu_520_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_104_2_i_i_fu_520_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of tmp_104_2_i_i_fu_520_p2_carry_i_9 : label is "soft_lutpair110";
  attribute COMPARATOR_THRESHOLD of tmp_104_i_i_fu_498_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_104_i_i_fu_498_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_104_i_i_fu_498_p2_carry__0_i_5\ : label is "soft_lutpair129";
  attribute COMPARATOR_THRESHOLD of tmp_124_0_1_i_i_fu_975_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_124_0_2_i_i_fu_1002_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_124_1_1_i_i_fu_1036_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_124_1_2_i_i_fu_1059_p2_carry : label is 11;
  attribute SOFT_HLUTNM of tmp_124_1_2_i_i_fu_1059_p2_carry_i_10 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of tmp_124_1_2_i_i_fu_1059_p2_carry_i_11 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of tmp_124_1_2_i_i_fu_1059_p2_carry_i_12 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of tmp_124_1_2_i_i_fu_1059_p2_carry_i_9 : label is "soft_lutpair104";
  attribute COMPARATOR_THRESHOLD of tmp_124_1_i_i_fu_1024_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_124_2_1_i_i_fu_1095_p2_carry : label is 11;
  attribute SOFT_HLUTNM of tmp_124_2_1_i_i_fu_1095_p2_carry_i_10 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of tmp_124_2_1_i_i_fu_1095_p2_carry_i_11 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of tmp_124_2_1_i_i_fu_1095_p2_carry_i_12 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of tmp_124_2_1_i_i_fu_1095_p2_carry_i_13 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of tmp_124_2_1_i_i_fu_1095_p2_carry_i_9 : label is "soft_lutpair111";
  attribute COMPARATOR_THRESHOLD of tmp_124_2_2_i_i_fu_1118_p2_carry : label is 11;
  attribute SOFT_HLUTNM of tmp_124_2_2_i_i_fu_1118_p2_carry_i_10 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of tmp_124_2_2_i_i_fu_1118_p2_carry_i_11 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of tmp_124_2_2_i_i_fu_1118_p2_carry_i_12 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of tmp_124_2_2_i_i_fu_1118_p2_carry_i_9 : label is "soft_lutpair125";
  attribute COMPARATOR_THRESHOLD of tmp_124_2_i_i_fu_1077_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_21_i_i_fu_482_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_21_i_i_fu_482_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_28_i_i_fu_776_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_28_i_i_fu_776_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_28_i_i_fu_776_p2_carry__0_i_6\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of tmp_28_i_i_fu_776_p2_carry_i_9 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_35_not_i_i_reg_1311[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_76_2_i_i_reg_1325[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_76_i_i_reg_1321[0]_i_1\ : label is "soft_lutpair113";
  attribute COMPARATOR_THRESHOLD of tmp_99_i_i_fu_487_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_99_i_i_fu_487_p2_carry__0\ : label is 11;
begin
  Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read <= \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\;
  Q(0) <= \^q\(0);
  shiftReg_ce <= \^shiftreg_ce\;
  \t_V_1_reg_433_reg[10]_0\(2 downto 0) <= \^t_v_1_reg_433_reg[10]_0\(2 downto 0);
  \t_V_1_reg_433_reg[6]_0\ <= \^t_v_1_reg_433_reg[6]_0\;
  \t_V_1_reg_433_reg[8]_0\ <= \^t_v_1_reg_433_reg[8]_0\;
  \t_V_1_reg_433_reg[9]_0\ <= \^t_v_1_reg_433_reg[9]_0\;
  \t_V_reg_421_reg[10]_0\(2 downto 0) <= \^t_v_reg_421_reg[10]_0\(2 downto 0);
  \t_V_reg_421_reg[7]_0\ <= \^t_v_reg_421_reg[7]_0\;
  \t_V_reg_421_reg[8]_0\ <= \^t_v_reg_421_reg[8]_0\;
\ImagLoc_x_cast_reg_1358[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[10]_0\(0),
      O => \ImagLoc_x_fu_750_p2__0\(0)
    );
\ImagLoc_x_cast_reg_1358[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[10]_0\(2),
      I1 => \^t_v_1_reg_433_reg[6]_0\,
      O => ImagLoc_x_cast_fu_756_p2(10)
    );
\ImagLoc_x_cast_reg_1358[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[10]_0\(1),
      I1 => \^t_v_1_reg_433_reg[10]_0\(0),
      O => ImagLoc_x_cast_fu_756_p2(1)
    );
\ImagLoc_x_cast_reg_1358[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[10]_0\(0),
      I1 => \^t_v_1_reg_433_reg[10]_0\(1),
      I2 => t_V_1_reg_433_reg(2),
      O => ImagLoc_x_cast_fu_756_p2(2)
    );
\ImagLoc_x_cast_reg_1358[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => t_V_1_reg_433_reg(2),
      I1 => \^t_v_1_reg_433_reg[10]_0\(1),
      I2 => \^t_v_1_reg_433_reg[10]_0\(0),
      I3 => t_V_1_reg_433_reg(3),
      O => ImagLoc_x_cast_fu_756_p2(3)
    );
\ImagLoc_x_cast_reg_1358[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => t_V_1_reg_433_reg(3),
      I1 => \^t_v_1_reg_433_reg[10]_0\(0),
      I2 => \^t_v_1_reg_433_reg[10]_0\(1),
      I3 => t_V_1_reg_433_reg(2),
      I4 => t_V_1_reg_433_reg(4),
      O => ImagLoc_x_cast_fu_756_p2(4)
    );
\ImagLoc_x_cast_reg_1358[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[10]_0\(0),
      I1 => \^t_v_1_reg_433_reg[10]_0\(1),
      I2 => t_V_1_reg_433_reg(2),
      I3 => t_V_1_reg_433_reg(4),
      I4 => t_V_1_reg_433_reg(3),
      I5 => t_V_1_reg_433_reg(5),
      O => ImagLoc_x_cast_fu_756_p2(5)
    );
\ImagLoc_x_cast_reg_1358[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => t_V_1_reg_433_reg(5),
      I1 => \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\,
      I2 => t_V_1_reg_433_reg(6),
      O => ImagLoc_x_cast_fu_756_p2(6)
    );
\ImagLoc_x_cast_reg_1358[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => t_V_1_reg_433_reg(6),
      I1 => t_V_1_reg_433_reg(5),
      I2 => \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\,
      I3 => t_V_1_reg_433_reg(7),
      O => ImagLoc_x_cast_fu_756_p2(7)
    );
\ImagLoc_x_cast_reg_1358[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0004"
    )
        port map (
      I0 => t_V_1_reg_433_reg(7),
      I1 => \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\,
      I2 => t_V_1_reg_433_reg(5),
      I3 => t_V_1_reg_433_reg(6),
      I4 => t_V_1_reg_433_reg(8),
      O => ImagLoc_x_cast_fu_756_p2(8)
    );
\ImagLoc_x_cast_reg_1358[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000002"
    )
        port map (
      I0 => \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\,
      I1 => t_V_1_reg_433_reg(7),
      I2 => t_V_1_reg_433_reg(8),
      I3 => t_V_1_reg_433_reg(5),
      I4 => t_V_1_reg_433_reg(6),
      I5 => t_V_1_reg_433_reg(9),
      O => ImagLoc_x_cast_fu_756_p2(9)
    );
\ImagLoc_x_cast_reg_1358[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[10]_0\(0),
      I1 => \^t_v_1_reg_433_reg[10]_0\(1),
      I2 => t_V_1_reg_433_reg(2),
      I3 => t_V_1_reg_433_reg(4),
      I4 => t_V_1_reg_433_reg(3),
      O => \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\
    );
\ImagLoc_x_cast_reg_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => \ImagLoc_x_fu_750_p2__0\(0),
      Q => ImagLoc_x_cast_reg_1358(0),
      R => '0'
    );
\ImagLoc_x_cast_reg_1358_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_cast_fu_756_p2(10),
      Q => ImagLoc_x_cast_reg_1358(10),
      R => '0'
    );
\ImagLoc_x_cast_reg_1358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_cast_fu_756_p2(1),
      Q => ImagLoc_x_cast_reg_1358(1),
      R => '0'
    );
\ImagLoc_x_cast_reg_1358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_cast_fu_756_p2(2),
      Q => ImagLoc_x_cast_reg_1358(2),
      R => '0'
    );
\ImagLoc_x_cast_reg_1358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_cast_fu_756_p2(3),
      Q => ImagLoc_x_cast_reg_1358(3),
      R => '0'
    );
\ImagLoc_x_cast_reg_1358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_cast_fu_756_p2(4),
      Q => ImagLoc_x_cast_reg_1358(4),
      R => '0'
    );
\ImagLoc_x_cast_reg_1358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_cast_fu_756_p2(5),
      Q => ImagLoc_x_cast_reg_1358(5),
      R => '0'
    );
\ImagLoc_x_cast_reg_1358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_cast_fu_756_p2(6),
      Q => ImagLoc_x_cast_reg_1358(6),
      R => '0'
    );
\ImagLoc_x_cast_reg_1358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_cast_fu_756_p2(7),
      Q => ImagLoc_x_cast_reg_1358(7),
      R => '0'
    );
\ImagLoc_x_cast_reg_1358_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_cast_fu_756_p2(8),
      Q => ImagLoc_x_cast_reg_1358(8),
      R => '0'
    );
\ImagLoc_x_cast_reg_1358_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_cast_fu_756_p2(9),
      Q => ImagLoc_x_cast_reg_1358(9),
      R => '0'
    );
\ImagLoc_x_reg_1353[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[6]_0\,
      I1 => \^t_v_1_reg_433_reg[10]_0\(2),
      O => ImagLoc_x_fu_750_p2(11)
    );
\ImagLoc_x_reg_1353_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => ImagLoc_x_fu_750_p2(11),
      Q => ImagLoc_x_reg_1353(11),
      R => '0'
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375,
      I1 => ap_enable_reg_pp0_iter9_reg_n_0,
      I2 => k_buf_0_val_5_U_n_13,
      O => shiftReg_ce_0
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => exitcond389_i_i_i_fu_471_p2,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => \^shiftreg_ce\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => exitcond389_i_i_i_fu_471_p2,
      O => p_assign_4_1_i_i_reg_12890
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0DDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9_reg_n_0,
      I1 => ap_enable_reg_pp0_iter8,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_condition_pp0_exit_iter0_state4,
      I5 => k_buf_0_val_5_U_n_13,
      O => \ap_CS_fsm[4]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_assign_4_1_i_i_reg_12890,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_13,
      I2 => ap_condition_pp0_exit_iter0_state4,
      I3 => ap_rst_n,
      I4 => ap_CS_fsm_state3,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => k_buf_0_val_5_U_n_13,
      I4 => ap_condition_pp0_exit_iter0_state4,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_13,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40CC4000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter9_reg_n_0,
      I3 => k_buf_0_val_5_U_n_13,
      I4 => ap_enable_reg_pp0_iter8,
      O => ap_enable_reg_pp0_iter9_i_1_n_0
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter9_i_1_n_0,
      Q => ap_enable_reg_pp0_iter9_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_brmerge_i_i_reg_1368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => brmerge_i_i_reg_1368,
      Q => ap_reg_pp0_iter1_brmerge_i_i_reg_1368,
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => exitcond388_i_i_i_reg_1344,
      Q => ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => or_cond_i_i_i_i_reg_1363,
      Q => ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_13,
      O => p_11_in
    );
\ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => or_cond_i_i_i_reg_1375,
      Q => ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375,
      R => '0'
    );
\ap_reg_pp0_iter2_brmerge_i_i_reg_1368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_brmerge_i_i_reg_1368,
      Q => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      R => '0'
    );
\ap_reg_pp0_iter2_col_assign_reg_1379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => col_assign_reg_1379(0),
      Q => ap_reg_pp0_iter2_col_assign_reg_1379(0),
      R => '0'
    );
\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => col_assign_reg_1379(1),
      Q => ap_reg_pp0_iter2_col_assign_reg_1379(1),
      R => '0'
    );
\ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344,
      Q => ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344,
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(0),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(0),
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(10),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(10),
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(1),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(1),
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(2),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(2),
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(3),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(3),
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(4),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(4),
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(5),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(5),
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(6),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(6),
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(7),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(7),
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(8),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(8),
      R => '0'
    );
\ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1398(9),
      Q => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(9),
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363,
      Q => ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363,
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375,
      Q => ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375,
      R => '0'
    );
\ap_reg_pp0_iter2_reg_444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_444(0),
      Q => ap_reg_pp0_iter2_reg_444(0),
      R => '0'
    );
\ap_reg_pp0_iter2_reg_444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_444(1),
      Q => ap_reg_pp0_iter2_reg_444(1),
      R => '0'
    );
\ap_reg_pp0_iter2_reg_444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_444(2),
      Q => ap_reg_pp0_iter2_reg_444(2),
      R => '0'
    );
\ap_reg_pp0_iter2_reg_444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_444(3),
      Q => ap_reg_pp0_iter2_reg_444(3),
      R => '0'
    );
\ap_reg_pp0_iter2_reg_444_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_444(4),
      Q => ap_reg_pp0_iter2_reg_444(4),
      R => '0'
    );
\ap_reg_pp0_iter2_reg_444_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_444(5),
      Q => ap_reg_pp0_iter2_reg_444(5),
      R => '0'
    );
\ap_reg_pp0_iter2_reg_444_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_444(6),
      Q => ap_reg_pp0_iter2_reg_444(6),
      R => '0'
    );
\ap_reg_pp0_iter2_reg_444_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_444(7),
      Q => ap_reg_pp0_iter2_reg_444(7),
      R => '0'
    );
\ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344,
      Q => ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344,
      R => '0'
    );
\ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375,
      Q => ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375,
      R => '0'
    );
\ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344,
      Q => ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344,
      R => '0'
    );
\ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375,
      Q => ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375,
      R => '0'
    );
\ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_reg_1428(0),
      Q => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(0),
      R => '0'
    );
\ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_reg_1428(1),
      Q => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(1),
      R => '0'
    );
\ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_reg_1428(2),
      Q => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(2),
      R => '0'
    );
\ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_reg_1428(3),
      Q => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(3),
      R => '0'
    );
\ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_reg_1428(4),
      Q => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(4),
      R => '0'
    );
\ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_reg_1428(5),
      Q => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(5),
      R => '0'
    );
\ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_reg_1428(6),
      Q => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(6),
      R => '0'
    );
\ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_reg_1428(7),
      Q => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(7),
      R => '0'
    );
\ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344,
      Q => ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344,
      R => '0'
    );
\ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375,
      Q => ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375,
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(0),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(0),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(1),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(1),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(2),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(2),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(3),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(3),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(4),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(4),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(5),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(5),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(6),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(6),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(7),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(7),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_kernel_win_0_va_9_fu_919_p3(0),
      Q => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3_n_0\
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_kernel_win_0_va_9_fu_919_p3(1),
      Q => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3_n_0\
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_kernel_win_0_va_9_fu_919_p3(2),
      Q => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3_n_0\
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_kernel_win_0_va_9_fu_919_p3(3),
      Q => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3_n_0\
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_kernel_win_0_va_9_fu_919_p3(4),
      Q => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3_n_0\
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_kernel_win_0_va_9_fu_919_p3(5),
      Q => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3_n_0\
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_kernel_win_0_va_9_fu_919_p3(6),
      Q => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3_n_0\
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_kernel_win_0_va_9_fu_919_p3(7),
      Q => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3_n_0\
    );
\ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344,
      Q => ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344,
      R => '0'
    );
\ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375,
      Q => ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375,
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3_n_0\,
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(0),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3_n_0\,
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(1),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3_n_0\,
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(2),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3_n_0\,
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(3),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3_n_0\,
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(4),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3_n_0\,
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(5),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3_n_0\,
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(6),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3_n_0\,
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(7),
      R => '0'
    );
\ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375,
      Q => ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375,
      R => '0'
    );
\ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(0),
      Q => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(0),
      R => '0'
    );
\ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(1),
      Q => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(1),
      R => '0'
    );
\ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(2),
      Q => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(2),
      R => '0'
    );
\ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(3),
      Q => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(3),
      R => '0'
    );
\ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(4),
      Q => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(4),
      R => '0'
    );
\ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(5),
      Q => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(5),
      R => '0'
    );
\ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(6),
      Q => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(6),
      R => '0'
    );
\ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(7),
      Q => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(7),
      R => '0'
    );
\ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375,
      Q => ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375,
      R => '0'
    );
\brmerge_i_i_reg_1368[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_28_i_i_fu_776_p2,
      I1 => tmp_35_not_i_i_reg_1311,
      O => brmerge_i_i_fu_787_p2
    );
\brmerge_i_i_reg_1368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => brmerge_i_i_fu_787_p2,
      Q => brmerge_i_i_reg_1368,
      R => '0'
    );
\col_assign_reg_1379[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => tmp_reg_1220(0),
      I1 => ImagLoc_x_reg_1353(11),
      I2 => tmp_16_loc_read_reg_1225(0),
      I3 => or_cond_i_i_i_i_reg_1363,
      I4 => ImagLoc_x_cast_reg_1358(0),
      O => col_assign_fu_828_p23_out(0)
    );
\col_assign_reg_1379[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => tmp_reg_1220(0),
      I1 => k_buf_0_val_5_U_n_12,
      I2 => k_buf_0_val_5_U_n_11,
      I3 => tmp_reg_1220(1),
      O => col_assign_fu_828_p23_out(1)
    );
\col_assign_reg_1379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => col_assign_fu_828_p23_out(0),
      Q => col_assign_reg_1379(0),
      R => '0'
    );
\col_assign_reg_1379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => col_assign_fu_828_p23_out(1),
      Q => col_assign_reg_1379(1),
      R => '0'
    );
exitcond388_i_i_i_fu_723_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_condition_pp0_exit_iter0_state4,
      CO(2) => exitcond388_i_i_i_fu_723_p2_carry_n_1,
      CO(1) => exitcond388_i_i_i_fu_723_p2_carry_n_2,
      CO(0) => exitcond388_i_i_i_fu_723_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond388_i_i_i_fu_723_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond388_i_i_i_fu_723_p2_carry_i_1_n_0,
      S(2) => exitcond388_i_i_i_fu_723_p2_carry_i_2_n_0,
      S(1) => exitcond388_i_i_i_fu_723_p2_carry_i_3_n_0,
      S(0) => exitcond388_i_i_i_fu_723_p2_carry_i_4_n_0
    );
exitcond388_i_i_i_fu_723_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_loc_read_reg_1204(10),
      I1 => \^t_v_1_reg_433_reg[10]_0\(2),
      I2 => tmp_loc_read_reg_1204(9),
      I3 => t_V_1_reg_433_reg(9),
      O => exitcond388_i_i_i_fu_723_p2_carry_i_1_n_0
    );
exitcond388_i_i_i_fu_723_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_loc_read_reg_1204(8),
      I1 => t_V_1_reg_433_reg(8),
      I2 => t_V_1_reg_433_reg(6),
      I3 => tmp_loc_read_reg_1204(6),
      I4 => t_V_1_reg_433_reg(7),
      I5 => tmp_loc_read_reg_1204(7),
      O => exitcond388_i_i_i_fu_723_p2_carry_i_2_n_0
    );
exitcond388_i_i_i_fu_723_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_loc_read_reg_1204(5),
      I1 => t_V_1_reg_433_reg(5),
      I2 => t_V_1_reg_433_reg(3),
      I3 => tmp_loc_read_reg_1204(3),
      I4 => t_V_1_reg_433_reg(4),
      I5 => tmp_loc_read_reg_1204(4),
      O => exitcond388_i_i_i_fu_723_p2_carry_i_3_n_0
    );
exitcond388_i_i_i_fu_723_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_loc_read_reg_1204(2),
      I1 => t_V_1_reg_433_reg(2),
      I2 => \^t_v_1_reg_433_reg[10]_0\(1),
      I3 => tmp_loc_read_reg_1204(1),
      I4 => \^t_v_1_reg_433_reg[10]_0\(0),
      I5 => tmp_loc_read_reg_1204(0),
      O => exitcond388_i_i_i_fu_723_p2_carry_i_4_n_0
    );
\exitcond388_i_i_i_reg_1344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => ap_condition_pp0_exit_iter0_state4,
      Q => exitcond388_i_i_i_reg_1344,
      R => '0'
    );
exitcond389_i_i_i_fu_471_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond389_i_i_i_fu_471_p2,
      CO(2) => exitcond389_i_i_i_fu_471_p2_carry_n_1,
      CO(1) => exitcond389_i_i_i_fu_471_p2_carry_n_2,
      CO(0) => exitcond389_i_i_i_fu_471_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond389_i_i_i_fu_471_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond389_i_i_i_fu_471_p2_carry_i_1_n_0,
      S(2) => exitcond389_i_i_i_fu_471_p2_carry_i_2_n_0,
      S(1) => exitcond389_i_i_i_fu_471_p2_carry_i_3_n_0,
      S(0) => exitcond389_i_i_i_fu_471_p2_carry_i_4_n_0
    );
exitcond389_i_i_i_fu_471_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_15_loc_read_reg_1199(10),
      I1 => \^t_v_reg_421_reg[10]_0\(2),
      I2 => tmp_15_loc_read_reg_1199(9),
      I3 => \t_V_reg_421_reg_n_0_[9]\,
      O => exitcond389_i_i_i_fu_471_p2_carry_i_1_n_0
    );
exitcond389_i_i_i_fu_471_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_15_loc_read_reg_1199(8),
      I1 => \t_V_reg_421_reg_n_0_[8]\,
      I2 => \t_V_reg_421_reg_n_0_[7]\,
      I3 => tmp_15_loc_read_reg_1199(7),
      I4 => \t_V_reg_421_reg_n_0_[6]\,
      I5 => tmp_15_loc_read_reg_1199(6),
      O => exitcond389_i_i_i_fu_471_p2_carry_i_2_n_0
    );
exitcond389_i_i_i_fu_471_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_15_loc_read_reg_1199(5),
      I1 => \t_V_reg_421_reg_n_0_[5]\,
      I2 => \t_V_reg_421_reg_n_0_[3]\,
      I3 => tmp_15_loc_read_reg_1199(3),
      I4 => \t_V_reg_421_reg_n_0_[4]\,
      I5 => tmp_15_loc_read_reg_1199(4),
      O => exitcond389_i_i_i_fu_471_p2_carry_i_3_n_0
    );
exitcond389_i_i_i_fu_471_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_15_loc_read_reg_1199(2),
      I1 => \t_V_reg_421_reg_n_0_[2]\,
      I2 => \^t_v_reg_421_reg[10]_0\(1),
      I3 => tmp_15_loc_read_reg_1199(1),
      I4 => \^t_v_reg_421_reg[10]_0\(0),
      I5 => tmp_15_loc_read_reg_1199(0),
      O => exitcond389_i_i_i_fu_471_p2_carry_i_4_n_0
    );
\i_V_reg_1261[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(0),
      O => i_V_fu_476_p2(0)
    );
\i_V_reg_1261[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(2),
      I1 => \t_V_reg_421_reg_n_0_[9]\,
      I2 => \t_V_reg_421_reg_n_0_[7]\,
      I3 => \i_V_reg_1261[10]_i_2_n_0\,
      I4 => \t_V_reg_421_reg_n_0_[6]\,
      I5 => \t_V_reg_421_reg_n_0_[8]\,
      O => i_V_fu_476_p2(10)
    );
\i_V_reg_1261[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[4]\,
      I1 => \t_V_reg_421_reg_n_0_[2]\,
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      I3 => \^t_v_reg_421_reg[10]_0\(1),
      I4 => \t_V_reg_421_reg_n_0_[3]\,
      I5 => \t_V_reg_421_reg_n_0_[5]\,
      O => \i_V_reg_1261[10]_i_2_n_0\
    );
\i_V_reg_1261[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(0),
      I1 => \^t_v_reg_421_reg[10]_0\(1),
      O => i_V_fu_476_p2(1)
    );
\i_V_reg_1261[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[2]\,
      I1 => \^t_v_reg_421_reg[10]_0\(1),
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      O => i_V_fu_476_p2(2)
    );
\i_V_reg_1261[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[3]\,
      I1 => \t_V_reg_421_reg_n_0_[2]\,
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      I3 => \^t_v_reg_421_reg[10]_0\(1),
      O => i_V_fu_476_p2(3)
    );
\i_V_reg_1261[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[4]\,
      I1 => \t_V_reg_421_reg_n_0_[3]\,
      I2 => \^t_v_reg_421_reg[10]_0\(1),
      I3 => \^t_v_reg_421_reg[10]_0\(0),
      I4 => \t_V_reg_421_reg_n_0_[2]\,
      O => i_V_fu_476_p2(4)
    );
\i_V_reg_1261[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[5]\,
      I1 => \t_V_reg_421_reg_n_0_[4]\,
      I2 => \t_V_reg_421_reg_n_0_[2]\,
      I3 => \^t_v_reg_421_reg[10]_0\(0),
      I4 => \^t_v_reg_421_reg[10]_0\(1),
      I5 => \t_V_reg_421_reg_n_0_[3]\,
      O => i_V_fu_476_p2(5)
    );
\i_V_reg_1261[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[6]\,
      I1 => \t_V_reg_421_reg_n_0_[5]\,
      I2 => \t_V_reg_421_reg_n_0_[3]\,
      I3 => \i_V_reg_1261[6]_i_2_n_0\,
      I4 => \t_V_reg_421_reg_n_0_[2]\,
      I5 => \t_V_reg_421_reg_n_0_[4]\,
      O => i_V_fu_476_p2(6)
    );
\i_V_reg_1261[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(0),
      I1 => \^t_v_reg_421_reg[10]_0\(1),
      O => \i_V_reg_1261[6]_i_2_n_0\
    );
\i_V_reg_1261[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[7]\,
      I1 => \t_V_reg_421_reg_n_0_[6]\,
      I2 => \i_V_reg_1261[10]_i_2_n_0\,
      O => i_V_fu_476_p2(7)
    );
\i_V_reg_1261[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[8]\,
      I1 => \t_V_reg_421_reg_n_0_[7]\,
      I2 => \i_V_reg_1261[10]_i_2_n_0\,
      I3 => \t_V_reg_421_reg_n_0_[6]\,
      O => i_V_fu_476_p2(8)
    );
\i_V_reg_1261[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[9]\,
      I1 => \t_V_reg_421_reg_n_0_[8]\,
      I2 => \t_V_reg_421_reg_n_0_[6]\,
      I3 => \i_V_reg_1261[10]_i_2_n_0\,
      I4 => \t_V_reg_421_reg_n_0_[7]\,
      O => i_V_fu_476_p2(9)
    );
\i_V_reg_1261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(0),
      Q => i_V_reg_1261(0),
      R => '0'
    );
\i_V_reg_1261_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(10),
      Q => i_V_reg_1261(10),
      R => '0'
    );
\i_V_reg_1261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(1),
      Q => i_V_reg_1261(1),
      R => '0'
    );
\i_V_reg_1261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(2),
      Q => i_V_reg_1261(2),
      R => '0'
    );
\i_V_reg_1261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(3),
      Q => i_V_reg_1261(3),
      R => '0'
    );
\i_V_reg_1261_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(4),
      Q => i_V_reg_1261(4),
      R => '0'
    );
\i_V_reg_1261_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(5),
      Q => i_V_reg_1261(5),
      R => '0'
    );
\i_V_reg_1261_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(6),
      Q => i_V_reg_1261(6),
      R => '0'
    );
\i_V_reg_1261_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(7),
      Q => i_V_reg_1261(7),
      R => '0'
    );
\i_V_reg_1261_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(8),
      Q => i_V_reg_1261(8),
      R => '0'
    );
\i_V_reg_1261_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_476_p2(9),
      Q => i_V_reg_1261(9),
      R => '0'
    );
\icmp_reg_1316[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_assign_4_1_i_i_reg_1289[11]_i_2_n_0\,
      I1 => ap_CS_fsm_state3,
      I2 => icmp_reg_1316,
      O => \icmp_reg_1316[0]_i_1_n_0\
    );
\icmp_reg_1316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_reg_1316[0]_i_1_n_0\,
      Q => icmp_reg_1316,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^shiftreg_ce\,
      I2 => shiftReg_ce_2,
      O => ap_rst_n_0
    );
k_buf_0_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe
     port map (
      D(10) => k_buf_0_val_5_U_n_2,
      D(9) => k_buf_0_val_5_U_n_3,
      D(8) => k_buf_0_val_5_U_n_4,
      D(7) => k_buf_0_val_5_U_n_5,
      D(6) => k_buf_0_val_5_U_n_6,
      D(5) => k_buf_0_val_5_U_n_7,
      D(4) => k_buf_0_val_5_U_n_8,
      D(3) => k_buf_0_val_5_U_n_9,
      D(2) => k_buf_0_val_5_U_n_10,
      D(1) => k_buf_0_val_5_U_n_11,
      D(0) => k_buf_0_val_5_U_n_12,
      DIADI(7) => k_buf_0_val_3_U_n_1,
      DIADI(6) => k_buf_0_val_3_U_n_2,
      DIADI(5) => k_buf_0_val_3_U_n_3,
      DIADI(4) => k_buf_0_val_3_U_n_4,
      DIADI(3) => k_buf_0_val_3_U_n_5,
      DIADI(2) => k_buf_0_val_3_U_n_6,
      DIADI(1) => k_buf_0_val_3_U_n_7,
      DIADI(0) => k_buf_0_val_3_U_n_8,
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1398(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 => ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363,
      ap_reg_pp0_iter2_brmerge_i_i_reg_1368 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6]\(1 downto 0) => tmp_24_reg_1329(1 downto 0),
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]\ => k_buf_0_val_5_U_n_27,
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0\ => k_buf_0_val_4_U_n_21,
      col_buf_0_val_0_0_fu_853_p3(7 downto 0) => col_buf_0_val_0_0_fu_853_p3(7 downto 0),
      icmp_reg_1316 => icmp_reg_1316,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      k_buf_0_val_3_load_reg_14040 => k_buf_0_val_3_load_reg_14040,
      ram_reg => k_buf_0_val_3_U_n_11,
      ram_reg_0 => k_buf_0_val_3_U_n_23,
      ram_reg_1 => k_buf_0_val_3_U_n_24,
      ram_reg_2 => k_buf_0_val_3_U_n_25,
      ram_reg_3(7 downto 0) => reg_444(7 downto 0),
      ram_reg_4 => k_buf_0_val_5_U_n_13,
      ram_reg_5(7 downto 0) => ap_reg_pp0_iter2_reg_444(7 downto 0),
      ram_reg_6 => \tmp_76_2_i_i_reg_1325_reg_n_0_[0]\,
      \right_border_buf_0_2_fu_282_reg[0]\(1 downto 0) => ap_reg_pp0_iter2_col_assign_reg_1379(1 downto 0),
      \right_border_buf_0_2_fu_282_reg[7]\(7 downto 0) => right_border_buf_0_2_fu_282(7 downto 0),
      \row_assign_7_2_t_i_i_reg_1339_reg[0]\(2 downto 0) => src_kernel_win_0_va_11_fu_955_p3(6 downto 4),
      \src_kernel_win_0_va_11_reg_1435_reg[4]\(1 downto 0) => row_assign_7_2_t_i_i_reg_1339(1 downto 0),
      \src_kernel_win_0_va_11_reg_1435_reg[4]_0\ => k_buf_0_val_4_U_n_26,
      \src_kernel_win_0_va_11_reg_1435_reg[4]_1\ => k_buf_0_val_5_U_n_38,
      \src_kernel_win_0_va_11_reg_1435_reg[5]\ => k_buf_0_val_4_U_n_24,
      \src_kernel_win_0_va_11_reg_1435_reg[5]_0\ => k_buf_0_val_5_U_n_37,
      \src_kernel_win_0_va_11_reg_1435_reg[6]\ => k_buf_0_val_5_U_n_36,
      \src_kernel_win_0_va_11_reg_1435_reg[6]_0\ => k_buf_0_val_4_U_n_25,
      src_kernel_win_0_va_9_fu_919_p3(1 downto 0) => src_kernel_win_0_va_9_fu_919_p3(7 downto 6),
      tmp_21_i_i_reg_1266 => tmp_21_i_i_reg_1266,
      tmp_99_i_i_reg_1271 => tmp_99_i_i_reg_1271
    );
\k_buf_0_val_3_addr_reg_1386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_12,
      Q => k_buf_0_val_5_addr_reg_1398(0),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1386_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_2,
      Q => k_buf_0_val_5_addr_reg_1398(10),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_11,
      Q => k_buf_0_val_5_addr_reg_1398(1),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_10,
      Q => k_buf_0_val_5_addr_reg_1398(2),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_9,
      Q => k_buf_0_val_5_addr_reg_1398(3),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_8,
      Q => k_buf_0_val_5_addr_reg_1398(4),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_7,
      Q => k_buf_0_val_5_addr_reg_1398(5),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_6,
      Q => k_buf_0_val_5_addr_reg_1398(6),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_5,
      Q => k_buf_0_val_5_addr_reg_1398(7),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_4,
      Q => k_buf_0_val_5_addr_reg_1398(8),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => k_buf_0_val_5_U_n_3,
      Q => k_buf_0_val_5_addr_reg_1398(9),
      R => '0'
    );
k_buf_0_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_14
     port map (
      D(10) => k_buf_0_val_5_U_n_2,
      D(9) => k_buf_0_val_5_U_n_3,
      D(8) => k_buf_0_val_5_U_n_4,
      D(7) => k_buf_0_val_5_U_n_5,
      D(6) => k_buf_0_val_5_U_n_6,
      D(5) => k_buf_0_val_5_U_n_7,
      D(4) => k_buf_0_val_5_U_n_8,
      D(3) => k_buf_0_val_5_U_n_9,
      D(2) => k_buf_0_val_5_U_n_10,
      D(1) => k_buf_0_val_5_U_n_11,
      D(0) => k_buf_0_val_5_U_n_12,
      DIADI(7) => k_buf_0_val_3_U_n_1,
      DIADI(6) => k_buf_0_val_3_U_n_2,
      DIADI(5) => k_buf_0_val_3_U_n_3,
      DIADI(4) => k_buf_0_val_3_U_n_4,
      DIADI(3) => k_buf_0_val_3_U_n_5,
      DIADI(2) => k_buf_0_val_3_U_n_6,
      DIADI(1) => k_buf_0_val_3_U_n_7,
      DIADI(0) => k_buf_0_val_3_U_n_8,
      Q(10 downto 0) => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(10 downto 0),
      WEA(0) => k_buf_0_val_4_ce1,
      ap_clk => ap_clk,
      ap_reg_pp0_iter2_brmerge_i_i_reg_1368 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      col_buf_0_val_0_0_fu_853_p3(2 downto 1) => col_buf_0_val_0_0_fu_853_p3(3 downto 2),
      col_buf_0_val_0_0_fu_853_p3(0) => col_buf_0_val_0_0_fu_853_p3(0),
      col_buf_0_val_1_0_fu_870_p3(7 downto 0) => col_buf_0_val_1_0_fu_870_p3(7 downto 0),
      icmp_reg_1316 => icmp_reg_1316,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      k_buf_0_val_3_load_reg_14040 => k_buf_0_val_3_load_reg_14040,
      ram_reg(7) => k_buf_0_val_4_U_n_0,
      ram_reg(6) => k_buf_0_val_4_U_n_1,
      ram_reg(5) => k_buf_0_val_4_U_n_2,
      ram_reg(4) => k_buf_0_val_4_U_n_3,
      ram_reg(3) => k_buf_0_val_4_U_n_4,
      ram_reg(2) => k_buf_0_val_4_U_n_5,
      ram_reg(1) => k_buf_0_val_4_U_n_6,
      ram_reg(0) => k_buf_0_val_4_U_n_7,
      ram_reg_0 => k_buf_0_val_4_U_n_21,
      ram_reg_1 => k_buf_0_val_4_U_n_24,
      ram_reg_2 => k_buf_0_val_4_U_n_25,
      ram_reg_3 => k_buf_0_val_4_U_n_26,
      ram_reg_4(7 downto 0) => ap_reg_pp0_iter2_reg_444(7 downto 0),
      \right_border_buf_0_1_fu_278_reg[1]\(1 downto 0) => ap_reg_pp0_iter2_col_assign_reg_1379(1 downto 0),
      \right_border_buf_0_1_fu_278_reg[7]\(7 downto 0) => right_border_buf_0_1_fu_278(7 downto 0),
      \row_assign_7_1_t_i_i_reg_1334_reg[0]\(1) => src_kernel_win_0_va_10_fu_937_p3(5),
      \row_assign_7_1_t_i_i_reg_1334_reg[0]\(0) => src_kernel_win_0_va_10_fu_937_p3(1),
      \row_assign_7_2_t_i_i_reg_1339_reg[0]\(4) => src_kernel_win_0_va_11_fu_955_p3(7),
      \row_assign_7_2_t_i_i_reg_1339_reg[0]\(3 downto 0) => src_kernel_win_0_va_11_fu_955_p3(3 downto 0),
      \src_kernel_win_0_va_10_reg_1428_reg[1]\(1 downto 0) => row_assign_7_1_t_i_i_reg_1334(1 downto 0),
      \src_kernel_win_0_va_10_reg_1428_reg[1]_0\ => k_buf_0_val_3_U_n_25,
      \src_kernel_win_0_va_10_reg_1428_reg[1]_1\ => k_buf_0_val_5_U_n_41,
      \src_kernel_win_0_va_10_reg_1428_reg[5]\ => k_buf_0_val_5_U_n_37,
      \src_kernel_win_0_va_10_reg_1428_reg[5]_0\ => k_buf_0_val_3_U_n_23,
      \src_kernel_win_0_va_11_reg_1435_reg[0]\ => k_buf_0_val_5_U_n_20,
      \src_kernel_win_0_va_11_reg_1435_reg[1]\(1 downto 0) => row_assign_7_2_t_i_i_reg_1339(1 downto 0),
      \src_kernel_win_0_va_11_reg_1435_reg[2]\ => k_buf_0_val_5_U_n_40,
      \src_kernel_win_0_va_11_reg_1435_reg[3]\ => k_buf_0_val_5_U_n_39,
      \src_kernel_win_0_va_11_reg_1435_reg[7]\ => k_buf_0_val_3_U_n_11,
      \src_kernel_win_0_va_11_reg_1435_reg[7]_0\ => k_buf_0_val_5_U_n_27,
      tmp_21_i_i_reg_1266 => tmp_21_i_i_reg_1266,
      tmp_99_i_i_reg_1271 => tmp_99_i_i_reg_1271
    );
k_buf_0_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_15
     port map (
      D(10) => k_buf_0_val_5_U_n_2,
      D(9) => k_buf_0_val_5_U_n_3,
      D(8) => k_buf_0_val_5_U_n_4,
      D(7) => k_buf_0_val_5_U_n_5,
      D(6) => k_buf_0_val_5_U_n_6,
      D(5) => k_buf_0_val_5_U_n_7,
      D(4) => k_buf_0_val_5_U_n_8,
      D(3) => k_buf_0_val_5_U_n_9,
      D(2) => k_buf_0_val_5_U_n_10,
      D(1) => k_buf_0_val_5_U_n_11,
      D(0) => k_buf_0_val_5_U_n_12,
      ImagLoc_x_cast_reg_1358(10 downto 0) => ImagLoc_x_cast_reg_1358(10 downto 0),
      ImagLoc_x_reg_1353(0) => ImagLoc_x_reg_1353(11),
      Q(10 downto 0) => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398(10 downto 0),
      WEA(0) => k_buf_0_val_4_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_reg_pp0_iter1_brmerge_i_i_reg_1368 => ap_reg_pp0_iter1_brmerge_i_i_reg_1368,
      ap_reg_pp0_iter2_brmerge_i_i_reg_1368 => ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
      \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1]\(7 downto 0) => col_buf_0_val_2_0_fu_887_p3(7 downto 0),
      ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 => ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363,
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]\(1 downto 0) => tmp_24_reg_1329(1 downto 0),
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0\ => k_buf_0_val_3_U_n_25,
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]\ => k_buf_0_val_4_U_n_24,
      \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0\ => k_buf_0_val_3_U_n_23,
      ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 => ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375,
      col_buf_0_val_0_0_fu_853_p3(3) => col_buf_0_val_0_0_fu_853_p3(6),
      col_buf_0_val_0_0_fu_853_p3(2 downto 1) => col_buf_0_val_0_0_fu_853_p3(3 downto 2),
      col_buf_0_val_0_0_fu_853_p3(0) => col_buf_0_val_0_0_fu_853_p3(0),
      g_img_0_data_stream_s_empty_n => g_img_0_data_stream_s_empty_n,
      g_img_1_data_stream_s_full_n => g_img_1_data_stream_s_full_n,
      icmp_reg_1316 => icmp_reg_1316,
      internal_empty_n_reg => k_buf_0_val_5_U_n_13,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_i_i_reg_1363 => or_cond_i_i_i_i_reg_1363,
      ram_reg => k_buf_0_val_5_U_n_20,
      ram_reg_0 => k_buf_0_val_5_U_n_27,
      ram_reg_1 => k_buf_0_val_5_U_n_36,
      ram_reg_10 => ap_enable_reg_pp0_iter9_reg_n_0,
      ram_reg_11(10 downto 0) => tmp_16_loc_read_reg_1225(10 downto 0),
      ram_reg_12(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_2 => k_buf_0_val_5_U_n_37,
      ram_reg_3 => k_buf_0_val_5_U_n_38,
      ram_reg_4 => k_buf_0_val_5_U_n_39,
      ram_reg_5 => k_buf_0_val_5_U_n_40,
      ram_reg_6 => k_buf_0_val_5_U_n_41,
      ram_reg_7(7) => k_buf_0_val_4_U_n_0,
      ram_reg_7(6) => k_buf_0_val_4_U_n_1,
      ram_reg_7(5) => k_buf_0_val_4_U_n_2,
      ram_reg_7(4) => k_buf_0_val_4_U_n_3,
      ram_reg_7(3) => k_buf_0_val_4_U_n_4,
      ram_reg_7(2) => k_buf_0_val_4_U_n_5,
      ram_reg_7(1) => k_buf_0_val_4_U_n_6,
      ram_reg_7(0) => k_buf_0_val_4_U_n_7,
      ram_reg_8 => \tmp_76_i_i_reg_1321_reg_n_0_[0]\,
      ram_reg_9 => ap_enable_reg_pp0_iter1_reg_n_0,
      \right_border_buf_0_s_fu_274_reg[0]\(1 downto 0) => ap_reg_pp0_iter2_col_assign_reg_1379(1 downto 0),
      \right_border_buf_0_s_fu_274_reg[7]\(7 downto 0) => right_border_buf_0_s_fu_274(7 downto 0),
      \src_kernel_win_0_va_10_reg_1428_reg[2]\(1 downto 0) => row_assign_7_1_t_i_i_reg_1334(1 downto 0),
      \src_kernel_win_0_va_10_reg_1428_reg[3]\(3 downto 0) => col_buf_0_val_1_0_fu_870_p3(3 downto 0),
      \src_kernel_win_0_va_10_reg_1428_reg[4]\ => k_buf_0_val_3_U_n_24,
      \src_kernel_win_0_va_10_reg_1428_reg[4]_0\ => k_buf_0_val_4_U_n_26,
      \src_kernel_win_0_va_10_reg_1428_reg[6]\ => k_buf_0_val_4_U_n_25,
      \src_kernel_win_0_va_10_reg_1428_reg[7]\ => k_buf_0_val_3_U_n_11,
      \src_kernel_win_0_va_10_reg_1428_reg[7]_0\ => k_buf_0_val_4_U_n_21,
      src_kernel_win_0_va_9_fu_919_p3(5 downto 0) => src_kernel_win_0_va_9_fu_919_p3(5 downto 0),
      tmp_21_i_i_reg_1266 => tmp_21_i_i_reg_1266,
      tmp_99_i_i_reg_1271 => tmp_99_i_i_reg_1271,
      \tmp_99_i_i_reg_1271_reg[0]\(5 downto 4) => src_kernel_win_0_va_10_fu_937_p3(7 downto 6),
      \tmp_99_i_i_reg_1271_reg[0]\(3 downto 1) => src_kernel_win_0_va_10_fu_937_p3(4 downto 2),
      \tmp_99_i_i_reg_1271_reg[0]\(0) => src_kernel_win_0_va_10_fu_937_p3(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\,
      I1 => shiftReg_ce_1,
      I2 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\or_cond_i_i_i_i_reg_1363[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[6]_0\,
      I1 => \^t_v_1_reg_433_reg[10]_0\(2),
      I2 => tmp_28_i_i_fu_776_p2,
      O => or_cond_i_i_i_i_fu_781_p2
    );
\or_cond_i_i_i_i_reg_1363[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => t_V_1_reg_433_reg(6),
      I1 => t_V_1_reg_433_reg(5),
      I2 => t_V_1_reg_433_reg(8),
      I3 => t_V_1_reg_433_reg(7),
      I4 => \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\,
      I5 => t_V_1_reg_433_reg(9),
      O => \^t_v_1_reg_433_reg[6]_0\
    );
\or_cond_i_i_i_i_reg_1363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => or_cond_i_i_i_i_fu_781_p2,
      Q => or_cond_i_i_i_i_reg_1363,
      R => '0'
    );
\or_cond_i_i_i_reg_1375[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_13,
      I2 => ap_condition_pp0_exit_iter0_state4,
      O => ImagLoc_x_cast_reg_13580
    );
\or_cond_i_i_i_reg_1375[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => icmp_reg_1316,
      I1 => t_V_1_reg_433_reg(9),
      I2 => \^t_v_1_reg_433_reg[10]_0\(2),
      I3 => \or_cond_i_i_i_reg_1375[0]_i_3_n_0\,
      I4 => \or_cond_i_i_i_reg_1375[0]_i_4_n_0\,
      O => or_cond_i_i_i_fu_792_p2
    );
\or_cond_i_i_i_reg_1375[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_1_reg_433_reg(6),
      I1 => t_V_1_reg_433_reg(5),
      I2 => t_V_1_reg_433_reg(8),
      I3 => t_V_1_reg_433_reg(7),
      O => \or_cond_i_i_i_reg_1375[0]_i_3_n_0\
    );
\or_cond_i_i_i_reg_1375[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_1_reg_433_reg(2),
      I1 => \^t_v_1_reg_433_reg[10]_0\(1),
      I2 => t_V_1_reg_433_reg(4),
      I3 => t_V_1_reg_433_reg(3),
      O => \or_cond_i_i_i_reg_1375[0]_i_4_n_0\
    );
\or_cond_i_i_i_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_cast_reg_13580,
      D => or_cond_i_i_i_fu_792_p2,
      Q => or_cond_i_i_i_reg_1375,
      R => '0'
    );
\p_059_i_2_0_2_i_i_reg_1448[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(0),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_0_2_i_i_fu_1002_p2_carry_n_0,
      I3 => src_kernel_win_0_va_11_reg_1435(0),
      O => p_059_i_2_0_2_i_i_fu_1012_p3(0)
    );
\p_059_i_2_0_2_i_i_reg_1448[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(1),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_0_2_i_i_fu_1002_p2_carry_n_0,
      I3 => src_kernel_win_0_va_11_reg_1435(1),
      O => p_059_i_2_0_2_i_i_fu_1012_p3(1)
    );
\p_059_i_2_0_2_i_i_reg_1448[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(2),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_0_2_i_i_fu_1002_p2_carry_n_0,
      I3 => src_kernel_win_0_va_11_reg_1435(2),
      O => p_059_i_2_0_2_i_i_fu_1012_p3(2)
    );
\p_059_i_2_0_2_i_i_reg_1448[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(3),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_0_2_i_i_fu_1002_p2_carry_n_0,
      I3 => src_kernel_win_0_va_11_reg_1435(3),
      O => p_059_i_2_0_2_i_i_fu_1012_p3(3)
    );
\p_059_i_2_0_2_i_i_reg_1448[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(4),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_0_2_i_i_fu_1002_p2_carry_n_0,
      I3 => src_kernel_win_0_va_11_reg_1435(4),
      O => p_059_i_2_0_2_i_i_fu_1012_p3(4)
    );
\p_059_i_2_0_2_i_i_reg_1448[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(5),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_0_2_i_i_fu_1002_p2_carry_n_0,
      I3 => src_kernel_win_0_va_11_reg_1435(5),
      O => p_059_i_2_0_2_i_i_fu_1012_p3(5)
    );
\p_059_i_2_0_2_i_i_reg_1448[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(6),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_0_2_i_i_fu_1002_p2_carry_n_0,
      I3 => src_kernel_win_0_va_11_reg_1435(6),
      O => p_059_i_2_0_2_i_i_fu_1012_p3(6)
    );
\p_059_i_2_0_2_i_i_reg_1448[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375,
      I1 => k_buf_0_val_5_U_n_13,
      O => p_059_i_2_0_2_i_i_reg_14480
    );
\p_059_i_2_0_2_i_i_reg_1448[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(7),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_0_2_i_i_fu_1002_p2_carry_n_0,
      I3 => src_kernel_win_0_va_11_reg_1435(7),
      O => p_059_i_2_0_2_i_i_fu_1012_p3(7)
    );
\p_059_i_2_0_2_i_i_reg_1448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_0_2_i_i_reg_14480,
      D => p_059_i_2_0_2_i_i_fu_1012_p3(0),
      Q => p_059_i_2_0_2_i_i_reg_1448(0),
      R => '0'
    );
\p_059_i_2_0_2_i_i_reg_1448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_0_2_i_i_reg_14480,
      D => p_059_i_2_0_2_i_i_fu_1012_p3(1),
      Q => p_059_i_2_0_2_i_i_reg_1448(1),
      R => '0'
    );
\p_059_i_2_0_2_i_i_reg_1448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_0_2_i_i_reg_14480,
      D => p_059_i_2_0_2_i_i_fu_1012_p3(2),
      Q => p_059_i_2_0_2_i_i_reg_1448(2),
      R => '0'
    );
\p_059_i_2_0_2_i_i_reg_1448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_0_2_i_i_reg_14480,
      D => p_059_i_2_0_2_i_i_fu_1012_p3(3),
      Q => p_059_i_2_0_2_i_i_reg_1448(3),
      R => '0'
    );
\p_059_i_2_0_2_i_i_reg_1448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_0_2_i_i_reg_14480,
      D => p_059_i_2_0_2_i_i_fu_1012_p3(4),
      Q => p_059_i_2_0_2_i_i_reg_1448(4),
      R => '0'
    );
\p_059_i_2_0_2_i_i_reg_1448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_0_2_i_i_reg_14480,
      D => p_059_i_2_0_2_i_i_fu_1012_p3(5),
      Q => p_059_i_2_0_2_i_i_reg_1448(5),
      R => '0'
    );
\p_059_i_2_0_2_i_i_reg_1448_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_0_2_i_i_reg_14480,
      D => p_059_i_2_0_2_i_i_fu_1012_p3(6),
      Q => p_059_i_2_0_2_i_i_reg_1448(6),
      R => '0'
    );
\p_059_i_2_0_2_i_i_reg_1448_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_0_2_i_i_reg_14480,
      D => p_059_i_2_0_2_i_i_fu_1012_p3(7),
      Q => p_059_i_2_0_2_i_i_reg_1448(7),
      R => '0'
    );
\p_059_i_2_2_i_i_reg_1481[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(0),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => src_kernel_win_0_va_1_fu_254(0),
      O => p_059_i_2_2_i_i_fu_1089_p3(0)
    );
\p_059_i_2_2_i_i_reg_1481[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(1),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => src_kernel_win_0_va_1_fu_254(1),
      O => p_059_i_2_2_i_i_fu_1089_p3(1)
    );
\p_059_i_2_2_i_i_reg_1481[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(2),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => src_kernel_win_0_va_1_fu_254(2),
      O => p_059_i_2_2_i_i_fu_1089_p3(2)
    );
\p_059_i_2_2_i_i_reg_1481[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(3),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => src_kernel_win_0_va_1_fu_254(3),
      O => p_059_i_2_2_i_i_fu_1089_p3(3)
    );
\p_059_i_2_2_i_i_reg_1481[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(4),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => src_kernel_win_0_va_1_fu_254(4),
      O => p_059_i_2_2_i_i_fu_1089_p3(4)
    );
\p_059_i_2_2_i_i_reg_1481[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(5),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => src_kernel_win_0_va_1_fu_254(5),
      O => p_059_i_2_2_i_i_fu_1089_p3(5)
    );
\p_059_i_2_2_i_i_reg_1481[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(6),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => src_kernel_win_0_va_1_fu_254(6),
      O => p_059_i_2_2_i_i_fu_1089_p3(6)
    );
\p_059_i_2_2_i_i_reg_1481[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(7),
      I1 => switch_loc_read_reg_1230,
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => src_kernel_win_0_va_1_fu_254(7),
      O => p_059_i_2_2_i_i_fu_1089_p3(7)
    );
\p_059_i_2_2_i_i_reg_1481_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => p_059_i_2_2_i_i_fu_1089_p3(0),
      Q => p_059_i_2_2_i_i_reg_1481(0),
      R => '0'
    );
\p_059_i_2_2_i_i_reg_1481_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => p_059_i_2_2_i_i_fu_1089_p3(1),
      Q => p_059_i_2_2_i_i_reg_1481(1),
      R => '0'
    );
\p_059_i_2_2_i_i_reg_1481_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => p_059_i_2_2_i_i_fu_1089_p3(2),
      Q => p_059_i_2_2_i_i_reg_1481(2),
      R => '0'
    );
\p_059_i_2_2_i_i_reg_1481_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => p_059_i_2_2_i_i_fu_1089_p3(3),
      Q => p_059_i_2_2_i_i_reg_1481(3),
      R => '0'
    );
\p_059_i_2_2_i_i_reg_1481_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => p_059_i_2_2_i_i_fu_1089_p3(4),
      Q => p_059_i_2_2_i_i_reg_1481(4),
      R => '0'
    );
\p_059_i_2_2_i_i_reg_1481_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => p_059_i_2_2_i_i_fu_1089_p3(5),
      Q => p_059_i_2_2_i_i_reg_1481(5),
      R => '0'
    );
\p_059_i_2_2_i_i_reg_1481_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => p_059_i_2_2_i_i_fu_1089_p3(6),
      Q => p_059_i_2_2_i_i_reg_1481(6),
      R => '0'
    );
\p_059_i_2_2_i_i_reg_1481_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => p_059_i_2_2_i_i_fu_1089_p3(7),
      Q => p_059_i_2_2_i_i_reg_1481(7),
      R => '0'
    );
\p_assign_4_1_i_i_reg_1289[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_assign_4_1_i_i_reg_1289[11]_i_2_n_0\,
      O => p_assign_4_1_i_i_fu_503_p2(11)
    );
\p_assign_4_1_i_i_reg_1289[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(2),
      I1 => \t_V_reg_421_reg_n_0_[9]\,
      I2 => \t_V_reg_421_reg_n_0_[8]\,
      I3 => \tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0\,
      I4 => \t_V_reg_421_reg_n_0_[7]\,
      O => \p_assign_4_1_i_i_reg_1289[11]_i_2_n_0\
    );
\p_assign_4_1_i_i_reg_1289_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_assign_4_1_i_i_reg_12890,
      D => p_assign_4_1_i_i_fu_503_p2(11),
      Q => p_assign_4_1_i_i_reg_1289(11),
      R => '0'
    );
\p_assign_4_2_i_i_reg_1300[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[9]\,
      I1 => \t_V_reg_421_reg_n_0_[6]\,
      I2 => \p_assign_4_2_i_i_reg_1300[11]_i_2_n_0\,
      I3 => \t_V_reg_421_reg_n_0_[7]\,
      I4 => \t_V_reg_421_reg_n_0_[8]\,
      I5 => \^t_v_reg_421_reg[10]_0\(2),
      O => p_assign_4_2_i_i_fu_514_p2(11)
    );
\p_assign_4_2_i_i_reg_1300[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[5]\,
      I1 => \t_V_reg_421_reg_n_0_[3]\,
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      I3 => \^t_v_reg_421_reg[10]_0\(1),
      I4 => \t_V_reg_421_reg_n_0_[2]\,
      I5 => \t_V_reg_421_reg_n_0_[4]\,
      O => \p_assign_4_2_i_i_reg_1300[11]_i_2_n_0\
    );
\p_assign_4_2_i_i_reg_1300_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_assign_4_1_i_i_reg_12890,
      D => p_assign_4_2_i_i_fu_514_p2(11),
      Q => p_assign_4_2_i_i_reg_1300(11),
      R => '0'
    );
\p_neg393_i_cast_loc_r_reg_1215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \p_neg393_i_cast_loc_r_reg_1215_reg[1]_0\(0),
      Q => p_neg393_i_cast_loc_r_reg_1215(0),
      R => '0'
    );
\p_neg393_i_cast_loc_r_reg_1215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \p_neg393_i_cast_loc_r_reg_1215_reg[1]_0\(1),
      Q => p_neg393_i_cast_loc_r_reg_1215(1),
      R => '0'
    );
\reg_444[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_13,
      I2 => icmp_reg_1316,
      I3 => tmp_21_i_i_reg_1266,
      I4 => or_cond_i_i_i_i_reg_1363,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\
    );
\reg_444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\,
      D => D(0),
      Q => reg_444(0),
      R => '0'
    );
\reg_444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\,
      D => D(1),
      Q => reg_444(1),
      R => '0'
    );
\reg_444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\,
      D => D(2),
      Q => reg_444(2),
      R => '0'
    );
\reg_444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\,
      D => D(3),
      Q => reg_444(3),
      R => '0'
    );
\reg_444_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\,
      D => D(4),
      Q => reg_444(4),
      R => '0'
    );
\reg_444_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\,
      D => D(5),
      Q => reg_444(5),
      R => '0'
    );
\reg_444_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\,
      D => D(6),
      Q => reg_444(6),
      R => '0'
    );
\reg_444_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_loop_height_pro_u0_g_img_0_data_stream_0_v_read\,
      D => D(7),
      Q => reg_444(7),
      R => '0'
    );
\right_border_buf_0_1_fu_278[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => tmp_21_i_i_reg_1266,
      I1 => icmp_reg_1316,
      I2 => k_buf_0_val_5_U_n_13,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363,
      O => ce11
    );
\right_border_buf_0_1_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_1_0_fu_870_p3(0),
      Q => right_border_buf_0_1_fu_278(0),
      R => '0'
    );
\right_border_buf_0_1_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_1_0_fu_870_p3(1),
      Q => right_border_buf_0_1_fu_278(1),
      R => '0'
    );
\right_border_buf_0_1_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_1_0_fu_870_p3(2),
      Q => right_border_buf_0_1_fu_278(2),
      R => '0'
    );
\right_border_buf_0_1_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_1_0_fu_870_p3(3),
      Q => right_border_buf_0_1_fu_278(3),
      R => '0'
    );
\right_border_buf_0_1_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_1_0_fu_870_p3(4),
      Q => right_border_buf_0_1_fu_278(4),
      R => '0'
    );
\right_border_buf_0_1_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_1_0_fu_870_p3(5),
      Q => right_border_buf_0_1_fu_278(5),
      R => '0'
    );
\right_border_buf_0_1_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_1_0_fu_870_p3(6),
      Q => right_border_buf_0_1_fu_278(6),
      R => '0'
    );
\right_border_buf_0_1_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_1_0_fu_870_p3(7),
      Q => right_border_buf_0_1_fu_278(7),
      R => '0'
    );
\right_border_buf_0_2_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_0_0_fu_853_p3(0),
      Q => right_border_buf_0_2_fu_282(0),
      R => '0'
    );
\right_border_buf_0_2_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_0_0_fu_853_p3(1),
      Q => right_border_buf_0_2_fu_282(1),
      R => '0'
    );
\right_border_buf_0_2_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_0_0_fu_853_p3(2),
      Q => right_border_buf_0_2_fu_282(2),
      R => '0'
    );
\right_border_buf_0_2_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_0_0_fu_853_p3(3),
      Q => right_border_buf_0_2_fu_282(3),
      R => '0'
    );
\right_border_buf_0_2_fu_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_0_0_fu_853_p3(4),
      Q => right_border_buf_0_2_fu_282(4),
      R => '0'
    );
\right_border_buf_0_2_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_0_0_fu_853_p3(5),
      Q => right_border_buf_0_2_fu_282(5),
      R => '0'
    );
\right_border_buf_0_2_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_0_0_fu_853_p3(6),
      Q => right_border_buf_0_2_fu_282(6),
      R => '0'
    );
\right_border_buf_0_2_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_0_0_fu_853_p3(7),
      Q => right_border_buf_0_2_fu_282(7),
      R => '0'
    );
\right_border_buf_0_s_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_2_0_fu_887_p3(0),
      Q => right_border_buf_0_s_fu_274(0),
      R => '0'
    );
\right_border_buf_0_s_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_2_0_fu_887_p3(1),
      Q => right_border_buf_0_s_fu_274(1),
      R => '0'
    );
\right_border_buf_0_s_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_2_0_fu_887_p3(2),
      Q => right_border_buf_0_s_fu_274(2),
      R => '0'
    );
\right_border_buf_0_s_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_2_0_fu_887_p3(3),
      Q => right_border_buf_0_s_fu_274(3),
      R => '0'
    );
\right_border_buf_0_s_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_2_0_fu_887_p3(4),
      Q => right_border_buf_0_s_fu_274(4),
      R => '0'
    );
\right_border_buf_0_s_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_2_0_fu_887_p3(5),
      Q => right_border_buf_0_s_fu_274(5),
      R => '0'
    );
\right_border_buf_0_s_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_2_0_fu_887_p3(6),
      Q => right_border_buf_0_s_fu_274(6),
      R => '0'
    );
\right_border_buf_0_s_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce11,
      D => col_buf_0_val_2_0_fu_887_p3(7),
      Q => right_border_buf_0_s_fu_274(7),
      R => '0'
    );
\row_assign_7_1_t_i_i_reg_1334[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA40"
    )
        port map (
      I0 => p_assign_4_1_i_i_reg_1289(11),
      I1 => \^t_v_reg_421_reg[10]_0\(0),
      I2 => tmp_104_1_i_i_reg_1295,
      I3 => \SRL_SIG_reg[0]_3\(0),
      O => row_assign_7_1_t_i_i_fu_688_p22_out(0)
    );
\row_assign_7_1_t_i_i_reg_1334[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC96009900"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(1),
      I1 => \SRL_SIG_reg[0]_3\(1),
      I2 => \SRL_SIG_reg[0]_3\(0),
      I3 => tmp_104_1_i_i_reg_1295,
      I4 => \^t_v_reg_421_reg[10]_0\(0),
      I5 => p_assign_4_1_i_i_reg_1289(11),
      O => row_assign_7_1_t_i_i_fu_688_p22_out(1)
    );
\row_assign_7_1_t_i_i_reg_1334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_7_1_t_i_i_reg_13340,
      D => row_assign_7_1_t_i_i_fu_688_p22_out(0),
      Q => row_assign_7_1_t_i_i_reg_1334(0),
      R => '0'
    );
\row_assign_7_1_t_i_i_reg_1334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_7_1_t_i_i_reg_13340,
      D => row_assign_7_1_t_i_i_fu_688_p22_out(1),
      Q => row_assign_7_1_t_i_i_reg_1334(1),
      R => '0'
    );
\row_assign_7_2_t_i_i_reg_1339[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A898"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_3\(0),
      I1 => p_assign_4_2_i_i_reg_1300(11),
      I2 => tmp_104_2_i_i_reg_1306,
      I3 => \^t_v_reg_421_reg[10]_0\(0),
      O => \row_assign_7_2_t_i_i_reg_1339[0]_i_1_n_0\
    );
\row_assign_7_2_t_i_i_reg_1339[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp_99_i_i_reg_1271,
      O => row_assign_7_1_t_i_i_reg_13340
    );
\row_assign_7_2_t_i_i_reg_1339[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC9600CCCC9900"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(1),
      I1 => \SRL_SIG_reg[0]_3\(1),
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      I3 => tmp_104_2_i_i_reg_1306,
      I4 => p_assign_4_2_i_i_reg_1300(11),
      I5 => \SRL_SIG_reg[0]_3\(0),
      O => row_assign_7_2_t_i_i_fu_714_p21_out(1)
    );
\row_assign_7_2_t_i_i_reg_1339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_7_1_t_i_i_reg_13340,
      D => \row_assign_7_2_t_i_i_reg_1339[0]_i_1_n_0\,
      Q => row_assign_7_2_t_i_i_reg_1339(0),
      R => '0'
    );
\row_assign_7_2_t_i_i_reg_1339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_7_1_t_i_i_reg_13340,
      D => row_assign_7_2_t_i_i_fu_714_p21_out(1),
      Q => row_assign_7_2_t_i_i_reg_1339(1),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(0),
      Q => rows_cast727_loc_rea_reg_1209(0),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(10),
      Q => rows_cast727_loc_rea_reg_1209(10),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(1),
      Q => rows_cast727_loc_rea_reg_1209(1),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(2),
      Q => rows_cast727_loc_rea_reg_1209(2),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(3),
      Q => rows_cast727_loc_rea_reg_1209(3),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(4),
      Q => rows_cast727_loc_rea_reg_1209(4),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(5),
      Q => rows_cast727_loc_rea_reg_1209(5),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(6),
      Q => rows_cast727_loc_rea_reg_1209(6),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(7),
      Q => rows_cast727_loc_rea_reg_1209(7),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(8),
      Q => rows_cast727_loc_rea_reg_1209(8),
      R => '0'
    );
\rows_cast727_loc_rea_reg_1209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \rows_cast727_loc_rea_reg_1209_reg[10]_0\(9),
      Q => rows_cast727_loc_rea_reg_1209(9),
      R => '0'
    );
\src_kernel_win_0_va_10_reg_1428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_fu_937_p3(0),
      Q => src_kernel_win_0_va_10_reg_1428(0),
      R => '0'
    );
\src_kernel_win_0_va_10_reg_1428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_fu_937_p3(1),
      Q => src_kernel_win_0_va_10_reg_1428(1),
      R => '0'
    );
\src_kernel_win_0_va_10_reg_1428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_fu_937_p3(2),
      Q => src_kernel_win_0_va_10_reg_1428(2),
      R => '0'
    );
\src_kernel_win_0_va_10_reg_1428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_fu_937_p3(3),
      Q => src_kernel_win_0_va_10_reg_1428(3),
      R => '0'
    );
\src_kernel_win_0_va_10_reg_1428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_fu_937_p3(4),
      Q => src_kernel_win_0_va_10_reg_1428(4),
      R => '0'
    );
\src_kernel_win_0_va_10_reg_1428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_fu_937_p3(5),
      Q => src_kernel_win_0_va_10_reg_1428(5),
      R => '0'
    );
\src_kernel_win_0_va_10_reg_1428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_fu_937_p3(6),
      Q => src_kernel_win_0_va_10_reg_1428(6),
      R => '0'
    );
\src_kernel_win_0_va_10_reg_1428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_10_fu_937_p3(7),
      Q => src_kernel_win_0_va_10_reg_1428(7),
      R => '0'
    );
\src_kernel_win_0_va_11_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_11_fu_955_p3(0),
      Q => src_kernel_win_0_va_11_reg_1435(0),
      R => '0'
    );
\src_kernel_win_0_va_11_reg_1435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_11_fu_955_p3(1),
      Q => src_kernel_win_0_va_11_reg_1435(1),
      R => '0'
    );
\src_kernel_win_0_va_11_reg_1435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_11_fu_955_p3(2),
      Q => src_kernel_win_0_va_11_reg_1435(2),
      R => '0'
    );
\src_kernel_win_0_va_11_reg_1435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_11_fu_955_p3(3),
      Q => src_kernel_win_0_va_11_reg_1435(3),
      R => '0'
    );
\src_kernel_win_0_va_11_reg_1435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_11_fu_955_p3(4),
      Q => src_kernel_win_0_va_11_reg_1435(4),
      R => '0'
    );
\src_kernel_win_0_va_11_reg_1435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_11_fu_955_p3(5),
      Q => src_kernel_win_0_va_11_reg_1435(5),
      R => '0'
    );
\src_kernel_win_0_va_11_reg_1435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_11_fu_955_p3(6),
      Q => src_kernel_win_0_va_11_reg_1435(6),
      R => '0'
    );
\src_kernel_win_0_va_11_reg_1435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_11_fu_955_p3(7),
      Q => src_kernel_win_0_va_11_reg_1435(7),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => src_kernel_win_0_va_fu_250(0),
      Q => src_kernel_win_0_va_12_reg_1476(0),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => src_kernel_win_0_va_fu_250(1),
      Q => src_kernel_win_0_va_12_reg_1476(1),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1476_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => src_kernel_win_0_va_fu_250(2),
      Q => src_kernel_win_0_va_12_reg_1476(2),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1476_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => src_kernel_win_0_va_fu_250(3),
      Q => src_kernel_win_0_va_12_reg_1476(3),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1476_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => src_kernel_win_0_va_fu_250(4),
      Q => src_kernel_win_0_va_12_reg_1476(4),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1476_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => src_kernel_win_0_va_fu_250(5),
      Q => src_kernel_win_0_va_12_reg_1476(5),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1476_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => src_kernel_win_0_va_fu_250(6),
      Q => src_kernel_win_0_va_12_reg_1476(6),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1476_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => src_kernel_win_0_va_fu_250(7),
      Q => src_kernel_win_0_va_12_reg_1476(7),
      R => '0'
    );
\src_kernel_win_0_va_14_reg_1454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => src_kernel_win_0_va_2_fu_258(0),
      Q => src_kernel_win_0_va_14_reg_1454(0),
      R => '0'
    );
\src_kernel_win_0_va_14_reg_1454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => src_kernel_win_0_va_2_fu_258(1),
      Q => src_kernel_win_0_va_14_reg_1454(1),
      R => '0'
    );
\src_kernel_win_0_va_14_reg_1454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => src_kernel_win_0_va_2_fu_258(2),
      Q => src_kernel_win_0_va_14_reg_1454(2),
      R => '0'
    );
\src_kernel_win_0_va_14_reg_1454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => src_kernel_win_0_va_2_fu_258(3),
      Q => src_kernel_win_0_va_14_reg_1454(3),
      R => '0'
    );
\src_kernel_win_0_va_14_reg_1454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => src_kernel_win_0_va_2_fu_258(4),
      Q => src_kernel_win_0_va_14_reg_1454(4),
      R => '0'
    );
\src_kernel_win_0_va_14_reg_1454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => src_kernel_win_0_va_2_fu_258(5),
      Q => src_kernel_win_0_va_14_reg_1454(5),
      R => '0'
    );
\src_kernel_win_0_va_14_reg_1454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => src_kernel_win_0_va_2_fu_258(6),
      Q => src_kernel_win_0_va_14_reg_1454(6),
      R => '0'
    );
\src_kernel_win_0_va_14_reg_1454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => src_kernel_win_0_va_2_fu_258(7),
      Q => src_kernel_win_0_va_14_reg_1454(7),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => src_kernel_win_0_va_fu_250(0),
      Q => src_kernel_win_0_va_1_fu_254(0),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => src_kernel_win_0_va_fu_250(1),
      Q => src_kernel_win_0_va_1_fu_254(1),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => src_kernel_win_0_va_fu_250(2),
      Q => src_kernel_win_0_va_1_fu_254(2),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => src_kernel_win_0_va_fu_250(3),
      Q => src_kernel_win_0_va_1_fu_254(3),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => src_kernel_win_0_va_fu_250(4),
      Q => src_kernel_win_0_va_1_fu_254(4),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => src_kernel_win_0_va_fu_250(5),
      Q => src_kernel_win_0_va_1_fu_254(5),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => src_kernel_win_0_va_fu_250(6),
      Q => src_kernel_win_0_va_1_fu_254(6),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => src_kernel_win_0_va_fu_250(7),
      Q => src_kernel_win_0_va_1_fu_254(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_258[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_13,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344,
      O => src_kernel_win_0_va_2_fu_2580
    );
\src_kernel_win_0_va_2_fu_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(0),
      Q => src_kernel_win_0_va_2_fu_258(0),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(1),
      Q => src_kernel_win_0_va_2_fu_258(1),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(2),
      Q => src_kernel_win_0_va_2_fu_258(2),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(3),
      Q => src_kernel_win_0_va_2_fu_258(3),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(4),
      Q => src_kernel_win_0_va_2_fu_258(4),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(5),
      Q => src_kernel_win_0_va_2_fu_258(5),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(6),
      Q => src_kernel_win_0_va_2_fu_258(6),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428(7),
      Q => src_kernel_win_0_va_2_fu_258(7),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => src_kernel_win_0_va_2_fu_258(0),
      Q => src_kernel_win_0_va_3_fu_262(0),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => src_kernel_win_0_va_2_fu_258(1),
      Q => src_kernel_win_0_va_3_fu_262(1),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => src_kernel_win_0_va_2_fu_258(2),
      Q => src_kernel_win_0_va_3_fu_262(2),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => src_kernel_win_0_va_2_fu_258(3),
      Q => src_kernel_win_0_va_3_fu_262(3),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => src_kernel_win_0_va_2_fu_258(4),
      Q => src_kernel_win_0_va_3_fu_262(4),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => src_kernel_win_0_va_2_fu_258(5),
      Q => src_kernel_win_0_va_3_fu_262(5),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => src_kernel_win_0_va_2_fu_258(6),
      Q => src_kernel_win_0_va_3_fu_262(6),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_2580,
      D => src_kernel_win_0_va_2_fu_258(7),
      Q => src_kernel_win_0_va_3_fu_262(7),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_266[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => k_buf_0_val_5_U_n_13,
      O => src_kernel_win_0_va_4_fu_2660
    );
\src_kernel_win_0_va_4_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_11_fu_955_p3(0),
      Q => src_kernel_win_0_va_4_fu_266(0),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_11_fu_955_p3(1),
      Q => src_kernel_win_0_va_4_fu_266(1),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_11_fu_955_p3(2),
      Q => src_kernel_win_0_va_4_fu_266(2),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_11_fu_955_p3(3),
      Q => src_kernel_win_0_va_4_fu_266(3),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_11_fu_955_p3(4),
      Q => src_kernel_win_0_va_4_fu_266(4),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_11_fu_955_p3(5),
      Q => src_kernel_win_0_va_4_fu_266(5),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_11_fu_955_p3(6),
      Q => src_kernel_win_0_va_4_fu_266(6),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_11_fu_955_p3(7),
      Q => src_kernel_win_0_va_4_fu_266(7),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_4_fu_266(0),
      Q => src_kernel_win_0_va_5_fu_270(0),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_4_fu_266(1),
      Q => src_kernel_win_0_va_5_fu_270(1),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_4_fu_266(2),
      Q => src_kernel_win_0_va_5_fu_270(2),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_4_fu_266(3),
      Q => src_kernel_win_0_va_5_fu_270(3),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_4_fu_266(4),
      Q => src_kernel_win_0_va_5_fu_270(4),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_4_fu_266(5),
      Q => src_kernel_win_0_va_5_fu_270(5),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_4_fu_266(6),
      Q => src_kernel_win_0_va_5_fu_270(6),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_2660,
      D => src_kernel_win_0_va_4_fu_266(7),
      Q => src_kernel_win_0_va_5_fu_270(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_250[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_13,
      I1 => ap_enable_reg_pp0_iter7,
      I2 => ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344,
      O => src_kernel_win_0_va_1_fu_2540
    );
\src_kernel_win_0_va_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(0),
      Q => src_kernel_win_0_va_fu_250(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(1),
      Q => src_kernel_win_0_va_fu_250(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(2),
      Q => src_kernel_win_0_va_fu_250(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(3),
      Q => src_kernel_win_0_va_fu_250(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(4),
      Q => src_kernel_win_0_va_fu_250(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(5),
      Q => src_kernel_win_0_va_fu_250(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(6),
      Q => src_kernel_win_0_va_fu_250(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2540,
      D => ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421(7),
      Q => src_kernel_win_0_va_fu_250(7),
      R => '0'
    );
\switch_loc_read_reg_1230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => switch_loc_c_dout,
      Q => switch_loc_read_reg_1230,
      R => '0'
    );
\t_V_1_reg_433[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0D0F0F0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_13,
      I2 => ap_CS_fsm_state3,
      I3 => ap_condition_pp0_exit_iter0_state4,
      I4 => ap_enable_reg_pp0_iter0,
      O => t_V_1_reg_433
    );
\t_V_1_reg_433[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_13,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state4,
      O => t_V_1_reg_4330
    );
\t_V_1_reg_433[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[10]_0\(2),
      I1 => t_V_1_reg_433_reg(9),
      I2 => t_V_1_reg_433_reg(6),
      I3 => \t_V_1_reg_433[10]_i_4_n_0\,
      I4 => t_V_1_reg_433_reg(7),
      I5 => t_V_1_reg_433_reg(8),
      O => j_V_fu_728_p2(10)
    );
\t_V_1_reg_433[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_1_reg_433_reg(4),
      I1 => t_V_1_reg_433_reg(2),
      I2 => \^t_v_1_reg_433_reg[10]_0\(0),
      I3 => \^t_v_1_reg_433_reg[10]_0\(1),
      I4 => t_V_1_reg_433_reg(3),
      I5 => t_V_1_reg_433_reg(5),
      O => \t_V_1_reg_433[10]_i_4_n_0\
    );
\t_V_1_reg_433[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[10]_0\(0),
      I1 => \^t_v_1_reg_433_reg[10]_0\(1),
      O => \t_V_1_reg_433[1]_i_1_n_0\
    );
\t_V_1_reg_433[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_1_reg_433_reg(2),
      I1 => \^t_v_1_reg_433_reg[10]_0\(1),
      I2 => \^t_v_1_reg_433_reg[10]_0\(0),
      O => j_V_fu_728_p2(2)
    );
\t_V_1_reg_433[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_1_reg_433_reg(3),
      I1 => t_V_1_reg_433_reg(2),
      I2 => \^t_v_1_reg_433_reg[10]_0\(0),
      I3 => \^t_v_1_reg_433_reg[10]_0\(1),
      O => j_V_fu_728_p2(3)
    );
\t_V_1_reg_433[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_1_reg_433_reg(4),
      I1 => t_V_1_reg_433_reg(3),
      I2 => \^t_v_1_reg_433_reg[10]_0\(1),
      I3 => \^t_v_1_reg_433_reg[10]_0\(0),
      I4 => t_V_1_reg_433_reg(2),
      O => j_V_fu_728_p2(4)
    );
\t_V_1_reg_433[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_1_reg_433_reg(5),
      I1 => t_V_1_reg_433_reg(4),
      I2 => t_V_1_reg_433_reg(2),
      I3 => \^t_v_1_reg_433_reg[10]_0\(0),
      I4 => \^t_v_1_reg_433_reg[10]_0\(1),
      I5 => t_V_1_reg_433_reg(3),
      O => j_V_fu_728_p2(5)
    );
\t_V_1_reg_433[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_1_reg_433_reg(6),
      I1 => \t_V_1_reg_433[10]_i_4_n_0\,
      O => j_V_fu_728_p2(6)
    );
\t_V_1_reg_433[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_1_reg_433_reg(7),
      I1 => \t_V_1_reg_433[10]_i_4_n_0\,
      I2 => t_V_1_reg_433_reg(6),
      O => j_V_fu_728_p2(7)
    );
\t_V_1_reg_433[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_1_reg_433_reg(8),
      I1 => t_V_1_reg_433_reg(6),
      I2 => \t_V_1_reg_433[10]_i_4_n_0\,
      I3 => t_V_1_reg_433_reg(7),
      O => j_V_fu_728_p2(8)
    );
\t_V_1_reg_433[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_1_reg_433_reg(9),
      I1 => t_V_1_reg_433_reg(8),
      I2 => t_V_1_reg_433_reg(7),
      I3 => \t_V_1_reg_433[10]_i_4_n_0\,
      I4 => t_V_1_reg_433_reg(6),
      O => j_V_fu_728_p2(9)
    );
\t_V_1_reg_433_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => \ImagLoc_x_fu_750_p2__0\(0),
      Q => \^t_v_1_reg_433_reg[10]_0\(0),
      R => t_V_1_reg_433
    );
\t_V_1_reg_433_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => j_V_fu_728_p2(10),
      Q => \^t_v_1_reg_433_reg[10]_0\(2),
      R => t_V_1_reg_433
    );
\t_V_1_reg_433_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => \t_V_1_reg_433[1]_i_1_n_0\,
      Q => \^t_v_1_reg_433_reg[10]_0\(1),
      R => t_V_1_reg_433
    );
\t_V_1_reg_433_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => j_V_fu_728_p2(2),
      Q => t_V_1_reg_433_reg(2),
      R => t_V_1_reg_433
    );
\t_V_1_reg_433_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => j_V_fu_728_p2(3),
      Q => t_V_1_reg_433_reg(3),
      R => t_V_1_reg_433
    );
\t_V_1_reg_433_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => j_V_fu_728_p2(4),
      Q => t_V_1_reg_433_reg(4),
      R => t_V_1_reg_433
    );
\t_V_1_reg_433_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => j_V_fu_728_p2(5),
      Q => t_V_1_reg_433_reg(5),
      R => t_V_1_reg_433
    );
\t_V_1_reg_433_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => j_V_fu_728_p2(6),
      Q => t_V_1_reg_433_reg(6),
      R => t_V_1_reg_433
    );
\t_V_1_reg_433_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => j_V_fu_728_p2(7),
      Q => t_V_1_reg_433_reg(7),
      R => t_V_1_reg_433
    );
\t_V_1_reg_433_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => j_V_fu_728_p2(8),
      Q => t_V_1_reg_433_reg(8),
      R => t_V_1_reg_433
    );
\t_V_1_reg_433_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_4330,
      D => j_V_fu_728_p2(9),
      Q => t_V_1_reg_433_reg(9),
      R => t_V_1_reg_433
    );
\t_V_reg_421[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => ap_CS_fsm_state14,
      O => t_V_reg_421
    );
\t_V_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(0),
      Q => \^t_v_reg_421_reg[10]_0\(0),
      R => t_V_reg_421
    );
\t_V_reg_421_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(10),
      Q => \^t_v_reg_421_reg[10]_0\(2),
      R => t_V_reg_421
    );
\t_V_reg_421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(1),
      Q => \^t_v_reg_421_reg[10]_0\(1),
      R => t_V_reg_421
    );
\t_V_reg_421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(2),
      Q => \t_V_reg_421_reg_n_0_[2]\,
      R => t_V_reg_421
    );
\t_V_reg_421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(3),
      Q => \t_V_reg_421_reg_n_0_[3]\,
      R => t_V_reg_421
    );
\t_V_reg_421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(4),
      Q => \t_V_reg_421_reg_n_0_[4]\,
      R => t_V_reg_421
    );
\t_V_reg_421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(5),
      Q => \t_V_reg_421_reg_n_0_[5]\,
      R => t_V_reg_421
    );
\t_V_reg_421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(6),
      Q => \t_V_reg_421_reg_n_0_[6]\,
      R => t_V_reg_421
    );
\t_V_reg_421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(7),
      Q => \t_V_reg_421_reg_n_0_[7]\,
      R => t_V_reg_421
    );
\t_V_reg_421_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(8),
      Q => \t_V_reg_421_reg_n_0_[8]\,
      R => t_V_reg_421
    );
\t_V_reg_421_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_1261(9),
      Q => \t_V_reg_421_reg_n_0_[9]\,
      R => t_V_reg_421
    );
\temp_0_i_i_059_i_1_2_reg_1459[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(0),
      I1 => p_059_i_2_0_2_i_i_reg_1448(0),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_2_fu_1029_p3(0)
    );
\temp_0_i_i_059_i_1_2_reg_1459[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(1),
      I1 => p_059_i_2_0_2_i_i_reg_1448(1),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_2_fu_1029_p3(1)
    );
\temp_0_i_i_059_i_1_2_reg_1459[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(2),
      I1 => p_059_i_2_0_2_i_i_reg_1448(2),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_2_fu_1029_p3(2)
    );
\temp_0_i_i_059_i_1_2_reg_1459[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(3),
      I1 => p_059_i_2_0_2_i_i_reg_1448(3),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_2_fu_1029_p3(3)
    );
\temp_0_i_i_059_i_1_2_reg_1459[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(4),
      I1 => p_059_i_2_0_2_i_i_reg_1448(4),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_2_fu_1029_p3(4)
    );
\temp_0_i_i_059_i_1_2_reg_1459[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(5),
      I1 => p_059_i_2_0_2_i_i_reg_1448(5),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_2_fu_1029_p3(5)
    );
\temp_0_i_i_059_i_1_2_reg_1459[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(6),
      I1 => p_059_i_2_0_2_i_i_reg_1448(6),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_2_fu_1029_p3(6)
    );
\temp_0_i_i_059_i_1_2_reg_1459[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(7),
      I1 => p_059_i_2_0_2_i_i_reg_1448(7),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_2_fu_1029_p3(7)
    );
\temp_0_i_i_059_i_1_2_reg_1459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => temp_0_i_i_059_i_1_2_fu_1029_p3(0),
      Q => temp_0_i_i_059_i_1_2_reg_1459(0),
      R => '0'
    );
\temp_0_i_i_059_i_1_2_reg_1459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => temp_0_i_i_059_i_1_2_fu_1029_p3(1),
      Q => temp_0_i_i_059_i_1_2_reg_1459(1),
      R => '0'
    );
\temp_0_i_i_059_i_1_2_reg_1459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => temp_0_i_i_059_i_1_2_fu_1029_p3(2),
      Q => temp_0_i_i_059_i_1_2_reg_1459(2),
      R => '0'
    );
\temp_0_i_i_059_i_1_2_reg_1459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => temp_0_i_i_059_i_1_2_fu_1029_p3(3),
      Q => temp_0_i_i_059_i_1_2_reg_1459(3),
      R => '0'
    );
\temp_0_i_i_059_i_1_2_reg_1459_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => temp_0_i_i_059_i_1_2_fu_1029_p3(4),
      Q => temp_0_i_i_059_i_1_2_reg_1459(4),
      R => '0'
    );
\temp_0_i_i_059_i_1_2_reg_1459_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => temp_0_i_i_059_i_1_2_fu_1029_p3(5),
      Q => temp_0_i_i_059_i_1_2_reg_1459(5),
      R => '0'
    );
\temp_0_i_i_059_i_1_2_reg_1459_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => temp_0_i_i_059_i_1_2_fu_1029_p3(6),
      Q => temp_0_i_i_059_i_1_2_reg_1459(6),
      R => '0'
    );
\temp_0_i_i_059_i_1_2_reg_1459_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => temp_0_i_i_059_i_1_2_fu_1029_p3(7),
      Q => temp_0_i_i_059_i_1_2_reg_1459(7),
      R => '0'
    );
\temp_0_i_i_059_i_1_4_reg_1469[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(0),
      I1 => src_kernel_win_0_va_14_reg_1454(0),
      I2 => temp_0_i_i_059_i_1_2_reg_1459(0),
      I3 => tmp_124_1_1_i_i_reg_1464,
      I4 => tmp_124_1_2_i_i_fu_1059_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_4_fu_1064_p3(0)
    );
\temp_0_i_i_059_i_1_4_reg_1469[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(1),
      I1 => src_kernel_win_0_va_14_reg_1454(1),
      I2 => temp_0_i_i_059_i_1_2_reg_1459(1),
      I3 => tmp_124_1_1_i_i_reg_1464,
      I4 => tmp_124_1_2_i_i_fu_1059_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_4_fu_1064_p3(1)
    );
\temp_0_i_i_059_i_1_4_reg_1469[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(2),
      I1 => src_kernel_win_0_va_14_reg_1454(2),
      I2 => temp_0_i_i_059_i_1_2_reg_1459(2),
      I3 => tmp_124_1_1_i_i_reg_1464,
      I4 => tmp_124_1_2_i_i_fu_1059_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_4_fu_1064_p3(2)
    );
\temp_0_i_i_059_i_1_4_reg_1469[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(3),
      I1 => src_kernel_win_0_va_14_reg_1454(3),
      I2 => temp_0_i_i_059_i_1_2_reg_1459(3),
      I3 => tmp_124_1_1_i_i_reg_1464,
      I4 => tmp_124_1_2_i_i_fu_1059_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_4_fu_1064_p3(3)
    );
\temp_0_i_i_059_i_1_4_reg_1469[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(4),
      I1 => src_kernel_win_0_va_14_reg_1454(4),
      I2 => temp_0_i_i_059_i_1_2_reg_1459(4),
      I3 => tmp_124_1_1_i_i_reg_1464,
      I4 => tmp_124_1_2_i_i_fu_1059_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_4_fu_1064_p3(4)
    );
\temp_0_i_i_059_i_1_4_reg_1469[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(5),
      I1 => src_kernel_win_0_va_14_reg_1454(5),
      I2 => temp_0_i_i_059_i_1_2_reg_1459(5),
      I3 => tmp_124_1_1_i_i_reg_1464,
      I4 => tmp_124_1_2_i_i_fu_1059_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_4_fu_1064_p3(5)
    );
\temp_0_i_i_059_i_1_4_reg_1469[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(6),
      I1 => src_kernel_win_0_va_14_reg_1454(6),
      I2 => temp_0_i_i_059_i_1_2_reg_1459(6),
      I3 => tmp_124_1_1_i_i_reg_1464,
      I4 => tmp_124_1_2_i_i_fu_1059_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_4_fu_1064_p3(6)
    );
\temp_0_i_i_059_i_1_4_reg_1469[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375,
      I1 => k_buf_0_val_5_U_n_13,
      O => temp_0_i_i_059_i_1_4_reg_14690
    );
\temp_0_i_i_059_i_1_4_reg_1469[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(7),
      I1 => src_kernel_win_0_va_14_reg_1454(7),
      I2 => temp_0_i_i_059_i_1_2_reg_1459(7),
      I3 => tmp_124_1_1_i_i_reg_1464,
      I4 => tmp_124_1_2_i_i_fu_1059_p2_carry_n_0,
      O => temp_0_i_i_059_i_1_4_fu_1064_p3(7)
    );
\temp_0_i_i_059_i_1_4_reg_1469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_4_reg_14690,
      D => temp_0_i_i_059_i_1_4_fu_1064_p3(0),
      Q => temp_0_i_i_059_i_1_4_reg_1469(0),
      R => '0'
    );
\temp_0_i_i_059_i_1_4_reg_1469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_4_reg_14690,
      D => temp_0_i_i_059_i_1_4_fu_1064_p3(1),
      Q => temp_0_i_i_059_i_1_4_reg_1469(1),
      R => '0'
    );
\temp_0_i_i_059_i_1_4_reg_1469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_4_reg_14690,
      D => temp_0_i_i_059_i_1_4_fu_1064_p3(2),
      Q => temp_0_i_i_059_i_1_4_reg_1469(2),
      R => '0'
    );
\temp_0_i_i_059_i_1_4_reg_1469_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_4_reg_14690,
      D => temp_0_i_i_059_i_1_4_fu_1064_p3(3),
      Q => temp_0_i_i_059_i_1_4_reg_1469(3),
      R => '0'
    );
\temp_0_i_i_059_i_1_4_reg_1469_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_4_reg_14690,
      D => temp_0_i_i_059_i_1_4_fu_1064_p3(4),
      Q => temp_0_i_i_059_i_1_4_reg_1469(4),
      R => '0'
    );
\temp_0_i_i_059_i_1_4_reg_1469_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_4_reg_14690,
      D => temp_0_i_i_059_i_1_4_fu_1064_p3(5),
      Q => temp_0_i_i_059_i_1_4_reg_1469(5),
      R => '0'
    );
\temp_0_i_i_059_i_1_4_reg_1469_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_4_reg_14690,
      D => temp_0_i_i_059_i_1_4_fu_1064_p3(6),
      Q => temp_0_i_i_059_i_1_4_reg_1469(6),
      R => '0'
    );
\temp_0_i_i_059_i_1_4_reg_1469_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_4_reg_14690,
      D => temp_0_i_i_059_i_1_4_fu_1064_p3(7),
      Q => temp_0_i_i_059_i_1_4_reg_1469(7),
      R => '0'
    );
\temp_0_i_i_059_i_1_s_reg_1441[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(0),
      I1 => \p_0_in__0\,
      I2 => src_kernel_win_0_va_5_fu_270(0),
      I3 => switch_loc_read_reg_1230,
      O => temp_0_i_i_059_i_1_s_fu_981_p3(0)
    );
\temp_0_i_i_059_i_1_s_reg_1441[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(1),
      I1 => \p_0_in__0\,
      I2 => src_kernel_win_0_va_5_fu_270(1),
      I3 => switch_loc_read_reg_1230,
      O => temp_0_i_i_059_i_1_s_fu_981_p3(1)
    );
\temp_0_i_i_059_i_1_s_reg_1441[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(2),
      I1 => \p_0_in__0\,
      I2 => src_kernel_win_0_va_5_fu_270(2),
      I3 => switch_loc_read_reg_1230,
      O => temp_0_i_i_059_i_1_s_fu_981_p3(2)
    );
\temp_0_i_i_059_i_1_s_reg_1441[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(3),
      I1 => \p_0_in__0\,
      I2 => src_kernel_win_0_va_5_fu_270(3),
      I3 => switch_loc_read_reg_1230,
      O => temp_0_i_i_059_i_1_s_fu_981_p3(3)
    );
\temp_0_i_i_059_i_1_s_reg_1441[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(4),
      I1 => \p_0_in__0\,
      I2 => src_kernel_win_0_va_5_fu_270(4),
      I3 => switch_loc_read_reg_1230,
      O => temp_0_i_i_059_i_1_s_fu_981_p3(4)
    );
\temp_0_i_i_059_i_1_s_reg_1441[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(5),
      I1 => \p_0_in__0\,
      I2 => src_kernel_win_0_va_5_fu_270(5),
      I3 => switch_loc_read_reg_1230,
      O => temp_0_i_i_059_i_1_s_fu_981_p3(5)
    );
\temp_0_i_i_059_i_1_s_reg_1441[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(6),
      I1 => \p_0_in__0\,
      I2 => src_kernel_win_0_va_5_fu_270(6),
      I3 => switch_loc_read_reg_1230,
      O => temp_0_i_i_059_i_1_s_fu_981_p3(6)
    );
\temp_0_i_i_059_i_1_s_reg_1441[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375,
      I1 => k_buf_0_val_5_U_n_13,
      O => temp_0_i_i_059_i_1_s_reg_14410
    );
\temp_0_i_i_059_i_1_s_reg_1441[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(7),
      I1 => \p_0_in__0\,
      I2 => src_kernel_win_0_va_5_fu_270(7),
      I3 => switch_loc_read_reg_1230,
      O => temp_0_i_i_059_i_1_s_fu_981_p3(7)
    );
\temp_0_i_i_059_i_1_s_reg_1441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_s_reg_14410,
      D => temp_0_i_i_059_i_1_s_fu_981_p3(0),
      Q => temp_0_i_i_059_i_1_s_reg_1441(0),
      R => '0'
    );
\temp_0_i_i_059_i_1_s_reg_1441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_s_reg_14410,
      D => temp_0_i_i_059_i_1_s_fu_981_p3(1),
      Q => temp_0_i_i_059_i_1_s_reg_1441(1),
      R => '0'
    );
\temp_0_i_i_059_i_1_s_reg_1441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_s_reg_14410,
      D => temp_0_i_i_059_i_1_s_fu_981_p3(2),
      Q => temp_0_i_i_059_i_1_s_reg_1441(2),
      R => '0'
    );
\temp_0_i_i_059_i_1_s_reg_1441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_s_reg_14410,
      D => temp_0_i_i_059_i_1_s_fu_981_p3(3),
      Q => temp_0_i_i_059_i_1_s_reg_1441(3),
      R => '0'
    );
\temp_0_i_i_059_i_1_s_reg_1441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_s_reg_14410,
      D => temp_0_i_i_059_i_1_s_fu_981_p3(4),
      Q => temp_0_i_i_059_i_1_s_reg_1441(4),
      R => '0'
    );
\temp_0_i_i_059_i_1_s_reg_1441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_s_reg_14410,
      D => temp_0_i_i_059_i_1_s_fu_981_p3(5),
      Q => temp_0_i_i_059_i_1_s_reg_1441(5),
      R => '0'
    );
\temp_0_i_i_059_i_1_s_reg_1441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_s_reg_14410,
      D => temp_0_i_i_059_i_1_s_fu_981_p3(6),
      Q => temp_0_i_i_059_i_1_s_reg_1441(6),
      R => '0'
    );
\temp_0_i_i_059_i_1_s_reg_1441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_059_i_1_s_reg_14410,
      D => temp_0_i_i_059_i_1_s_fu_981_p3(7),
      Q => temp_0_i_i_059_i_1_s_reg_1441(7),
      R => '0'
    );
\tmp_102_i_i_reg_1278[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(0),
      I1 => \p_assign_4_1_i_i_reg_1289[11]_i_2_n_0\,
      O => \tmp_102_i_i_reg_1278[11]_i_1_n_0\
    );
\tmp_102_i_i_reg_1278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_assign_4_1_i_i_reg_12890,
      D => \tmp_102_i_i_reg_1278[11]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
tmp_104_1_i_i_fu_509_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_104_1_i_i_fu_509_p2_carry_n_0,
      CO(2) => tmp_104_1_i_i_fu_509_p2_carry_n_1,
      CO(1) => tmp_104_1_i_i_fu_509_p2_carry_n_2,
      CO(0) => tmp_104_1_i_i_fu_509_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_104_1_i_i_fu_509_p2_carry_i_1_n_0,
      DI(2) => tmp_104_1_i_i_fu_509_p2_carry_i_2_n_0,
      DI(1) => tmp_104_1_i_i_fu_509_p2_carry_i_3_n_0,
      DI(0) => tmp_104_1_i_i_fu_509_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_104_1_i_i_fu_509_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_104_1_i_i_fu_509_p2_carry_i_5_n_0,
      S(2) => tmp_104_1_i_i_fu_509_p2_carry_i_6_n_0,
      S(1) => tmp_104_1_i_i_fu_509_p2_carry_i_7_n_0,
      S(0) => \tmp_104_1_i_i_reg_1295_reg[0]_0\(0)
    );
\tmp_104_1_i_i_fu_509_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_104_1_i_i_fu_509_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_104_1_i_i_fu_509_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_104_1_i_i_fu_509_p2,
      CO(0) => \tmp_104_1_i_i_fu_509_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_104_1_i_i_reg_1295_reg[0]_1\(0),
      DI(0) => \tmp_104_1_i_i_fu_509_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_104_1_i_i_fu_509_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_104_1_i_i_reg_1295_reg[0]_2\(0),
      S(0) => \tmp_104_1_i_i_fu_509_p2_carry__0_i_4_n_0\
    );
\tmp_104_1_i_i_fu_509_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222ABBBC0002AAA8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(9),
      I1 => \t_V_reg_421_reg_n_0_[8]\,
      I2 => \tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0\,
      I3 => \t_V_reg_421_reg_n_0_[7]\,
      I4 => \t_V_reg_421_reg_n_0_[9]\,
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(8),
      O => \tmp_104_1_i_i_fu_509_p2_carry__0_i_2_n_0\
    );
\tmp_104_1_i_i_fu_509_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[9]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(9),
      I2 => \t_V_reg_421_reg_n_0_[8]\,
      I3 => \tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0\,
      I4 => \t_V_reg_421_reg_n_0_[7]\,
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(8),
      O => \tmp_104_1_i_i_fu_509_p2_carry__0_i_4_n_0\
    );
\tmp_104_1_i_i_fu_509_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[7]\,
      I1 => \tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0\,
      I2 => \t_V_reg_421_reg_n_0_[8]\,
      I3 => \t_V_reg_421_reg_n_0_[9]\,
      O => \^t_v_reg_421_reg[7]_0\
    );
\tmp_104_1_i_i_fu_509_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[6]\,
      I1 => \t_V_reg_421_reg_n_0_[4]\,
      I2 => \^t_v_reg_421_reg[10]_0\(1),
      I3 => \t_V_reg_421_reg_n_0_[2]\,
      I4 => \t_V_reg_421_reg_n_0_[3]\,
      I5 => \t_V_reg_421_reg_n_0_[5]\,
      O => \tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0\
    );
tmp_104_1_i_i_fu_509_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2ABC02A8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(7),
      I1 => \t_V_reg_421_reg_n_0_[6]\,
      I2 => tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0,
      I3 => \t_V_reg_421_reg_n_0_[7]\,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(6),
      O => tmp_104_1_i_i_fu_509_p2_carry_i_1_n_0
    );
tmp_104_1_i_i_fu_509_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[3]\,
      I1 => \t_V_reg_421_reg_n_0_[2]\,
      I2 => \^t_v_reg_421_reg[10]_0\(1),
      O => tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0
    );
tmp_104_1_i_i_fu_509_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2ABC02A8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(5),
      I1 => \t_V_reg_421_reg_n_0_[4]\,
      I2 => tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0,
      I3 => \t_V_reg_421_reg_n_0_[5]\,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(4),
      O => tmp_104_1_i_i_fu_509_p2_carry_i_2_n_0
    );
tmp_104_1_i_i_fu_509_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2ABC02A8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(3),
      I1 => \^t_v_reg_421_reg[10]_0\(1),
      I2 => \t_V_reg_421_reg_n_0_[2]\,
      I3 => \t_V_reg_421_reg_n_0_[3]\,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(2),
      O => tmp_104_1_i_i_fu_509_p2_carry_i_3_n_0
    );
tmp_104_1_i_i_fu_509_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(0),
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(0),
      I2 => \^t_v_reg_421_reg[10]_0\(1),
      I3 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(1),
      O => tmp_104_1_i_i_fu_509_p2_carry_i_4_n_0
    );
tmp_104_1_i_i_fu_509_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[7]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(7),
      I2 => \t_V_reg_421_reg_n_0_[6]\,
      I3 => tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(6),
      O => tmp_104_1_i_i_fu_509_p2_carry_i_5_n_0
    );
tmp_104_1_i_i_fu_509_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[5]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(5),
      I2 => \t_V_reg_421_reg_n_0_[4]\,
      I3 => tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(4),
      O => tmp_104_1_i_i_fu_509_p2_carry_i_6_n_0
    );
tmp_104_1_i_i_fu_509_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[3]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(3),
      I2 => \^t_v_reg_421_reg[10]_0\(1),
      I3 => \t_V_reg_421_reg_n_0_[2]\,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(2),
      O => tmp_104_1_i_i_fu_509_p2_carry_i_7_n_0
    );
tmp_104_1_i_i_fu_509_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[5]\,
      I1 => \t_V_reg_421_reg_n_0_[3]\,
      I2 => \t_V_reg_421_reg_n_0_[2]\,
      I3 => \^t_v_reg_421_reg[10]_0\(1),
      I4 => \t_V_reg_421_reg_n_0_[4]\,
      O => tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0
    );
\tmp_104_1_i_i_reg_1295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_assign_4_1_i_i_reg_12890,
      D => tmp_104_1_i_i_fu_509_p2,
      Q => tmp_104_1_i_i_reg_1295,
      R => '0'
    );
tmp_104_2_i_i_fu_520_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_104_2_i_i_fu_520_p2_carry_n_0,
      CO(2) => tmp_104_2_i_i_fu_520_p2_carry_n_1,
      CO(1) => tmp_104_2_i_i_fu_520_p2_carry_n_2,
      CO(0) => tmp_104_2_i_i_fu_520_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_104_2_i_i_fu_520_p2_carry_i_1_n_0,
      DI(2) => tmp_104_2_i_i_fu_520_p2_carry_i_2_n_0,
      DI(1) => tmp_104_2_i_i_fu_520_p2_carry_i_3_n_0,
      DI(0) => tmp_104_2_i_i_fu_520_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_104_2_i_i_fu_520_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_104_2_i_i_fu_520_p2_carry_i_5_n_0,
      S(2) => tmp_104_2_i_i_fu_520_p2_carry_i_6_n_0,
      S(1) => tmp_104_2_i_i_fu_520_p2_carry_i_7_n_0,
      S(0) => tmp_104_2_i_i_fu_520_p2_carry_i_8_n_0
    );
\tmp_104_2_i_i_fu_520_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_104_2_i_i_fu_520_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_104_2_i_i_fu_520_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_104_2_i_i_fu_520_p2,
      CO(0) => \tmp_104_2_i_i_fu_520_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_104_2_i_i_fu_520_p2_carry__0_i_1_n_0\,
      DI(0) => \tmp_104_2_i_i_fu_520_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_104_2_i_i_fu_520_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_104_2_i_i_reg_1306_reg[0]_0\(0),
      S(0) => \tmp_104_2_i_i_fu_520_p2_carry__0_i_4_n_0\
    );
\tmp_104_2_i_i_fu_520_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D04"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(2),
      I1 => \^t_v_reg_421_reg[8]_0\,
      I2 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(11),
      I3 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(10),
      O => \tmp_104_2_i_i_fu_520_p2_carry__0_i_1_n_0\
    );
\tmp_104_2_i_i_fu_520_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAABFC0002AAA8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(9),
      I1 => \tmp_104_2_i_i_fu_520_p2_carry__0_i_6_n_0\,
      I2 => \t_V_reg_421_reg_n_0_[7]\,
      I3 => \t_V_reg_421_reg_n_0_[8]\,
      I4 => \t_V_reg_421_reg_n_0_[9]\,
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(8),
      O => \tmp_104_2_i_i_fu_520_p2_carry__0_i_2_n_0\
    );
\tmp_104_2_i_i_fu_520_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[9]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(9),
      I2 => \t_V_reg_421_reg_n_0_[8]\,
      I3 => \tmp_104_2_i_i_fu_520_p2_carry__0_i_6_n_0\,
      I4 => \t_V_reg_421_reg_n_0_[7]\,
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(8),
      O => \tmp_104_2_i_i_fu_520_p2_carry__0_i_4_n_0\
    );
\tmp_104_2_i_i_fu_520_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[8]\,
      I1 => \t_V_reg_421_reg_n_0_[7]\,
      I2 => \p_assign_4_2_i_i_reg_1300[11]_i_2_n_0\,
      I3 => \t_V_reg_421_reg_n_0_[6]\,
      I4 => \t_V_reg_421_reg_n_0_[9]\,
      O => \^t_v_reg_421_reg[8]_0\
    );
\tmp_104_2_i_i_fu_520_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[6]\,
      I1 => \t_V_reg_421_reg_n_0_[4]\,
      I2 => \t_V_reg_421_reg_n_0_[2]\,
      I3 => \i_V_reg_1261[6]_i_2_n_0\,
      I4 => \t_V_reg_421_reg_n_0_[3]\,
      I5 => \t_V_reg_421_reg_n_0_[5]\,
      O => \tmp_104_2_i_i_fu_520_p2_carry__0_i_6_n_0\
    );
tmp_104_2_i_i_fu_520_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2ABC02A8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(7),
      I1 => \t_V_reg_421_reg_n_0_[6]\,
      I2 => \p_assign_4_2_i_i_reg_1300[11]_i_2_n_0\,
      I3 => \t_V_reg_421_reg_n_0_[7]\,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(6),
      O => tmp_104_2_i_i_fu_520_p2_carry_i_1_n_0
    );
tmp_104_2_i_i_fu_520_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2ABC02A8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(5),
      I1 => \t_V_reg_421_reg_n_0_[4]\,
      I2 => tmp_104_2_i_i_fu_520_p2_carry_i_9_n_0,
      I3 => \t_V_reg_421_reg_n_0_[5]\,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(4),
      O => tmp_104_2_i_i_fu_520_p2_carry_i_2_n_0
    );
tmp_104_2_i_i_fu_520_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAABCCC0222A888"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(3),
      I1 => \t_V_reg_421_reg_n_0_[2]\,
      I2 => \^t_v_reg_421_reg[10]_0\(1),
      I3 => \^t_v_reg_421_reg[10]_0\(0),
      I4 => \t_V_reg_421_reg_n_0_[3]\,
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(2),
      O => tmp_104_2_i_i_fu_520_p2_carry_i_3_n_0
    );
tmp_104_2_i_i_fu_520_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E484"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(1),
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(1),
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      I3 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(0),
      O => tmp_104_2_i_i_fu_520_p2_carry_i_4_n_0
    );
tmp_104_2_i_i_fu_520_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[7]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(7),
      I2 => \t_V_reg_421_reg_n_0_[6]\,
      I3 => \p_assign_4_2_i_i_reg_1300[11]_i_2_n_0\,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(6),
      O => tmp_104_2_i_i_fu_520_p2_carry_i_5_n_0
    );
tmp_104_2_i_i_fu_520_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[5]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(5),
      I2 => \t_V_reg_421_reg_n_0_[4]\,
      I3 => tmp_104_2_i_i_fu_520_p2_carry_i_9_n_0,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(4),
      O => tmp_104_2_i_i_fu_520_p2_carry_i_6_n_0
    );
tmp_104_2_i_i_fu_520_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006060609909090"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[3]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(3),
      I2 => \t_V_reg_421_reg_n_0_[2]\,
      I3 => \^t_v_reg_421_reg[10]_0\(1),
      I4 => \^t_v_reg_421_reg[10]_0\(0),
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(2),
      O => tmp_104_2_i_i_fu_520_p2_carry_i_7_n_0
    );
tmp_104_2_i_i_fu_520_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(1),
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(1),
      I2 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(0),
      I3 => \^t_v_reg_421_reg[10]_0\(0),
      O => tmp_104_2_i_i_fu_520_p2_carry_i_8_n_0
    );
tmp_104_2_i_i_fu_520_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[3]\,
      I1 => \^t_v_reg_421_reg[10]_0\(0),
      I2 => \^t_v_reg_421_reg[10]_0\(1),
      I3 => \t_V_reg_421_reg_n_0_[2]\,
      O => tmp_104_2_i_i_fu_520_p2_carry_i_9_n_0
    );
\tmp_104_2_i_i_reg_1306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_assign_4_1_i_i_reg_12890,
      D => tmp_104_2_i_i_fu_520_p2,
      Q => tmp_104_2_i_i_reg_1306,
      R => '0'
    );
tmp_104_i_i_fu_498_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_104_i_i_fu_498_p2_carry_n_0,
      CO(2) => tmp_104_i_i_fu_498_p2_carry_n_1,
      CO(1) => tmp_104_i_i_fu_498_p2_carry_n_2,
      CO(0) => tmp_104_i_i_fu_498_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_104_i_i_fu_498_p2_carry_i_1_n_0,
      DI(2) => tmp_104_i_i_fu_498_p2_carry_i_2_n_0,
      DI(1) => tmp_104_i_i_fu_498_p2_carry_i_3_n_0,
      DI(0) => tmp_104_i_i_fu_498_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_104_i_i_fu_498_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_104_i_i_fu_498_p2_carry_i_5_n_0,
      S(2) => tmp_104_i_i_fu_498_p2_carry_i_6_n_0,
      S(1) => tmp_104_i_i_fu_498_p2_carry_i_7_n_0,
      S(0) => tmp_104_i_i_fu_498_p2_carry_i_8_n_0
    );
\tmp_104_i_i_fu_498_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_104_i_i_fu_498_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_104_i_i_fu_498_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_104_i_i_fu_498_p2,
      CO(0) => \tmp_104_i_i_fu_498_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_104_i_i_fu_498_p2_carry__0_i_1_n_0\,
      DI(0) => \tmp_104_i_i_fu_498_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_104_i_i_fu_498_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_104_i_i_fu_498_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_104_i_i_fu_498_p2_carry__0_i_4_n_0\
    );
\tmp_104_i_i_fu_498_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04550004"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(11),
      I1 => \^t_v_reg_421_reg[7]_0\,
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      I3 => \^t_v_reg_421_reg[10]_0\(2),
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(10),
      O => \tmp_104_i_i_fu_498_p2_carry__0_i_1_n_0\
    );
\tmp_104_i_i_fu_498_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAABFC0002AAA8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(9),
      I1 => \tmp_104_i_i_fu_498_p2_carry__0_i_5_n_0\,
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      I3 => \t_V_reg_421_reg_n_0_[8]\,
      I4 => \t_V_reg_421_reg_n_0_[9]\,
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(8),
      O => \tmp_104_i_i_fu_498_p2_carry__0_i_2_n_0\
    );
\tmp_104_i_i_fu_498_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42441411"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(11),
      I1 => \^t_v_reg_421_reg[10]_0\(2),
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      I3 => \^t_v_reg_421_reg[7]_0\,
      I4 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(10),
      O => \tmp_104_i_i_fu_498_p2_carry__0_i_3_n_0\
    );
\tmp_104_i_i_fu_498_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[9]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(9),
      I2 => \t_V_reg_421_reg_n_0_[8]\,
      I3 => \tmp_104_i_i_fu_498_p2_carry__0_i_5_n_0\,
      I4 => \^t_v_reg_421_reg[10]_0\(0),
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(8),
      O => \tmp_104_i_i_fu_498_p2_carry__0_i_4_n_0\
    );
\tmp_104_i_i_fu_498_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[7]\,
      I1 => \tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0\,
      O => \tmp_104_i_i_fu_498_p2_carry__0_i_5_n_0\
    );
tmp_104_i_i_fu_498_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAABFC0002AAA8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(7),
      I1 => \^t_v_reg_421_reg[10]_0\(0),
      I2 => tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0,
      I3 => \t_V_reg_421_reg_n_0_[6]\,
      I4 => \t_V_reg_421_reg_n_0_[7]\,
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(6),
      O => tmp_104_i_i_fu_498_p2_carry_i_1_n_0
    );
tmp_104_i_i_fu_498_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAABFC0002AAA8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(5),
      I1 => \^t_v_reg_421_reg[10]_0\(0),
      I2 => tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0,
      I3 => \t_V_reg_421_reg_n_0_[4]\,
      I4 => \t_V_reg_421_reg_n_0_[5]\,
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(4),
      O => tmp_104_i_i_fu_498_p2_carry_i_2_n_0
    );
tmp_104_i_i_fu_498_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2AAFBC0002AAA8"
    )
        port map (
      I0 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(3),
      I1 => \^t_v_reg_421_reg[10]_0\(0),
      I2 => \t_V_reg_421_reg_n_0_[2]\,
      I3 => \^t_v_reg_421_reg[10]_0\(1),
      I4 => \t_V_reg_421_reg_n_0_[3]\,
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(2),
      O => tmp_104_i_i_fu_498_p2_carry_i_3_n_0
    );
tmp_104_i_i_fu_498_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D848"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(1),
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(1),
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      I3 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(0),
      O => tmp_104_i_i_fu_498_p2_carry_i_4_n_0
    );
tmp_104_i_i_fu_498_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[7]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(7),
      I2 => \t_V_reg_421_reg_n_0_[6]\,
      I3 => tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0,
      I4 => \^t_v_reg_421_reg[10]_0\(0),
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(6),
      O => tmp_104_i_i_fu_498_p2_carry_i_5_n_0
    );
tmp_104_i_i_fu_498_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[5]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(5),
      I2 => \t_V_reg_421_reg_n_0_[4]\,
      I3 => tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0,
      I4 => \^t_v_reg_421_reg[10]_0\(0),
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(4),
      O => tmp_104_i_i_fu_498_p2_carry_i_6_n_0
    );
tmp_104_i_i_fu_498_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[3]\,
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(3),
      I2 => \t_V_reg_421_reg_n_0_[2]\,
      I3 => \^t_v_reg_421_reg[10]_0\(1),
      I4 => \^t_v_reg_421_reg[10]_0\(0),
      I5 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(2),
      O => tmp_104_i_i_fu_498_p2_carry_i_7_n_0
    );
tmp_104_i_i_fu_498_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(1),
      I1 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(1),
      I2 => \tmp_104_2_i_i_reg_1306_reg[0]_1\(0),
      I3 => \^t_v_reg_421_reg[10]_0\(0),
      O => tmp_104_i_i_fu_498_p2_carry_i_8_n_0
    );
\tmp_104_i_i_reg_1284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_assign_4_1_i_i_reg_12890,
      D => tmp_104_i_i_fu_498_p2,
      Q => tmp_104_i_i_reg_1284,
      R => '0'
    );
tmp_124_0_1_i_i_fu_975_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_in__0\,
      CO(2) => tmp_124_0_1_i_i_fu_975_p2_carry_n_1,
      CO(1) => tmp_124_0_1_i_i_fu_975_p2_carry_n_2,
      CO(0) => tmp_124_0_1_i_i_fu_975_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_124_0_1_i_i_fu_975_p2_carry_i_1_n_0,
      DI(2) => tmp_124_0_1_i_i_fu_975_p2_carry_i_2_n_0,
      DI(1) => tmp_124_0_1_i_i_fu_975_p2_carry_i_3_n_0,
      DI(0) => tmp_124_0_1_i_i_fu_975_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_124_0_1_i_i_fu_975_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_124_0_1_i_i_fu_975_p2_carry_i_5_n_0,
      S(2) => tmp_124_0_1_i_i_fu_975_p2_carry_i_6_n_0,
      S(1) => tmp_124_0_1_i_i_fu_975_p2_carry_i_7_n_0,
      S(0) => tmp_124_0_1_i_i_fu_975_p2_carry_i_8_n_0
    );
tmp_124_0_1_i_i_fu_975_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F3F2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_270(6),
      I1 => src_kernel_win_0_va_4_fu_266(6),
      I2 => src_kernel_win_0_va_4_fu_266(7),
      I3 => src_kernel_win_0_va_5_fu_270(7),
      I4 => switch_loc_read_reg_1230,
      O => tmp_124_0_1_i_i_fu_975_p2_carry_i_1_n_0
    );
tmp_124_0_1_i_i_fu_975_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F3F2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_270(4),
      I1 => src_kernel_win_0_va_4_fu_266(4),
      I2 => src_kernel_win_0_va_4_fu_266(5),
      I3 => src_kernel_win_0_va_5_fu_270(5),
      I4 => switch_loc_read_reg_1230,
      O => tmp_124_0_1_i_i_fu_975_p2_carry_i_2_n_0
    );
tmp_124_0_1_i_i_fu_975_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F3F2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_270(2),
      I1 => src_kernel_win_0_va_4_fu_266(2),
      I2 => src_kernel_win_0_va_4_fu_266(3),
      I3 => src_kernel_win_0_va_5_fu_270(3),
      I4 => switch_loc_read_reg_1230,
      O => tmp_124_0_1_i_i_fu_975_p2_carry_i_3_n_0
    );
tmp_124_0_1_i_i_fu_975_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F3F2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_270(0),
      I1 => src_kernel_win_0_va_4_fu_266(0),
      I2 => src_kernel_win_0_va_4_fu_266(1),
      I3 => src_kernel_win_0_va_5_fu_270(1),
      I4 => switch_loc_read_reg_1230,
      O => tmp_124_0_1_i_i_fu_975_p2_carry_i_4_n_0
    );
tmp_124_0_1_i_i_fu_975_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9880021"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(7),
      I1 => switch_loc_read_reg_1230,
      I2 => src_kernel_win_0_va_5_fu_270(7),
      I3 => src_kernel_win_0_va_5_fu_270(6),
      I4 => src_kernel_win_0_va_4_fu_266(6),
      O => tmp_124_0_1_i_i_fu_975_p2_carry_i_5_n_0
    );
tmp_124_0_1_i_i_fu_975_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9880021"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(5),
      I1 => switch_loc_read_reg_1230,
      I2 => src_kernel_win_0_va_5_fu_270(5),
      I3 => src_kernel_win_0_va_5_fu_270(4),
      I4 => src_kernel_win_0_va_4_fu_266(4),
      O => tmp_124_0_1_i_i_fu_975_p2_carry_i_6_n_0
    );
tmp_124_0_1_i_i_fu_975_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9880021"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(3),
      I1 => switch_loc_read_reg_1230,
      I2 => src_kernel_win_0_va_5_fu_270(3),
      I3 => src_kernel_win_0_va_5_fu_270(2),
      I4 => src_kernel_win_0_va_4_fu_266(2),
      O => tmp_124_0_1_i_i_fu_975_p2_carry_i_7_n_0
    );
tmp_124_0_1_i_i_fu_975_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9880021"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_266(1),
      I1 => switch_loc_read_reg_1230,
      I2 => src_kernel_win_0_va_5_fu_270(1),
      I3 => src_kernel_win_0_va_5_fu_270(0),
      I4 => src_kernel_win_0_va_4_fu_266(0),
      O => tmp_124_0_1_i_i_fu_975_p2_carry_i_8_n_0
    );
tmp_124_0_2_i_i_fu_1002_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_124_0_2_i_i_fu_1002_p2_carry_n_0,
      CO(2) => tmp_124_0_2_i_i_fu_1002_p2_carry_n_1,
      CO(1) => tmp_124_0_2_i_i_fu_1002_p2_carry_n_2,
      CO(0) => tmp_124_0_2_i_i_fu_1002_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_124_0_2_i_i_fu_1002_p2_carry_i_1_n_0,
      DI(2) => tmp_124_0_2_i_i_fu_1002_p2_carry_i_2_n_0,
      DI(1) => tmp_124_0_2_i_i_fu_1002_p2_carry_i_3_n_0,
      DI(0) => tmp_124_0_2_i_i_fu_1002_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_124_0_2_i_i_fu_1002_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_124_0_2_i_i_fu_1002_p2_carry_i_5_n_0,
      S(2) => tmp_124_0_2_i_i_fu_1002_p2_carry_i_6_n_0,
      S(1) => tmp_124_0_2_i_i_fu_1002_p2_carry_i_7_n_0,
      S(0) => tmp_124_0_2_i_i_fu_1002_p2_carry_i_8_n_0
    );
tmp_124_0_2_i_i_fu_1002_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(6),
      I1 => src_kernel_win_0_va_11_reg_1435(6),
      I2 => src_kernel_win_0_va_11_reg_1435(7),
      I3 => temp_0_i_i_059_i_1_s_reg_1441(7),
      O => tmp_124_0_2_i_i_fu_1002_p2_carry_i_1_n_0
    );
tmp_124_0_2_i_i_fu_1002_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(4),
      I1 => src_kernel_win_0_va_11_reg_1435(4),
      I2 => src_kernel_win_0_va_11_reg_1435(5),
      I3 => temp_0_i_i_059_i_1_s_reg_1441(5),
      O => tmp_124_0_2_i_i_fu_1002_p2_carry_i_2_n_0
    );
tmp_124_0_2_i_i_fu_1002_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(2),
      I1 => src_kernel_win_0_va_11_reg_1435(2),
      I2 => src_kernel_win_0_va_11_reg_1435(3),
      I3 => temp_0_i_i_059_i_1_s_reg_1441(3),
      O => tmp_124_0_2_i_i_fu_1002_p2_carry_i_3_n_0
    );
tmp_124_0_2_i_i_fu_1002_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_s_reg_1441(0),
      I1 => src_kernel_win_0_va_11_reg_1435(0),
      I2 => src_kernel_win_0_va_11_reg_1435(1),
      I3 => temp_0_i_i_059_i_1_s_reg_1441(1),
      O => tmp_124_0_2_i_i_fu_1002_p2_carry_i_4_n_0
    );
tmp_124_0_2_i_i_fu_1002_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_11_reg_1435(7),
      I1 => temp_0_i_i_059_i_1_s_reg_1441(7),
      I2 => src_kernel_win_0_va_11_reg_1435(6),
      I3 => temp_0_i_i_059_i_1_s_reg_1441(6),
      O => tmp_124_0_2_i_i_fu_1002_p2_carry_i_5_n_0
    );
tmp_124_0_2_i_i_fu_1002_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_11_reg_1435(5),
      I1 => temp_0_i_i_059_i_1_s_reg_1441(5),
      I2 => src_kernel_win_0_va_11_reg_1435(4),
      I3 => temp_0_i_i_059_i_1_s_reg_1441(4),
      O => tmp_124_0_2_i_i_fu_1002_p2_carry_i_6_n_0
    );
tmp_124_0_2_i_i_fu_1002_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_11_reg_1435(3),
      I1 => temp_0_i_i_059_i_1_s_reg_1441(3),
      I2 => src_kernel_win_0_va_11_reg_1435(2),
      I3 => temp_0_i_i_059_i_1_s_reg_1441(2),
      O => tmp_124_0_2_i_i_fu_1002_p2_carry_i_7_n_0
    );
tmp_124_0_2_i_i_fu_1002_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_11_reg_1435(1),
      I1 => temp_0_i_i_059_i_1_s_reg_1441(1),
      I2 => src_kernel_win_0_va_11_reg_1435(0),
      I3 => temp_0_i_i_059_i_1_s_reg_1441(0),
      O => tmp_124_0_2_i_i_fu_1002_p2_carry_i_8_n_0
    );
tmp_124_1_1_i_i_fu_1036_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_124_1_1_i_i_fu_1036_p2,
      CO(2) => tmp_124_1_1_i_i_fu_1036_p2_carry_n_1,
      CO(1) => tmp_124_1_1_i_i_fu_1036_p2_carry_n_2,
      CO(0) => tmp_124_1_1_i_i_fu_1036_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_124_1_1_i_i_fu_1036_p2_carry_i_1_n_0,
      DI(2) => tmp_124_1_1_i_i_fu_1036_p2_carry_i_2_n_0,
      DI(1) => tmp_124_1_1_i_i_fu_1036_p2_carry_i_3_n_0,
      DI(0) => tmp_124_1_1_i_i_fu_1036_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_124_1_1_i_i_fu_1036_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_124_1_1_i_i_fu_1036_p2_carry_i_5_n_0,
      S(2) => tmp_124_1_1_i_i_fu_1036_p2_carry_i_6_n_0,
      S(1) => tmp_124_1_1_i_i_fu_1036_p2_carry_i_7_n_0,
      S(0) => tmp_124_1_1_i_i_fu_1036_p2_carry_i_8_n_0
    );
tmp_124_1_1_i_i_fu_1036_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      I1 => p_059_i_2_0_2_i_i_reg_1448(6),
      I2 => src_kernel_win_0_va_3_fu_262(6),
      I3 => src_kernel_win_0_va_2_fu_258(6),
      I4 => src_kernel_win_0_va_2_fu_258(7),
      I5 => temp_0_i_i_059_i_1_2_fu_1029_p3(7),
      O => tmp_124_1_1_i_i_fu_1036_p2_carry_i_1_n_0
    );
tmp_124_1_1_i_i_fu_1036_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      I1 => p_059_i_2_0_2_i_i_reg_1448(4),
      I2 => src_kernel_win_0_va_3_fu_262(4),
      I3 => src_kernel_win_0_va_2_fu_258(4),
      I4 => src_kernel_win_0_va_2_fu_258(5),
      I5 => temp_0_i_i_059_i_1_2_fu_1029_p3(5),
      O => tmp_124_1_1_i_i_fu_1036_p2_carry_i_2_n_0
    );
tmp_124_1_1_i_i_fu_1036_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      I1 => p_059_i_2_0_2_i_i_reg_1448(2),
      I2 => src_kernel_win_0_va_3_fu_262(2),
      I3 => src_kernel_win_0_va_2_fu_258(2),
      I4 => src_kernel_win_0_va_2_fu_258(3),
      I5 => temp_0_i_i_059_i_1_2_fu_1029_p3(3),
      O => tmp_124_1_1_i_i_fu_1036_p2_carry_i_3_n_0
    );
tmp_124_1_1_i_i_fu_1036_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      I1 => p_059_i_2_0_2_i_i_reg_1448(0),
      I2 => src_kernel_win_0_va_3_fu_262(0),
      I3 => src_kernel_win_0_va_2_fu_258(0),
      I4 => src_kernel_win_0_va_2_fu_258(1),
      I5 => temp_0_i_i_059_i_1_2_fu_1029_p3(1),
      O => tmp_124_1_1_i_i_fu_1036_p2_carry_i_4_n_0
    );
tmp_124_1_1_i_i_fu_1036_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(6),
      I1 => p_059_i_2_0_2_i_i_reg_1448(6),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      I3 => src_kernel_win_0_va_2_fu_258(6),
      I4 => temp_0_i_i_059_i_1_2_fu_1029_p3(7),
      I5 => src_kernel_win_0_va_2_fu_258(7),
      O => tmp_124_1_1_i_i_fu_1036_p2_carry_i_5_n_0
    );
tmp_124_1_1_i_i_fu_1036_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(4),
      I1 => p_059_i_2_0_2_i_i_reg_1448(4),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      I3 => src_kernel_win_0_va_2_fu_258(4),
      I4 => temp_0_i_i_059_i_1_2_fu_1029_p3(5),
      I5 => src_kernel_win_0_va_2_fu_258(5),
      O => tmp_124_1_1_i_i_fu_1036_p2_carry_i_6_n_0
    );
tmp_124_1_1_i_i_fu_1036_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(2),
      I1 => p_059_i_2_0_2_i_i_reg_1448(2),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      I3 => src_kernel_win_0_va_2_fu_258(2),
      I4 => temp_0_i_i_059_i_1_2_fu_1029_p3(3),
      I5 => src_kernel_win_0_va_2_fu_258(3),
      O => tmp_124_1_1_i_i_fu_1036_p2_carry_i_7_n_0
    );
tmp_124_1_1_i_i_fu_1036_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_262(0),
      I1 => p_059_i_2_0_2_i_i_reg_1448(0),
      I2 => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      I3 => src_kernel_win_0_va_2_fu_258(0),
      I4 => temp_0_i_i_059_i_1_2_fu_1029_p3(1),
      I5 => src_kernel_win_0_va_2_fu_258(1),
      O => tmp_124_1_1_i_i_fu_1036_p2_carry_i_8_n_0
    );
\tmp_124_1_1_i_i_reg_1464[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375,
      I1 => k_buf_0_val_5_U_n_13,
      O => src_kernel_win_0_va_14_reg_14540
    );
\tmp_124_1_1_i_i_reg_1464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_14_reg_14540,
      D => tmp_124_1_1_i_i_fu_1036_p2,
      Q => tmp_124_1_1_i_i_reg_1464,
      R => '0'
    );
tmp_124_1_2_i_i_fu_1059_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_124_1_2_i_i_fu_1059_p2_carry_n_0,
      CO(2) => tmp_124_1_2_i_i_fu_1059_p2_carry_n_1,
      CO(1) => tmp_124_1_2_i_i_fu_1059_p2_carry_n_2,
      CO(0) => tmp_124_1_2_i_i_fu_1059_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_124_1_2_i_i_fu_1059_p2_carry_i_1_n_0,
      DI(2) => tmp_124_1_2_i_i_fu_1059_p2_carry_i_2_n_0,
      DI(1) => tmp_124_1_2_i_i_fu_1059_p2_carry_i_3_n_0,
      DI(0) => tmp_124_1_2_i_i_fu_1059_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_124_1_2_i_i_fu_1059_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_124_1_2_i_i_fu_1059_p2_carry_i_5_n_0,
      S(2) => tmp_124_1_2_i_i_fu_1059_p2_carry_i_6_n_0,
      S(1) => tmp_124_1_2_i_i_fu_1059_p2_carry_i_7_n_0,
      S(0) => tmp_124_1_2_i_i_fu_1059_p2_carry_i_8_n_0
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => tmp_124_1_1_i_i_reg_1464,
      I1 => temp_0_i_i_059_i_1_2_reg_1459(6),
      I2 => src_kernel_win_0_va_14_reg_1454(6),
      I3 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(6),
      I4 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(7),
      I5 => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(7),
      O => tmp_124_1_2_i_i_fu_1059_p2_carry_i_1_n_0
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_14_reg_1454(5),
      I1 => temp_0_i_i_059_i_1_2_reg_1459(5),
      I2 => tmp_124_1_1_i_i_reg_1464,
      O => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(5)
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_14_reg_1454(3),
      I1 => temp_0_i_i_059_i_1_2_reg_1459(3),
      I2 => tmp_124_1_1_i_i_reg_1464,
      O => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(3)
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_14_reg_1454(1),
      I1 => temp_0_i_i_059_i_1_2_reg_1459(1),
      I2 => tmp_124_1_1_i_i_reg_1464,
      O => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(1)
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => tmp_124_1_1_i_i_reg_1464,
      I1 => temp_0_i_i_059_i_1_2_reg_1459(4),
      I2 => src_kernel_win_0_va_14_reg_1454(4),
      I3 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(4),
      I4 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(5),
      I5 => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(5),
      O => tmp_124_1_2_i_i_fu_1059_p2_carry_i_2_n_0
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => tmp_124_1_1_i_i_reg_1464,
      I1 => temp_0_i_i_059_i_1_2_reg_1459(2),
      I2 => src_kernel_win_0_va_14_reg_1454(2),
      I3 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(2),
      I4 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(3),
      I5 => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(3),
      O => tmp_124_1_2_i_i_fu_1059_p2_carry_i_3_n_0
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => tmp_124_1_1_i_i_reg_1464,
      I1 => temp_0_i_i_059_i_1_2_reg_1459(0),
      I2 => src_kernel_win_0_va_14_reg_1454(0),
      I3 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(0),
      I4 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(1),
      I5 => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(1),
      O => tmp_124_1_2_i_i_fu_1059_p2_carry_i_4_n_0
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_14_reg_1454(6),
      I1 => temp_0_i_i_059_i_1_2_reg_1459(6),
      I2 => tmp_124_1_1_i_i_reg_1464,
      I3 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(6),
      I4 => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(7),
      I5 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(7),
      O => tmp_124_1_2_i_i_fu_1059_p2_carry_i_5_n_0
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_14_reg_1454(4),
      I1 => temp_0_i_i_059_i_1_2_reg_1459(4),
      I2 => tmp_124_1_1_i_i_reg_1464,
      I3 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(4),
      I4 => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(5),
      I5 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(5),
      O => tmp_124_1_2_i_i_fu_1059_p2_carry_i_6_n_0
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_14_reg_1454(2),
      I1 => temp_0_i_i_059_i_1_2_reg_1459(2),
      I2 => tmp_124_1_1_i_i_reg_1464,
      I3 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(2),
      I4 => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(3),
      I5 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(3),
      O => tmp_124_1_2_i_i_fu_1059_p2_carry_i_7_n_0
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_14_reg_1454(0),
      I1 => temp_0_i_i_059_i_1_2_reg_1459(0),
      I2 => tmp_124_1_1_i_i_reg_1464,
      I3 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(0),
      I4 => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(1),
      I5 => ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428(1),
      O => tmp_124_1_2_i_i_fu_1059_p2_carry_i_8_n_0
    );
tmp_124_1_2_i_i_fu_1059_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_14_reg_1454(7),
      I1 => temp_0_i_i_059_i_1_2_reg_1459(7),
      I2 => tmp_124_1_1_i_i_reg_1464,
      O => \temp_0_i_i_059_i_1_3_fu_1054_p3__23\(7)
    );
tmp_124_1_i_i_fu_1024_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_124_1_i_i_fu_1024_p2_carry_n_0,
      CO(2) => tmp_124_1_i_i_fu_1024_p2_carry_n_1,
      CO(1) => tmp_124_1_i_i_fu_1024_p2_carry_n_2,
      CO(0) => tmp_124_1_i_i_fu_1024_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_124_1_i_i_fu_1024_p2_carry_i_1_n_0,
      DI(2) => tmp_124_1_i_i_fu_1024_p2_carry_i_2_n_0,
      DI(1) => tmp_124_1_i_i_fu_1024_p2_carry_i_3_n_0,
      DI(0) => tmp_124_1_i_i_fu_1024_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_124_1_i_i_fu_1024_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_124_1_i_i_fu_1024_p2_carry_i_5_n_0,
      S(2) => tmp_124_1_i_i_fu_1024_p2_carry_i_6_n_0,
      S(1) => tmp_124_1_i_i_fu_1024_p2_carry_i_7_n_0,
      S(0) => tmp_124_1_i_i_fu_1024_p2_carry_i_8_n_0
    );
tmp_124_1_i_i_fu_1024_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_059_i_2_0_2_i_i_reg_1448(6),
      I1 => src_kernel_win_0_va_3_fu_262(6),
      I2 => src_kernel_win_0_va_3_fu_262(7),
      I3 => p_059_i_2_0_2_i_i_reg_1448(7),
      O => tmp_124_1_i_i_fu_1024_p2_carry_i_1_n_0
    );
tmp_124_1_i_i_fu_1024_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_059_i_2_0_2_i_i_reg_1448(4),
      I1 => src_kernel_win_0_va_3_fu_262(4),
      I2 => src_kernel_win_0_va_3_fu_262(5),
      I3 => p_059_i_2_0_2_i_i_reg_1448(5),
      O => tmp_124_1_i_i_fu_1024_p2_carry_i_2_n_0
    );
tmp_124_1_i_i_fu_1024_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_059_i_2_0_2_i_i_reg_1448(2),
      I1 => src_kernel_win_0_va_3_fu_262(2),
      I2 => src_kernel_win_0_va_3_fu_262(3),
      I3 => p_059_i_2_0_2_i_i_reg_1448(3),
      O => tmp_124_1_i_i_fu_1024_p2_carry_i_3_n_0
    );
tmp_124_1_i_i_fu_1024_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_059_i_2_0_2_i_i_reg_1448(0),
      I1 => src_kernel_win_0_va_3_fu_262(0),
      I2 => src_kernel_win_0_va_3_fu_262(1),
      I3 => p_059_i_2_0_2_i_i_reg_1448(1),
      O => tmp_124_1_i_i_fu_1024_p2_carry_i_4_n_0
    );
tmp_124_1_i_i_fu_1024_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_059_i_2_0_2_i_i_reg_1448(6),
      I1 => src_kernel_win_0_va_3_fu_262(6),
      I2 => p_059_i_2_0_2_i_i_reg_1448(7),
      I3 => src_kernel_win_0_va_3_fu_262(7),
      O => tmp_124_1_i_i_fu_1024_p2_carry_i_5_n_0
    );
tmp_124_1_i_i_fu_1024_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_059_i_2_0_2_i_i_reg_1448(4),
      I1 => src_kernel_win_0_va_3_fu_262(4),
      I2 => p_059_i_2_0_2_i_i_reg_1448(5),
      I3 => src_kernel_win_0_va_3_fu_262(5),
      O => tmp_124_1_i_i_fu_1024_p2_carry_i_6_n_0
    );
tmp_124_1_i_i_fu_1024_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_059_i_2_0_2_i_i_reg_1448(2),
      I1 => src_kernel_win_0_va_3_fu_262(2),
      I2 => p_059_i_2_0_2_i_i_reg_1448(3),
      I3 => src_kernel_win_0_va_3_fu_262(3),
      O => tmp_124_1_i_i_fu_1024_p2_carry_i_7_n_0
    );
tmp_124_1_i_i_fu_1024_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_059_i_2_0_2_i_i_reg_1448(0),
      I1 => src_kernel_win_0_va_3_fu_262(0),
      I2 => p_059_i_2_0_2_i_i_reg_1448(1),
      I3 => src_kernel_win_0_va_3_fu_262(1),
      O => tmp_124_1_i_i_fu_1024_p2_carry_i_8_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_124_2_1_i_i_fu_1095_p2,
      CO(2) => tmp_124_2_1_i_i_fu_1095_p2_carry_n_1,
      CO(1) => tmp_124_2_1_i_i_fu_1095_p2_carry_n_2,
      CO(0) => tmp_124_2_1_i_i_fu_1095_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_124_2_1_i_i_fu_1095_p2_carry_i_1_n_0,
      DI(2) => tmp_124_2_1_i_i_fu_1095_p2_carry_i_2_n_0,
      DI(1) => tmp_124_2_1_i_i_fu_1095_p2_carry_i_3_n_0,
      DI(0) => tmp_124_2_1_i_i_fu_1095_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_124_2_1_i_i_fu_1095_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_124_2_1_i_i_fu_1095_p2_carry_i_5_n_0,
      S(2) => tmp_124_2_1_i_i_fu_1095_p2_carry_i_6_n_0,
      S(1) => tmp_124_2_1_i_i_fu_1095_p2_carry_i_7_n_0,
      S(0) => tmp_124_2_1_i_i_fu_1095_p2_carry_i_8_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_059_i_2_2_i_i_fu_1089_p3(6),
      I1 => src_kernel_win_0_va_fu_250(6),
      I2 => src_kernel_win_0_va_fu_250(7),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(7),
      I4 => tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0,
      I5 => src_kernel_win_0_va_1_fu_254(7),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_1_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_250(7),
      I1 => src_kernel_win_0_va_1_fu_254(7),
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => switch_loc_read_reg_1230,
      I4 => temp_0_i_i_059_i_1_4_reg_1469(7),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_10_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_250(5),
      I1 => src_kernel_win_0_va_1_fu_254(5),
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => switch_loc_read_reg_1230,
      I4 => temp_0_i_i_059_i_1_4_reg_1469(5),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_11_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_250(3),
      I1 => src_kernel_win_0_va_1_fu_254(3),
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => switch_loc_read_reg_1230,
      I4 => temp_0_i_i_059_i_1_4_reg_1469(3),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_12_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_250(1),
      I1 => src_kernel_win_0_va_1_fu_254(1),
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => switch_loc_read_reg_1230,
      I4 => temp_0_i_i_059_i_1_4_reg_1469(1),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_13_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_059_i_2_2_i_i_fu_1089_p3(4),
      I1 => src_kernel_win_0_va_fu_250(4),
      I2 => src_kernel_win_0_va_fu_250(5),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(5),
      I4 => tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0,
      I5 => src_kernel_win_0_va_1_fu_254(5),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_2_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_059_i_2_2_i_i_fu_1089_p3(2),
      I1 => src_kernel_win_0_va_fu_250(2),
      I2 => src_kernel_win_0_va_fu_250(3),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(3),
      I4 => tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0,
      I5 => src_kernel_win_0_va_1_fu_254(3),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_3_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_059_i_2_2_i_i_fu_1089_p3(0),
      I1 => src_kernel_win_0_va_fu_250(0),
      I2 => src_kernel_win_0_va_fu_250(1),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(1),
      I4 => tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0,
      I5 => src_kernel_win_0_va_1_fu_254(1),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_4_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A00800020AA2A"
    )
        port map (
      I0 => tmp_124_2_1_i_i_fu_1095_p2_carry_i_10_n_0,
      I1 => src_kernel_win_0_va_1_fu_254(6),
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => switch_loc_read_reg_1230,
      I4 => temp_0_i_i_059_i_1_4_reg_1469(6),
      I5 => src_kernel_win_0_va_fu_250(6),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_5_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A00800020AA2A"
    )
        port map (
      I0 => tmp_124_2_1_i_i_fu_1095_p2_carry_i_11_n_0,
      I1 => src_kernel_win_0_va_1_fu_254(4),
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => switch_loc_read_reg_1230,
      I4 => temp_0_i_i_059_i_1_4_reg_1469(4),
      I5 => src_kernel_win_0_va_fu_250(4),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_6_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A00800020AA2A"
    )
        port map (
      I0 => tmp_124_2_1_i_i_fu_1095_p2_carry_i_12_n_0,
      I1 => src_kernel_win_0_va_1_fu_254(2),
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => switch_loc_read_reg_1230,
      I4 => temp_0_i_i_059_i_1_4_reg_1469(2),
      I5 => src_kernel_win_0_va_fu_250(2),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_7_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A00800020AA2A"
    )
        port map (
      I0 => tmp_124_2_1_i_i_fu_1095_p2_carry_i_13_n_0,
      I1 => src_kernel_win_0_va_1_fu_254(0),
      I2 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      I3 => switch_loc_read_reg_1230,
      I4 => temp_0_i_i_059_i_1_4_reg_1469(0),
      I5 => src_kernel_win_0_va_fu_250(0),
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_8_n_0
    );
tmp_124_2_1_i_i_fu_1095_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => switch_loc_read_reg_1230,
      I1 => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      O => tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0
    );
\tmp_124_2_1_i_i_reg_1486[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375,
      I1 => k_buf_0_val_5_U_n_13,
      O => p_059_i_2_2_i_i_reg_14810
    );
\tmp_124_2_1_i_i_reg_1486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_059_i_2_2_i_i_reg_14810,
      D => tmp_124_2_1_i_i_fu_1095_p2,
      Q => tmp_124_2_1_i_i_reg_1486,
      R => '0'
    );
tmp_124_2_2_i_i_fu_1118_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_124_2_2_i_i_fu_1118_p2_carry_n_0,
      CO(2) => tmp_124_2_2_i_i_fu_1118_p2_carry_n_1,
      CO(1) => tmp_124_2_2_i_i_fu_1118_p2_carry_n_2,
      CO(0) => tmp_124_2_2_i_i_fu_1118_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_124_2_2_i_i_fu_1118_p2_carry_i_1_n_0,
      DI(2) => tmp_124_2_2_i_i_fu_1118_p2_carry_i_2_n_0,
      DI(1) => tmp_124_2_2_i_i_fu_1118_p2_carry_i_3_n_0,
      DI(0) => tmp_124_2_2_i_i_fu_1118_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_124_2_2_i_i_fu_1118_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_124_2_2_i_i_fu_1118_p2_carry_i_5_n_0,
      S(2) => tmp_124_2_2_i_i_fu_1118_p2_carry_i_6_n_0,
      S(1) => tmp_124_2_2_i_i_fu_1118_p2_carry_i_7_n_0,
      S(0) => tmp_124_2_2_i_i_fu_1118_p2_carry_i_8_n_0
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(6),
      I1 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(6),
      I2 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(7),
      I3 => src_kernel_win_0_va_12_reg_1476(7),
      I4 => tmp_124_2_1_i_i_reg_1486,
      I5 => p_059_i_2_2_i_i_reg_1481(7),
      O => tmp_124_2_2_i_i_fu_1118_p2_carry_i_1_n_0
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(4),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(4),
      O => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(4)
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(2),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(2),
      O => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(2)
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(0),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(0),
      O => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(0)
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(4),
      I1 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(4),
      I2 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(5),
      I3 => src_kernel_win_0_va_12_reg_1476(5),
      I4 => tmp_124_2_1_i_i_reg_1486,
      I5 => p_059_i_2_2_i_i_reg_1481(5),
      O => tmp_124_2_2_i_i_fu_1118_p2_carry_i_2_n_0
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(2),
      I1 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(2),
      I2 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(3),
      I3 => src_kernel_win_0_va_12_reg_1476(3),
      I4 => tmp_124_2_1_i_i_reg_1486,
      I5 => p_059_i_2_2_i_i_reg_1481(3),
      O => tmp_124_2_2_i_i_fu_1118_p2_carry_i_3_n_0
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(0),
      I1 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(0),
      I2 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(1),
      I3 => src_kernel_win_0_va_12_reg_1476(1),
      I4 => tmp_124_2_1_i_i_reg_1486,
      I5 => p_059_i_2_2_i_i_reg_1481(1),
      O => tmp_124_2_2_i_i_fu_1118_p2_carry_i_4_n_0
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(7),
      I1 => p_059_i_2_2_i_i_reg_1481(7),
      I2 => tmp_124_2_1_i_i_reg_1486,
      I3 => src_kernel_win_0_va_12_reg_1476(7),
      I4 => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(6),
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(6),
      O => tmp_124_2_2_i_i_fu_1118_p2_carry_i_5_n_0
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(5),
      I1 => p_059_i_2_2_i_i_reg_1481(5),
      I2 => tmp_124_2_1_i_i_reg_1486,
      I3 => src_kernel_win_0_va_12_reg_1476(5),
      I4 => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(4),
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(4),
      O => tmp_124_2_2_i_i_fu_1118_p2_carry_i_6_n_0
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(3),
      I1 => p_059_i_2_2_i_i_reg_1481(3),
      I2 => tmp_124_2_1_i_i_reg_1486,
      I3 => src_kernel_win_0_va_12_reg_1476(3),
      I4 => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(2),
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(2),
      O => tmp_124_2_2_i_i_fu_1118_p2_carry_i_7_n_0
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(1),
      I1 => p_059_i_2_2_i_i_reg_1481(1),
      I2 => tmp_124_2_1_i_i_reg_1486,
      I3 => src_kernel_win_0_va_12_reg_1476(1),
      I4 => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(0),
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(0),
      O => tmp_124_2_2_i_i_fu_1118_p2_carry_i_8_n_0
    );
tmp_124_2_2_i_i_fu_1118_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(6),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(6),
      O => \temp_0_i_i_059_i_1_6_fu_1113_p3__23\(6)
    );
tmp_124_2_i_i_fu_1077_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_124_2_i_i_fu_1077_p2_carry_n_0,
      CO(2) => tmp_124_2_i_i_fu_1077_p2_carry_n_1,
      CO(1) => tmp_124_2_i_i_fu_1077_p2_carry_n_2,
      CO(0) => tmp_124_2_i_i_fu_1077_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_124_2_i_i_fu_1077_p2_carry_i_1_n_0,
      DI(2) => tmp_124_2_i_i_fu_1077_p2_carry_i_2_n_0,
      DI(1) => tmp_124_2_i_i_fu_1077_p2_carry_i_3_n_0,
      DI(0) => tmp_124_2_i_i_fu_1077_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_124_2_i_i_fu_1077_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_124_2_i_i_fu_1077_p2_carry_i_5_n_0,
      S(2) => tmp_124_2_i_i_fu_1077_p2_carry_i_6_n_0,
      S(1) => tmp_124_2_i_i_fu_1077_p2_carry_i_7_n_0,
      S(0) => tmp_124_2_i_i_fu_1077_p2_carry_i_8_n_0
    );
tmp_124_2_i_i_fu_1077_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(6),
      I1 => src_kernel_win_0_va_1_fu_254(6),
      I2 => src_kernel_win_0_va_1_fu_254(7),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(7),
      O => tmp_124_2_i_i_fu_1077_p2_carry_i_1_n_0
    );
tmp_124_2_i_i_fu_1077_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(4),
      I1 => src_kernel_win_0_va_1_fu_254(4),
      I2 => src_kernel_win_0_va_1_fu_254(5),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(5),
      O => tmp_124_2_i_i_fu_1077_p2_carry_i_2_n_0
    );
tmp_124_2_i_i_fu_1077_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(2),
      I1 => src_kernel_win_0_va_1_fu_254(2),
      I2 => src_kernel_win_0_va_1_fu_254(3),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(3),
      O => tmp_124_2_i_i_fu_1077_p2_carry_i_3_n_0
    );
tmp_124_2_i_i_fu_1077_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_059_i_1_4_reg_1469(0),
      I1 => src_kernel_win_0_va_1_fu_254(0),
      I2 => src_kernel_win_0_va_1_fu_254(1),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(1),
      O => tmp_124_2_i_i_fu_1077_p2_carry_i_4_n_0
    );
tmp_124_2_i_i_fu_1077_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_254(7),
      I1 => temp_0_i_i_059_i_1_4_reg_1469(7),
      I2 => src_kernel_win_0_va_1_fu_254(6),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(6),
      O => tmp_124_2_i_i_fu_1077_p2_carry_i_5_n_0
    );
tmp_124_2_i_i_fu_1077_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_254(5),
      I1 => temp_0_i_i_059_i_1_4_reg_1469(5),
      I2 => src_kernel_win_0_va_1_fu_254(4),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(4),
      O => tmp_124_2_i_i_fu_1077_p2_carry_i_6_n_0
    );
tmp_124_2_i_i_fu_1077_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_254(3),
      I1 => temp_0_i_i_059_i_1_4_reg_1469(3),
      I2 => src_kernel_win_0_va_1_fu_254(2),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(2),
      O => tmp_124_2_i_i_fu_1077_p2_carry_i_7_n_0
    );
tmp_124_2_i_i_fu_1077_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_254(1),
      I1 => temp_0_i_i_059_i_1_4_reg_1469(1),
      I2 => src_kernel_win_0_va_1_fu_254(0),
      I3 => temp_0_i_i_059_i_1_4_reg_1469(0),
      O => tmp_124_2_i_i_fu_1077_p2_carry_i_8_n_0
    );
\tmp_15_loc_read_reg_1199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(0),
      Q => tmp_15_loc_read_reg_1199(0),
      R => '0'
    );
\tmp_15_loc_read_reg_1199_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(10),
      Q => tmp_15_loc_read_reg_1199(10),
      R => '0'
    );
\tmp_15_loc_read_reg_1199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(1),
      Q => tmp_15_loc_read_reg_1199(1),
      R => '0'
    );
\tmp_15_loc_read_reg_1199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(2),
      Q => tmp_15_loc_read_reg_1199(2),
      R => '0'
    );
\tmp_15_loc_read_reg_1199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(3),
      Q => tmp_15_loc_read_reg_1199(3),
      R => '0'
    );
\tmp_15_loc_read_reg_1199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(4),
      Q => tmp_15_loc_read_reg_1199(4),
      R => '0'
    );
\tmp_15_loc_read_reg_1199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(5),
      Q => tmp_15_loc_read_reg_1199(5),
      R => '0'
    );
\tmp_15_loc_read_reg_1199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(6),
      Q => tmp_15_loc_read_reg_1199(6),
      R => '0'
    );
\tmp_15_loc_read_reg_1199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(7),
      Q => tmp_15_loc_read_reg_1199(7),
      R => '0'
    );
\tmp_15_loc_read_reg_1199_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(8),
      Q => tmp_15_loc_read_reg_1199(8),
      R => '0'
    );
\tmp_15_loc_read_reg_1199_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_15_loc_read_reg_1199_reg[10]_0\(9),
      Q => tmp_15_loc_read_reg_1199(9),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(0),
      Q => tmp_16_loc_read_reg_1225(0),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(10),
      Q => tmp_16_loc_read_reg_1225(10),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(1),
      Q => tmp_16_loc_read_reg_1225(1),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(2),
      Q => tmp_16_loc_read_reg_1225(2),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(3),
      Q => tmp_16_loc_read_reg_1225(3),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(4),
      Q => tmp_16_loc_read_reg_1225(4),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(5),
      Q => tmp_16_loc_read_reg_1225(5),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(6),
      Q => tmp_16_loc_read_reg_1225(6),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(7),
      Q => tmp_16_loc_read_reg_1225(7),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(8),
      Q => tmp_16_loc_read_reg_1225(8),
      R => '0'
    );
\tmp_16_loc_read_reg_1225_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_16_loc_read_reg_1225_reg[10]_0\(9),
      Q => tmp_16_loc_read_reg_1225(9),
      R => '0'
    );
tmp_21_i_i_fu_482_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_21_i_i_fu_482_p2_carry_n_0,
      CO(2) => tmp_21_i_i_fu_482_p2_carry_n_1,
      CO(1) => tmp_21_i_i_fu_482_p2_carry_n_2,
      CO(0) => tmp_21_i_i_fu_482_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_21_i_i_fu_482_p2_carry_i_1_n_0,
      DI(2) => tmp_21_i_i_fu_482_p2_carry_i_2_n_0,
      DI(1) => tmp_21_i_i_fu_482_p2_carry_i_3_n_0,
      DI(0) => tmp_21_i_i_fu_482_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_21_i_i_fu_482_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_21_i_i_fu_482_p2_carry_i_5_n_0,
      S(2) => tmp_21_i_i_fu_482_p2_carry_i_6_n_0,
      S(1) => tmp_21_i_i_fu_482_p2_carry_i_7_n_0,
      S(0) => tmp_21_i_i_fu_482_p2_carry_i_8_n_0
    );
\tmp_21_i_i_fu_482_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_21_i_i_fu_482_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_21_i_i_fu_482_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_21_i_i_fu_482_p2,
      CO(0) => \tmp_21_i_i_fu_482_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_21_i_i_fu_482_p2_carry__0_i_1_n_0\,
      DI(0) => \tmp_21_i_i_fu_482_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_21_i_i_fu_482_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_21_i_i_fu_482_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_21_i_i_fu_482_p2_carry__0_i_4_n_0\
    );
\tmp_21_i_i_fu_482_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_cast727_loc_rea_reg_1209(10),
      I1 => \^t_v_reg_421_reg[10]_0\(2),
      O => \tmp_21_i_i_fu_482_p2_carry__0_i_1_n_0\
    );
\tmp_21_i_i_fu_482_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_cast727_loc_rea_reg_1209(8),
      I1 => \t_V_reg_421_reg_n_0_[8]\,
      I2 => \t_V_reg_421_reg_n_0_[9]\,
      I3 => rows_cast727_loc_rea_reg_1209(9),
      O => \tmp_21_i_i_fu_482_p2_carry__0_i_2_n_0\
    );
\tmp_21_i_i_fu_482_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(2),
      I1 => rows_cast727_loc_rea_reg_1209(10),
      O => \tmp_21_i_i_fu_482_p2_carry__0_i_3_n_0\
    );
\tmp_21_i_i_fu_482_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[8]\,
      I1 => rows_cast727_loc_rea_reg_1209(8),
      I2 => rows_cast727_loc_rea_reg_1209(9),
      I3 => \t_V_reg_421_reg_n_0_[9]\,
      O => \tmp_21_i_i_fu_482_p2_carry__0_i_4_n_0\
    );
tmp_21_i_i_fu_482_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_cast727_loc_rea_reg_1209(6),
      I1 => \t_V_reg_421_reg_n_0_[6]\,
      I2 => \t_V_reg_421_reg_n_0_[7]\,
      I3 => rows_cast727_loc_rea_reg_1209(7),
      O => tmp_21_i_i_fu_482_p2_carry_i_1_n_0
    );
tmp_21_i_i_fu_482_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_cast727_loc_rea_reg_1209(4),
      I1 => \t_V_reg_421_reg_n_0_[4]\,
      I2 => \t_V_reg_421_reg_n_0_[5]\,
      I3 => rows_cast727_loc_rea_reg_1209(5),
      O => tmp_21_i_i_fu_482_p2_carry_i_2_n_0
    );
tmp_21_i_i_fu_482_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_cast727_loc_rea_reg_1209(2),
      I1 => \t_V_reg_421_reg_n_0_[2]\,
      I2 => \t_V_reg_421_reg_n_0_[3]\,
      I3 => rows_cast727_loc_rea_reg_1209(3),
      O => tmp_21_i_i_fu_482_p2_carry_i_3_n_0
    );
tmp_21_i_i_fu_482_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_cast727_loc_rea_reg_1209(0),
      I1 => \^t_v_reg_421_reg[10]_0\(0),
      I2 => \^t_v_reg_421_reg[10]_0\(1),
      I3 => rows_cast727_loc_rea_reg_1209(1),
      O => tmp_21_i_i_fu_482_p2_carry_i_4_n_0
    );
tmp_21_i_i_fu_482_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[6]\,
      I1 => rows_cast727_loc_rea_reg_1209(6),
      I2 => rows_cast727_loc_rea_reg_1209(7),
      I3 => \t_V_reg_421_reg_n_0_[7]\,
      O => tmp_21_i_i_fu_482_p2_carry_i_5_n_0
    );
tmp_21_i_i_fu_482_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[4]\,
      I1 => rows_cast727_loc_rea_reg_1209(4),
      I2 => rows_cast727_loc_rea_reg_1209(5),
      I3 => \t_V_reg_421_reg_n_0_[5]\,
      O => tmp_21_i_i_fu_482_p2_carry_i_6_n_0
    );
tmp_21_i_i_fu_482_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[2]\,
      I1 => rows_cast727_loc_rea_reg_1209(2),
      I2 => rows_cast727_loc_rea_reg_1209(3),
      I3 => \t_V_reg_421_reg_n_0_[3]\,
      O => tmp_21_i_i_fu_482_p2_carry_i_7_n_0
    );
tmp_21_i_i_fu_482_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(0),
      I1 => rows_cast727_loc_rea_reg_1209(0),
      I2 => rows_cast727_loc_rea_reg_1209(1),
      I3 => \^t_v_reg_421_reg[10]_0\(1),
      O => tmp_21_i_i_fu_482_p2_carry_i_8_n_0
    );
\tmp_21_i_i_reg_1266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_assign_4_1_i_i_reg_12890,
      D => tmp_21_i_i_fu_482_p2,
      Q => tmp_21_i_i_reg_1266,
      R => '0'
    );
\tmp_24_reg_1329[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA6A5A6"
    )
        port map (
      I0 => p_neg393_i_cast_loc_r_reg_1215(0),
      I1 => \SRL_SIG_reg[0]_3\(0),
      I2 => p_0_in,
      I3 => tmp_104_i_i_reg_1284,
      I4 => \^t_v_reg_421_reg[10]_0\(0),
      O => row_assign_7_i_i_fu_658_p20_out(0)
    );
\tmp_24_reg_1329[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000704FFFFF8FB"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(0),
      I1 => tmp_104_i_i_reg_1284,
      I2 => p_0_in,
      I3 => \SRL_SIG_reg[0]_3\(0),
      I4 => p_neg393_i_cast_loc_r_reg_1215(0),
      I5 => \tmp_24_reg_1329[1]_i_2_n_0\,
      O => row_assign_7_i_i_fu_658_p20_out(1)
    );
\tmp_24_reg_1329[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A59555955595A59"
    )
        port map (
      I0 => p_neg393_i_cast_loc_r_reg_1215(1),
      I1 => \SRL_SIG_reg[0]_3\(1),
      I2 => p_0_in,
      I3 => tmp_104_i_i_reg_1284,
      I4 => \^t_v_reg_421_reg[10]_0\(1),
      I5 => \^t_v_reg_421_reg[10]_0\(0),
      O => \tmp_24_reg_1329[1]_i_2_n_0\
    );
\tmp_24_reg_1329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_7_1_t_i_i_reg_13340,
      D => row_assign_7_i_i_fu_658_p20_out(0),
      Q => tmp_24_reg_1329(0),
      R => '0'
    );
\tmp_24_reg_1329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_7_1_t_i_i_reg_13340,
      D => row_assign_7_i_i_fu_658_p20_out(1),
      Q => tmp_24_reg_1329(1),
      R => '0'
    );
tmp_28_i_i_fu_776_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_28_i_i_fu_776_p2_carry_n_0,
      CO(2) => tmp_28_i_i_fu_776_p2_carry_n_1,
      CO(1) => tmp_28_i_i_fu_776_p2_carry_n_2,
      CO(0) => tmp_28_i_i_fu_776_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_28_i_i_fu_776_p2_carry_i_1_n_0,
      DI(2) => tmp_28_i_i_fu_776_p2_carry_i_2_n_0,
      DI(1) => tmp_28_i_i_fu_776_p2_carry_i_3_n_0,
      DI(0) => DI(0),
      O(3 downto 0) => NLW_tmp_28_i_i_fu_776_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_28_i_i_fu_776_p2_carry_i_5_n_0,
      S(2) => tmp_28_i_i_fu_776_p2_carry_i_6_n_0,
      S(1) => tmp_28_i_i_fu_776_p2_carry_i_7_n_0,
      S(0) => tmp_28_i_i_fu_776_p2_carry_i_8_n_0
    );
\tmp_28_i_i_fu_776_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_28_i_i_fu_776_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_28_i_i_fu_776_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_28_i_i_fu_776_p2,
      CO(0) => \tmp_28_i_i_fu_776_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_28_i_i_fu_776_p2_carry__0_i_1_n_0\,
      DI(0) => \or_cond_i_i_i_i_reg_1363_reg[0]_0\(0),
      O(3 downto 0) => \NLW_tmp_28_i_i_fu_776_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \tmp_28_i_i_fu_776_p2_carry__0_i_4_n_0\
    );
\tmp_28_i_i_fu_776_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D04"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[10]_0\(2),
      I1 => \^t_v_1_reg_433_reg[6]_0\,
      I2 => \tmp_28_i_i_fu_776_p2_carry__0_0\(11),
      I3 => \tmp_28_i_i_fu_776_p2_carry__0_0\(10),
      O => \tmp_28_i_i_fu_776_p2_carry__0_i_1_n_0\
    );
\tmp_28_i_i_fu_776_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[9]_0\,
      I1 => \tmp_28_i_i_fu_776_p2_carry__0_0\(9),
      I2 => \^t_v_1_reg_433_reg[8]_0\,
      I3 => \tmp_28_i_i_fu_776_p2_carry__0_0\(8),
      O => \tmp_28_i_i_fu_776_p2_carry__0_i_4_n_0\
    );
\tmp_28_i_i_fu_776_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555655555555"
    )
        port map (
      I0 => t_V_1_reg_433_reg(9),
      I1 => t_V_1_reg_433_reg(6),
      I2 => t_V_1_reg_433_reg(5),
      I3 => t_V_1_reg_433_reg(8),
      I4 => t_V_1_reg_433_reg(7),
      I5 => \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\,
      O => \^t_v_1_reg_433_reg[9]_0\
    );
\tmp_28_i_i_fu_776_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555655"
    )
        port map (
      I0 => t_V_1_reg_433_reg(8),
      I1 => t_V_1_reg_433_reg(6),
      I2 => t_V_1_reg_433_reg(5),
      I3 => \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\,
      I4 => t_V_1_reg_433_reg(7),
      O => \^t_v_1_reg_433_reg[8]_0\
    );
tmp_28_i_i_fu_776_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22BCBB0200A8AA"
    )
        port map (
      I0 => \tmp_28_i_i_fu_776_p2_carry__0_0\(7),
      I1 => t_V_1_reg_433_reg(6),
      I2 => t_V_1_reg_433_reg(5),
      I3 => \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\,
      I4 => t_V_1_reg_433_reg(7),
      I5 => \tmp_28_i_i_fu_776_p2_carry__0_0\(6),
      O => tmp_28_i_i_fu_776_p2_carry_i_1_n_0
    );
tmp_28_i_i_fu_776_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2AAFBC0002AAA8"
    )
        port map (
      I0 => \tmp_28_i_i_fu_776_p2_carry__0_0\(5),
      I1 => tmp_28_i_i_fu_776_p2_carry_i_9_n_0,
      I2 => t_V_1_reg_433_reg(4),
      I3 => t_V_1_reg_433_reg(3),
      I4 => t_V_1_reg_433_reg(5),
      I5 => \tmp_28_i_i_fu_776_p2_carry__0_0\(4),
      O => tmp_28_i_i_fu_776_p2_carry_i_2_n_0
    );
tmp_28_i_i_fu_776_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222ABBBC0002AAA8"
    )
        port map (
      I0 => \tmp_28_i_i_fu_776_p2_carry__0_0\(3),
      I1 => t_V_1_reg_433_reg(2),
      I2 => \^t_v_1_reg_433_reg[10]_0\(1),
      I3 => \^t_v_1_reg_433_reg[10]_0\(0),
      I4 => t_V_1_reg_433_reg(3),
      I5 => \tmp_28_i_i_fu_776_p2_carry__0_0\(2),
      O => tmp_28_i_i_fu_776_p2_carry_i_3_n_0
    );
tmp_28_i_i_fu_776_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090069009099009"
    )
        port map (
      I0 => t_V_1_reg_433_reg(7),
      I1 => \tmp_28_i_i_fu_776_p2_carry__0_0\(7),
      I2 => t_V_1_reg_433_reg(6),
      I3 => \ImagLoc_x_cast_reg_1358[9]_i_2_n_0\,
      I4 => t_V_1_reg_433_reg(5),
      I5 => \tmp_28_i_i_fu_776_p2_carry__0_0\(6),
      O => tmp_28_i_i_fu_776_p2_carry_i_5_n_0
    );
tmp_28_i_i_fu_776_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => t_V_1_reg_433_reg(5),
      I1 => \tmp_28_i_i_fu_776_p2_carry__0_0\(5),
      I2 => t_V_1_reg_433_reg(4),
      I3 => tmp_28_i_i_fu_776_p2_carry_i_9_n_0,
      I4 => t_V_1_reg_433_reg(3),
      I5 => \tmp_28_i_i_fu_776_p2_carry__0_0\(4),
      O => tmp_28_i_i_fu_776_p2_carry_i_6_n_0
    );
tmp_28_i_i_fu_776_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => t_V_1_reg_433_reg(3),
      I1 => \tmp_28_i_i_fu_776_p2_carry__0_0\(3),
      I2 => t_V_1_reg_433_reg(2),
      I3 => \^t_v_1_reg_433_reg[10]_0\(1),
      I4 => \^t_v_1_reg_433_reg[10]_0\(0),
      I5 => \tmp_28_i_i_fu_776_p2_carry__0_0\(2),
      O => tmp_28_i_i_fu_776_p2_carry_i_7_n_0
    );
tmp_28_i_i_fu_776_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => \^t_v_1_reg_433_reg[10]_0\(1),
      I1 => \tmp_28_i_i_fu_776_p2_carry__0_0\(1),
      I2 => \tmp_28_i_i_fu_776_p2_carry__0_0\(0),
      I3 => \^t_v_1_reg_433_reg[10]_0\(0),
      O => tmp_28_i_i_fu_776_p2_carry_i_8_n_0
    );
tmp_28_i_i_fu_776_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => t_V_1_reg_433_reg(2),
      I1 => \^t_v_1_reg_433_reg[10]_0\(1),
      I2 => \^t_v_1_reg_433_reg[10]_0\(0),
      O => tmp_28_i_i_fu_776_p2_carry_i_9_n_0
    );
\tmp_35_not_i_i_reg_1311[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => tmp_21_i_i_reg_1266,
      I1 => ap_CS_fsm_state3,
      I2 => tmp_35_not_i_i_reg_1311,
      O => \tmp_35_not_i_i_reg_1311[0]_i_1_n_0\
    );
\tmp_35_not_i_i_reg_1311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_35_not_i_i_reg_1311[0]_i_1_n_0\,
      Q => tmp_35_not_i_i_reg_1311,
      R => '0'
    );
\tmp_76_2_i_i_reg_1325[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E2"
    )
        port map (
      I0 => \tmp_76_2_i_i_reg_1325_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state3,
      I2 => \^t_v_reg_421_reg[10]_0\(0),
      I3 => \p_assign_4_1_i_i_reg_1289[11]_i_2_n_0\,
      O => \tmp_76_2_i_i_reg_1325[0]_i_1_n_0\
    );
\tmp_76_2_i_i_reg_1325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_76_2_i_i_reg_1325[0]_i_1_n_0\,
      Q => \tmp_76_2_i_i_reg_1325_reg_n_0_[0]\,
      R => '0'
    );
\tmp_76_i_i_reg_1321[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03AA"
    )
        port map (
      I0 => \tmp_76_i_i_reg_1321_reg_n_0_[0]\,
      I1 => \^t_v_reg_421_reg[10]_0\(0),
      I2 => \p_assign_4_1_i_i_reg_1289[11]_i_2_n_0\,
      I3 => ap_CS_fsm_state3,
      O => \tmp_76_i_i_reg_1321[0]_i_1_n_0\
    );
\tmp_76_i_i_reg_1321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_76_i_i_reg_1321[0]_i_1_n_0\,
      Q => \tmp_76_i_i_reg_1321_reg_n_0_[0]\,
      R => '0'
    );
\tmp_7_reg_1491[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(0),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(0),
      I3 => switch_loc_read_reg_1230,
      I4 => tmp_124_2_2_i_i_fu_1118_p2_carry_n_0,
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(0),
      O => tmp_7_fu_1130_p3(0)
    );
\tmp_7_reg_1491[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(1),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(1),
      I3 => switch_loc_read_reg_1230,
      I4 => tmp_124_2_2_i_i_fu_1118_p2_carry_n_0,
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(1),
      O => tmp_7_fu_1130_p3(1)
    );
\tmp_7_reg_1491[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(2),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(2),
      I3 => switch_loc_read_reg_1230,
      I4 => tmp_124_2_2_i_i_fu_1118_p2_carry_n_0,
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(2),
      O => tmp_7_fu_1130_p3(2)
    );
\tmp_7_reg_1491[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(3),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(3),
      I3 => switch_loc_read_reg_1230,
      I4 => tmp_124_2_2_i_i_fu_1118_p2_carry_n_0,
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(3),
      O => tmp_7_fu_1130_p3(3)
    );
\tmp_7_reg_1491[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(4),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(4),
      I3 => switch_loc_read_reg_1230,
      I4 => tmp_124_2_2_i_i_fu_1118_p2_carry_n_0,
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(4),
      O => tmp_7_fu_1130_p3(4)
    );
\tmp_7_reg_1491[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(5),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(5),
      I3 => switch_loc_read_reg_1230,
      I4 => tmp_124_2_2_i_i_fu_1118_p2_carry_n_0,
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(5),
      O => tmp_7_fu_1130_p3(5)
    );
\tmp_7_reg_1491[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(6),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(6),
      I3 => switch_loc_read_reg_1230,
      I4 => tmp_124_2_2_i_i_fu_1118_p2_carry_n_0,
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(6),
      O => tmp_7_fu_1130_p3(6)
    );
\tmp_7_reg_1491[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375,
      I1 => k_buf_0_val_5_U_n_13,
      O => tmp_7_reg_14910
    );
\tmp_7_reg_1491[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => src_kernel_win_0_va_12_reg_1476(7),
      I1 => tmp_124_2_1_i_i_reg_1486,
      I2 => p_059_i_2_2_i_i_reg_1481(7),
      I3 => switch_loc_read_reg_1230,
      I4 => tmp_124_2_2_i_i_fu_1118_p2_carry_n_0,
      I5 => ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421(7),
      O => tmp_7_fu_1130_p3(7)
    );
\tmp_7_reg_1491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_14910,
      D => tmp_7_fu_1130_p3(0),
      Q => \tmp_7_reg_1491_reg[7]_0\(0),
      R => '0'
    );
\tmp_7_reg_1491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_14910,
      D => tmp_7_fu_1130_p3(1),
      Q => \tmp_7_reg_1491_reg[7]_0\(1),
      R => '0'
    );
\tmp_7_reg_1491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_14910,
      D => tmp_7_fu_1130_p3(2),
      Q => \tmp_7_reg_1491_reg[7]_0\(2),
      R => '0'
    );
\tmp_7_reg_1491_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_14910,
      D => tmp_7_fu_1130_p3(3),
      Q => \tmp_7_reg_1491_reg[7]_0\(3),
      R => '0'
    );
\tmp_7_reg_1491_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_14910,
      D => tmp_7_fu_1130_p3(4),
      Q => \tmp_7_reg_1491_reg[7]_0\(4),
      R => '0'
    );
\tmp_7_reg_1491_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_14910,
      D => tmp_7_fu_1130_p3(5),
      Q => \tmp_7_reg_1491_reg[7]_0\(5),
      R => '0'
    );
\tmp_7_reg_1491_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_14910,
      D => tmp_7_fu_1130_p3(6),
      Q => \tmp_7_reg_1491_reg[7]_0\(6),
      R => '0'
    );
\tmp_7_reg_1491_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_14910,
      D => tmp_7_fu_1130_p3(7),
      Q => \tmp_7_reg_1491_reg[7]_0\(7),
      R => '0'
    );
tmp_99_i_i_fu_487_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_99_i_i_fu_487_p2_carry_n_0,
      CO(2) => tmp_99_i_i_fu_487_p2_carry_n_1,
      CO(1) => tmp_99_i_i_fu_487_p2_carry_n_2,
      CO(0) => tmp_99_i_i_fu_487_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_99_i_i_fu_487_p2_carry_i_1_n_0,
      DI(2) => tmp_99_i_i_fu_487_p2_carry_i_2_n_0,
      DI(1) => tmp_99_i_i_fu_487_p2_carry_i_3_n_0,
      DI(0) => tmp_99_i_i_fu_487_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_99_i_i_fu_487_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_99_i_i_fu_487_p2_carry_i_5_n_0,
      S(2) => tmp_99_i_i_fu_487_p2_carry_i_6_n_0,
      S(1) => tmp_99_i_i_fu_487_p2_carry_i_7_n_0,
      S(0) => tmp_99_i_i_fu_487_p2_carry_i_8_n_0
    );
\tmp_99_i_i_fu_487_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_99_i_i_fu_487_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_99_i_i_fu_487_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_99_i_i_fu_487_p2,
      CO(0) => \tmp_99_i_i_fu_487_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_99_i_i_fu_487_p2_carry__0_i_1_n_0\,
      DI(0) => \tmp_99_i_i_fu_487_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_99_i_i_fu_487_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_99_i_i_fu_487_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_99_i_i_fu_487_p2_carry__0_i_4_n_0\
    );
\tmp_99_i_i_fu_487_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(2),
      I1 => rows_cast727_loc_rea_reg_1209(10),
      O => \tmp_99_i_i_fu_487_p2_carry__0_i_1_n_0\
    );
\tmp_99_i_i_fu_487_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[8]\,
      I1 => rows_cast727_loc_rea_reg_1209(8),
      I2 => rows_cast727_loc_rea_reg_1209(9),
      I3 => \t_V_reg_421_reg_n_0_[9]\,
      O => \tmp_99_i_i_fu_487_p2_carry__0_i_2_n_0\
    );
\tmp_99_i_i_fu_487_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rows_cast727_loc_rea_reg_1209(10),
      I1 => \^t_v_reg_421_reg[10]_0\(2),
      O => \tmp_99_i_i_fu_487_p2_carry__0_i_3_n_0\
    );
\tmp_99_i_i_fu_487_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[8]\,
      I1 => rows_cast727_loc_rea_reg_1209(8),
      I2 => rows_cast727_loc_rea_reg_1209(9),
      I3 => \t_V_reg_421_reg_n_0_[9]\,
      O => \tmp_99_i_i_fu_487_p2_carry__0_i_4_n_0\
    );
tmp_99_i_i_fu_487_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[6]\,
      I1 => rows_cast727_loc_rea_reg_1209(6),
      I2 => rows_cast727_loc_rea_reg_1209(7),
      I3 => \t_V_reg_421_reg_n_0_[7]\,
      O => tmp_99_i_i_fu_487_p2_carry_i_1_n_0
    );
tmp_99_i_i_fu_487_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[4]\,
      I1 => rows_cast727_loc_rea_reg_1209(4),
      I2 => rows_cast727_loc_rea_reg_1209(5),
      I3 => \t_V_reg_421_reg_n_0_[5]\,
      O => tmp_99_i_i_fu_487_p2_carry_i_2_n_0
    );
tmp_99_i_i_fu_487_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[2]\,
      I1 => rows_cast727_loc_rea_reg_1209(2),
      I2 => rows_cast727_loc_rea_reg_1209(3),
      I3 => \t_V_reg_421_reg_n_0_[3]\,
      O => tmp_99_i_i_fu_487_p2_carry_i_3_n_0
    );
tmp_99_i_i_fu_487_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(0),
      I1 => rows_cast727_loc_rea_reg_1209(0),
      I2 => rows_cast727_loc_rea_reg_1209(1),
      I3 => \^t_v_reg_421_reg[10]_0\(1),
      O => tmp_99_i_i_fu_487_p2_carry_i_4_n_0
    );
tmp_99_i_i_fu_487_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[6]\,
      I1 => rows_cast727_loc_rea_reg_1209(6),
      I2 => rows_cast727_loc_rea_reg_1209(7),
      I3 => \t_V_reg_421_reg_n_0_[7]\,
      O => tmp_99_i_i_fu_487_p2_carry_i_5_n_0
    );
tmp_99_i_i_fu_487_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[4]\,
      I1 => rows_cast727_loc_rea_reg_1209(4),
      I2 => rows_cast727_loc_rea_reg_1209(5),
      I3 => \t_V_reg_421_reg_n_0_[5]\,
      O => tmp_99_i_i_fu_487_p2_carry_i_6_n_0
    );
tmp_99_i_i_fu_487_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_421_reg_n_0_[2]\,
      I1 => rows_cast727_loc_rea_reg_1209(2),
      I2 => rows_cast727_loc_rea_reg_1209(3),
      I3 => \t_V_reg_421_reg_n_0_[3]\,
      O => tmp_99_i_i_fu_487_p2_carry_i_7_n_0
    );
tmp_99_i_i_fu_487_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^t_v_reg_421_reg[10]_0\(0),
      I1 => rows_cast727_loc_rea_reg_1209(0),
      I2 => rows_cast727_loc_rea_reg_1209(1),
      I3 => \^t_v_reg_421_reg[10]_0\(1),
      O => tmp_99_i_i_fu_487_p2_carry_i_8_n_0
    );
\tmp_99_i_i_reg_1271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_assign_4_1_i_i_reg_12890,
      D => tmp_99_i_i_fu_487_p2,
      Q => tmp_99_i_i_reg_1271,
      R => '0'
    );
\tmp_loc_read_reg_1204[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p_neg393_i_cast_loc_r_reg_1215_reg[0]_0\,
      I2 => rows_cast727_loc_c_empty_n,
      I3 => tmp_16_loc_c_empty_n,
      I4 => Loop_loop_height_pro_U0_ap_start,
      I5 => tmp_16_cast_loc_c_empty_n,
      O => \^shiftreg_ce\
    );
\tmp_loc_read_reg_1204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(0),
      Q => tmp_loc_read_reg_1204(0),
      R => '0'
    );
\tmp_loc_read_reg_1204_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(10),
      Q => tmp_loc_read_reg_1204(10),
      R => '0'
    );
\tmp_loc_read_reg_1204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(1),
      Q => tmp_loc_read_reg_1204(1),
      R => '0'
    );
\tmp_loc_read_reg_1204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(2),
      Q => tmp_loc_read_reg_1204(2),
      R => '0'
    );
\tmp_loc_read_reg_1204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(3),
      Q => tmp_loc_read_reg_1204(3),
      R => '0'
    );
\tmp_loc_read_reg_1204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(4),
      Q => tmp_loc_read_reg_1204(4),
      R => '0'
    );
\tmp_loc_read_reg_1204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(5),
      Q => tmp_loc_read_reg_1204(5),
      R => '0'
    );
\tmp_loc_read_reg_1204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(6),
      Q => tmp_loc_read_reg_1204(6),
      R => '0'
    );
\tmp_loc_read_reg_1204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(7),
      Q => tmp_loc_read_reg_1204(7),
      R => '0'
    );
\tmp_loc_read_reg_1204_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(8),
      Q => tmp_loc_read_reg_1204(8),
      R => '0'
    );
\tmp_loc_read_reg_1204_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \out\(9),
      Q => tmp_loc_read_reg_1204(9),
      R => '0'
    );
\tmp_reg_1220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_reg_1220_reg[1]_0\(0),
      Q => tmp_reg_1220(0),
      R => '0'
    );
\tmp_reg_1220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \tmp_reg_1220_reg[1]_0\(1),
      Q => tmp_reg_1220(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls is
  port (
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    AXI_LITE_clk : in STD_LOGIC;
    ap_rst_n_AXI_LITE_clk : in STD_LOGIC;
    in_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_stream_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_stream_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TVALID : in STD_LOGIC;
    in_stream_TREADY : out STD_LOGIC;
    out_stream_TVALID : out STD_LOGIC;
    out_stream_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls : entity is 32;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls : entity is 6;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls : entity is 32;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls is
  signal \<const0>\ : STD_LOGIC;
  signal Block_Mat_exit406734_U0_ap_continue : STD_LOGIC;
  signal Block_Mat_exit406734_U0_ap_ready : STD_LOGIC;
  signal Block_Mat_exit406734_U0_ap_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_Mat_exit406734_U0_col_packets_out_out_din : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal Block_Mat_exit406734_U0_n_0 : STD_LOGIC;
  signal Block_Mat_exit406734_U0_n_69 : STD_LOGIC;
  signal Block_Mat_exit406734_U0_n_70 : STD_LOGIC;
  signal Block_arrayctor_loop_U0_n_1 : STD_LOGIC;
  signal Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Block_arrayctor_loop_U0_switch_out_out_din : STD_LOGIC;
  signal Block_arrayctor_loop_U0_tmp_15_out_out_din : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal Block_arrayctor_loop_U0_tmp_16_cast_out_out_din : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Block_arrayctor_loop_U0_tmp_out_out_din : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal Loop_1_proc_U0_ap_ready : STD_LOGIC;
  signal Loop_1_proc_U0_g_img_0_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_1_proc_U0_n_12 : STD_LOGIC;
  signal Loop_1_proc_U0_n_13 : STD_LOGIC;
  signal Loop_1_proc_U0_n_2 : STD_LOGIC;
  signal Loop_3_proc_U0_n_1 : STD_LOGIC;
  signal Loop_3_proc_U0_n_3 : STD_LOGIC;
  signal Loop_3_proc_U0_n_4 : STD_LOGIC;
  signal Loop_3_proc_U0_n_5 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_ap_start : STD_LOGIC;
  signal Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read : STD_LOGIC;
  signal Loop_loop_height_pro_U0_g_img_1_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_loop_height_pro_U0_n_1 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_n_10 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_n_11 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_n_12 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_n_13 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_n_14 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_n_15 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_n_16 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_n_3 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_n_4 : STD_LOGIC;
  signal Loop_loop_height_pro_U0_n_9 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 to 7 );
  signal ap_NS_fsm_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_fsm_5 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_Mat_exit406734_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_arrayctor_loop_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal channels : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal col_packets_loc_c_dout : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal col_packets_loc_c_empty_n : STD_LOGIC;
  signal col_packets_loc_c_full_n : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal erode_hls_CONTROL_BUS_s_axi_U_n_102 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_103 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_114 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_147 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_148 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_200 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_211 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_213 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_41 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_42 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_43 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_44 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_45 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_46 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_47 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_48 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_49 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_50 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_51 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_52 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_53 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_54 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_55 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_56 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_57 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_58 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_59 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_60 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_61 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_62 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_63 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_64 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_65 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_66 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_67 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_68 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_69 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_7 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_8 : STD_LOGIC;
  signal erode_hls_CONTROL_BUS_s_axi_U_n_9 : STD_LOGIC;
  signal g_img_0_data_stream_s_U_n_0 : STD_LOGIC;
  signal g_img_0_data_stream_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_img_0_data_stream_s_empty_n : STD_LOGIC;
  signal g_img_0_data_stream_s_full_n : STD_LOGIC;
  signal g_img_1_data_stream_s_U_n_0 : STD_LOGIC;
  signal g_img_1_data_stream_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_img_1_data_stream_s_empty_n : STD_LOGIC;
  signal g_img_1_data_stream_s_full_n : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal mode : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal p_neg393_i_cast_loc_c_U_n_2 : STD_LOGIC;
  signal p_neg393_i_cast_loc_c_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_neg393_i_cast_loc_c_empty_n : STD_LOGIC;
  signal p_neg393_i_cast_loc_c_full_n : STD_LOGIC;
  signal p_neg393_i_loc_c757_U_n_4 : STD_LOGIC;
  signal p_neg393_i_loc_c757_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_neg393_i_loc_c757_empty_n : STD_LOGIC;
  signal p_neg393_i_loc_c757_full_n : STD_LOGIC;
  signal p_neg393_i_loc_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_neg393_i_loc_c_empty_n : STD_LOGIC;
  signal p_neg393_i_loc_c_full_n : STD_LOGIC;
  signal packets_loc_channel_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal packets_loc_channel_empty_n : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rows_cast727_loc_c_U_n_2 : STD_LOGIC;
  signal rows_cast727_loc_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rows_cast727_loc_c_empty_n : STD_LOGIC;
  signal rows_cast727_loc_c_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal shiftReg_ce_6 : STD_LOGIC;
  signal switch_loc_c_U_n_3 : STD_LOGIC;
  signal switch_loc_c_U_n_4 : STD_LOGIC;
  signal switch_loc_c_dout : STD_LOGIC;
  signal switch_loc_c_empty_n : STD_LOGIC;
  signal switch_loc_c_full_n : STD_LOGIC;
  signal t_V_1_reg_433_reg : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \t_V_1_reg_433_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_15_loc_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_15_loc_c_empty_n : STD_LOGIC;
  signal tmp_15_loc_c_full_n : STD_LOGIC;
  signal tmp_16_cast_loc_c_U_n_2 : STD_LOGIC;
  signal tmp_16_cast_loc_c_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_16_cast_loc_c_empty_n : STD_LOGIC;
  signal tmp_16_cast_loc_c_full_n : STD_LOGIC;
  signal tmp_16_loc_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_16_loc_c_empty_n : STD_LOGIC;
  signal tmp_16_loc_c_full_n : STD_LOGIC;
  signal tmp_loc_c_U_n_5 : STD_LOGIC;
  signal tmp_loc_c_U_n_7 : STD_LOGIC;
  signal tmp_loc_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_loc_c_empty_n : STD_LOGIC;
  signal tmp_loc_c_full_n : STD_LOGIC;
begin
  s_axi_CONTROL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(0) <= \<const0>\;
Block_Mat_exit406734_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit406734_erode
     port map (
      Block_Mat_exit406734_U0_ap_continue => Block_Mat_exit406734_U0_ap_continue,
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      Q(31 downto 0) => cols(31 downto 0),
      \ap_CS_fsm_reg[0]_0\ => Block_Mat_exit406734_U0_n_69,
      \ap_CS_fsm_reg[11]_0\(1) => Block_Mat_exit406734_U0_ap_ready,
      \ap_CS_fsm_reg[11]_0\(0) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[11]_1\ => Block_Mat_exit406734_U0_n_70,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_Mat_exit406734_U0_ap_ready => ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
      buff2_reg(31 downto 0) => Block_Mat_exit406734_U0_ap_return(31 downto 0),
      buff2_reg_0(31 downto 0) => channels(31 downto 0),
      buff2_reg_1(31 downto 0) => rows(31 downto 0),
      col_packets_loc_c_full_n => col_packets_loc_c_full_n,
      \in\(30) => Block_Mat_exit406734_U0_n_0,
      \in\(29 downto 0) => Block_Mat_exit406734_U0_col_packets_out_out_din(29 downto 0),
      int_ap_idle_reg(0) => Loop_1_proc_U0_n_2,
      int_ap_idle_reg_0(0) => Loop_3_proc_U0_n_4,
      int_ap_idle_reg_1(0) => Loop_loop_height_pro_U0_n_4,
      packets_loc_channel_empty_n => packets_loc_channel_empty_n,
      sel => ap_NS_fsm(7),
      shiftReg_ce => shiftReg_ce
    );
Block_arrayctor_loop_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_arrayctor_loop
     port map (
      Block_arrayctor_loop_U0_switch_out_out_din => Block_arrayctor_loop_U0_switch_out_out_din,
      D(0) => ap_NS_fsm_5(1),
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      Q(30 downto 0) => mode(30 downto 0),
      S(3) => erode_hls_CONTROL_BUS_s_axi_U_n_65,
      S(2) => erode_hls_CONTROL_BUS_s_axi_U_n_66,
      S(1) => erode_hls_CONTROL_BUS_s_axi_U_n_67,
      S(0) => erode_hls_CONTROL_BUS_s_axi_U_n_68,
      \SRL_SIG_reg[2][0]_srl3_i_10_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_57,
      \SRL_SIG_reg[2][0]_srl3_i_10_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_58,
      \SRL_SIG_reg[2][0]_srl3_i_10_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_59,
      \SRL_SIG_reg[2][0]_srl3_i_10_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_60,
      \SRL_SIG_reg[2][0]_srl3_i_11_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_7,
      \SRL_SIG_reg[2][0]_srl3_i_11_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_8,
      \SRL_SIG_reg[2][0]_srl3_i_11_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_9,
      \SRL_SIG_reg[2][0]_srl3_i_12_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_45,
      \SRL_SIG_reg[2][0]_srl3_i_12_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_46,
      \SRL_SIG_reg[2][0]_srl3_i_12_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_47,
      \SRL_SIG_reg[2][0]_srl3_i_12_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_48,
      \SRL_SIG_reg[2][0]_srl3_i_13_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_49,
      \SRL_SIG_reg[2][0]_srl3_i_13_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_50,
      \SRL_SIG_reg[2][0]_srl3_i_13_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_51,
      \SRL_SIG_reg[2][0]_srl3_i_13_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_52,
      \SRL_SIG_reg[2][0]_srl3_i_13_1\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_41,
      \SRL_SIG_reg[2][0]_srl3_i_13_1\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_42,
      \SRL_SIG_reg[2][0]_srl3_i_13_1\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_43,
      \SRL_SIG_reg[2][0]_srl3_i_13_1\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_44,
      \SRL_SIG_reg[2][0]_srl3_i_6_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_61,
      \SRL_SIG_reg[2][0]_srl3_i_6_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_62,
      \SRL_SIG_reg[2][0]_srl3_i_6_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_63,
      \SRL_SIG_reg[2][0]_srl3_i_6_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_64,
      \SRL_SIG_reg[2][0]_srl3_i_7_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_53,
      \SRL_SIG_reg[2][0]_srl3_i_7_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_54,
      \SRL_SIG_reg[2][0]_srl3_i_7_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_55,
      \SRL_SIG_reg[2][0]_srl3_i_7_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_56,
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_0\(0) => Block_arrayctor_loop_U0_n_1,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_Block_arrayctor_loop_U0_ap_ready => ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
      shiftReg_ce => shiftReg_ce_6
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Loop_1_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc_erode
     port map (
      D(7 downto 0) => Loop_1_proc_U0_g_img_0_data_stream_0_V_din(7 downto 0),
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      Q(1) => Loop_1_proc_U0_ap_ready,
      Q(0) => Loop_1_proc_U0_n_2,
      \ap_CS_fsm_reg[5]_0\ => Loop_1_proc_U0_n_12,
      \ap_CS_fsm_reg[5]_1\ => Loop_1_proc_U0_n_13,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Loop_1_proc_U0_ap_ready_reg => ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0,
      g_img_0_data_stream_s_full_n => g_img_0_data_stream_s_full_n,
      in_stream_TDATA(31 downto 0) => in_stream_TDATA(31 downto 0),
      in_stream_TVALID => in_stream_TVALID,
      \in_stream_data_V_0_state_reg[1]_0\ => in_stream_TREADY,
      \out\(31 downto 0) => packets_loc_channel_dout(31 downto 0),
      packets_loc_channel_empty_n => packets_loc_channel_empty_n,
      shiftReg_ce => shiftReg_ce_0
    );
Loop_3_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_3_proc_erode
     port map (
      D(7 downto 0) => g_img_1_data_stream_s_dout(7 downto 0),
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      Q(10 downto 0) => rows(10 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => ap_NS_fsm_1(1),
      \ap_CS_fsm_reg[0]_1\(0) => Loop_3_proc_U0_n_4,
      \ap_CS_fsm_reg[10]_0\ => Loop_3_proc_U0_n_3,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_0 => Loop_3_proc_U0_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      col_packets_loc_c_empty_n => col_packets_loc_c_empty_n,
      g_img_1_data_stream_s_empty_n => g_img_1_data_stream_s_empty_n,
      \mOutPtr_reg[0]\ => Loop_3_proc_U0_n_1,
      \mOutPtr_reg[0]_0\ => g_img_1_data_stream_s_U_n_0,
      \out\(30 downto 0) => col_packets_loc_c_dout(30 downto 0),
      out_stream_TDATA(31 downto 0) => out_stream_TDATA(31 downto 0),
      out_stream_TLAST(0) => out_stream_TLAST(0),
      out_stream_TREADY => out_stream_TREADY,
      out_stream_TUSER(0) => out_stream_TUSER(0),
      \out_stream_last_V_1_state_reg[0]_0\ => out_stream_TVALID,
      p_neg393_i_loc_c757_empty_n => p_neg393_i_loc_c757_empty_n,
      \p_neg393_i_loc_read_reg_341_reg[10]_0\(10 downto 0) => p_neg393_i_loc_c757_dout(10 downto 0),
      shiftReg_ce => shiftReg_ce_2
    );
Loop_loop_height_pro_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_pro_erode
     port map (
      D(7 downto 0) => g_img_0_data_stream_s_dout(7 downto 0),
      DI(0) => erode_hls_CONTROL_BUS_s_axi_U_n_103,
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read => Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read,
      Q(0) => Loop_loop_height_pro_U0_n_4,
      S(0) => erode_hls_CONTROL_BUS_s_axi_U_n_102,
      \SRL_SIG_reg[0]_3\(1 downto 0) => \SRL_SIG_reg[0]_4\(1 downto 0),
      \ap_CS_fsm_reg[0]_0\ => tmp_16_cast_loc_c_U_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => Loop_loop_height_pro_U0_n_3,
      ap_rst_n_inv => ap_rst_n_inv,
      g_img_0_data_stream_s_empty_n => g_img_0_data_stream_s_empty_n,
      g_img_1_data_stream_s_full_n => g_img_1_data_stream_s_full_n,
      \mOutPtr_reg[0]\ => Loop_loop_height_pro_U0_n_1,
      \mOutPtr_reg[0]_0\ => g_img_0_data_stream_s_U_n_0,
      \or_cond_i_i_i_i_reg_1363_reg[0]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_69,
      \out\(10 downto 0) => tmp_loc_c_dout(10 downto 0),
      \p_neg393_i_cast_loc_r_reg_1215_reg[0]_0\ => p_neg393_i_loc_c757_U_n_4,
      \p_neg393_i_cast_loc_r_reg_1215_reg[1]_0\(1 downto 0) => p_neg393_i_cast_loc_c_dout(1 downto 0),
      rows_cast727_loc_c_empty_n => rows_cast727_loc_c_empty_n,
      \rows_cast727_loc_rea_reg_1209_reg[10]_0\(10 downto 0) => rows_cast727_loc_c_dout(10 downto 0),
      shiftReg_ce => shiftReg_ce_3,
      shiftReg_ce_0 => shiftReg_ce_2,
      shiftReg_ce_1 => shiftReg_ce_0,
      shiftReg_ce_2 => shiftReg_ce_6,
      switch_loc_c_dout => switch_loc_c_dout,
      \t_V_1_reg_433_reg[10]_0\(2) => t_V_1_reg_433_reg(10),
      \t_V_1_reg_433_reg[10]_0\(1) => t_V_1_reg_433_reg(1),
      \t_V_1_reg_433_reg[10]_0\(0) => \t_V_1_reg_433_reg__0\(0),
      \t_V_1_reg_433_reg[6]_0\ => Loop_loop_height_pro_U0_n_11,
      \t_V_1_reg_433_reg[8]_0\ => Loop_loop_height_pro_U0_n_10,
      \t_V_1_reg_433_reg[9]_0\ => Loop_loop_height_pro_U0_n_9,
      \t_V_reg_421_reg[10]_0\(2) => Loop_loop_height_pro_U0_n_12,
      \t_V_reg_421_reg[10]_0\(1) => Loop_loop_height_pro_U0_n_13,
      \t_V_reg_421_reg[10]_0\(0) => Loop_loop_height_pro_U0_n_14,
      \t_V_reg_421_reg[7]_0\ => Loop_loop_height_pro_U0_n_16,
      \t_V_reg_421_reg[8]_0\ => Loop_loop_height_pro_U0_n_15,
      \tmp_104_1_i_i_reg_1295_reg[0]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_114,
      \tmp_104_1_i_i_reg_1295_reg[0]_1\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_213,
      \tmp_104_1_i_i_reg_1295_reg[0]_2\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_148,
      \tmp_104_2_i_i_reg_1306_reg[0]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_147,
      \tmp_104_2_i_i_reg_1306_reg[0]_1\(11 downto 0) => rows(11 downto 0),
      \tmp_15_loc_read_reg_1199_reg[10]_0\(10 downto 0) => tmp_15_loc_c_dout(10 downto 0),
      tmp_16_cast_loc_c_empty_n => tmp_16_cast_loc_c_empty_n,
      tmp_16_loc_c_empty_n => tmp_16_loc_c_empty_n,
      \tmp_16_loc_read_reg_1225_reg[10]_0\(10 downto 0) => tmp_16_loc_c_dout(10 downto 0),
      \tmp_28_i_i_fu_776_p2_carry__0_0\(11 downto 0) => cols(11 downto 0),
      \tmp_7_reg_1491_reg[7]_0\(7 downto 0) => Loop_loop_height_pro_U0_g_img_1_data_stream_0_V_din(7 downto 0),
      \tmp_reg_1220_reg[1]_0\(1 downto 0) => tmp_16_cast_loc_c_dout(1 downto 0)
    );
ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_Mat_exit406734_U0_n_70,
      Q => ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => tmp_loc_c_U_n_7,
      Q => ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_Loop_1_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Loop_1_proc_U0_n_13,
      Q => ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0,
      R => '0'
    );
col_packets_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      col_packets_loc_c_empty_n => col_packets_loc_c_empty_n,
      col_packets_loc_c_full_n => col_packets_loc_c_full_n,
      \in\(30) => Block_Mat_exit406734_U0_n_0,
      \in\(29 downto 0) => Block_Mat_exit406734_U0_col_packets_out_out_din(29 downto 0),
      \mOutPtr_reg[2]_0\(0) => ap_CS_fsm_state7,
      \mOutPtr_reg[2]_1\(0) => ap_NS_fsm_1(1),
      \out\(30 downto 0) => col_packets_loc_c_dout(30 downto 0),
      sel => ap_NS_fsm(7)
    );
erode_hls_CONTROL_BUS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls_CONTROL_BUS_s_axi
     port map (
      AXI_LITE_clk => AXI_LITE_clk,
      DI(0) => erode_hls_CONTROL_BUS_s_axi_U_n_103,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CONTROL_BUS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CONTROL_BUS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CONTROL_BUS_WREADY,
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      Q(30 downto 0) => mode(30 downto 0),
      S(3) => erode_hls_CONTROL_BUS_s_axi_U_n_65,
      S(2) => erode_hls_CONTROL_BUS_s_axi_U_n_66,
      S(1) => erode_hls_CONTROL_BUS_s_axi_U_n_67,
      S(0) => erode_hls_CONTROL_BUS_s_axi_U_n_68,
      ap_clk => ap_clk,
      ap_rst_n_AXI_LITE_clk => ap_rst_n_AXI_LITE_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_arrayctor_loop_U0_ap_ready => ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
      \in\(9 downto 0) => Block_arrayctor_loop_U0_tmp_out_out_din(10 downto 1),
      int_ap_idle_reg_0(0) => Block_arrayctor_loop_U0_n_1,
      int_ap_idle_reg_1 => Block_Mat_exit406734_U0_n_69,
      \int_channels_reg[31]_0\(31 downto 0) => channels(31 downto 0),
      \int_cols_reg[10]_0\(10 downto 2) => Block_arrayctor_loop_U0_tmp_16_cast_out_out_din(10 downto 2),
      \int_cols_reg[10]_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_200,
      \int_cols_reg[10]_0\(0) => Block_arrayctor_loop_U0_tmp_16_cast_out_out_din(0),
      \int_cols_reg[11]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_102,
      \int_cols_reg[31]_0\(31 downto 0) => cols(31 downto 0),
      \int_cols_reg[9]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_69,
      \int_isr_reg[0]_0\ => Loop_3_proc_U0_n_3,
      \int_mode_reg[12]_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_57,
      \int_mode_reg[12]_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_58,
      \int_mode_reg[12]_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_59,
      \int_mode_reg[12]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_60,
      \int_mode_reg[16]_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_53,
      \int_mode_reg[16]_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_54,
      \int_mode_reg[16]_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_55,
      \int_mode_reg[16]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_56,
      \int_mode_reg[20]_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_49,
      \int_mode_reg[20]_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_50,
      \int_mode_reg[20]_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_51,
      \int_mode_reg[20]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_52,
      \int_mode_reg[24]_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_45,
      \int_mode_reg[24]_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_46,
      \int_mode_reg[24]_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_47,
      \int_mode_reg[24]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_48,
      \int_mode_reg[28]_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_41,
      \int_mode_reg[28]_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_42,
      \int_mode_reg[28]_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_43,
      \int_mode_reg[28]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_44,
      \int_mode_reg[31]_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_7,
      \int_mode_reg[31]_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_8,
      \int_mode_reg[31]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_9,
      \int_mode_reg[8]_0\(3) => erode_hls_CONTROL_BUS_s_axi_U_n_61,
      \int_mode_reg[8]_0\(2) => erode_hls_CONTROL_BUS_s_axi_U_n_62,
      \int_mode_reg[8]_0\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_63,
      \int_mode_reg[8]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_64,
      \int_rows_reg[10]_0\(9 downto 0) => Block_arrayctor_loop_U0_tmp_15_out_out_din(10 downto 1),
      \int_rows_reg[10]_1\(10 downto 2) => Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din(10 downto 2),
      \int_rows_reg[10]_1\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_211,
      \int_rows_reg[10]_1\(0) => Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din(0),
      \int_rows_reg[11]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_147,
      \int_rows_reg[11]_1\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_148,
      \int_rows_reg[11]_2\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_213,
      \int_rows_reg[1]_0\(0) => erode_hls_CONTROL_BUS_s_axi_U_n_114,
      \int_rows_reg[31]_0\(31 downto 0) => rows(31 downto 0),
      interrupt => interrupt,
      s_axi_CONTROL_BUS_ARADDR(5 downto 0) => s_axi_CONTROL_BUS_ARADDR(5 downto 0),
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(5 downto 0) => s_axi_CONTROL_BUS_AWADDR(5 downto 0),
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID,
      \tmp_104_1_i_i_reg_1295_reg[0]\ => Loop_loop_height_pro_U0_n_16,
      \tmp_104_2_i_i_reg_1306_reg[0]\(2) => Loop_loop_height_pro_U0_n_12,
      \tmp_104_2_i_i_reg_1306_reg[0]\(1) => Loop_loop_height_pro_U0_n_13,
      \tmp_104_2_i_i_reg_1306_reg[0]\(0) => Loop_loop_height_pro_U0_n_14,
      \tmp_104_2_i_i_reg_1306_reg[0]_0\ => Loop_loop_height_pro_U0_n_15,
      \tmp_28_i_i_fu_776_p2_carry__0\ => Loop_loop_height_pro_U0_n_9,
      \tmp_28_i_i_fu_776_p2_carry__0_0\ => Loop_loop_height_pro_U0_n_10,
      \tmp_28_i_i_fu_776_p2_carry__0_1\(2) => t_V_1_reg_433_reg(10),
      \tmp_28_i_i_fu_776_p2_carry__0_1\(1) => t_V_1_reg_433_reg(1),
      \tmp_28_i_i_fu_776_p2_carry__0_1\(0) => \t_V_1_reg_433_reg__0\(0),
      \tmp_28_i_i_fu_776_p2_carry__0_2\ => Loop_loop_height_pro_U0_n_11
    );
g_img_0_data_stream_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A
     port map (
      D(7 downto 0) => g_img_0_data_stream_s_dout(7 downto 0),
      Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read => Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read,
      \SRL_SIG_reg[0][7]\(7 downto 0) => Loop_1_proc_U0_g_img_0_data_stream_0_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      g_img_0_data_stream_s_empty_n => g_img_0_data_stream_s_empty_n,
      g_img_0_data_stream_s_full_n => g_img_0_data_stream_s_full_n,
      \mOutPtr_reg[0]_0\ => g_img_0_data_stream_s_U_n_0,
      \mOutPtr_reg[0]_1\ => Loop_loop_height_pro_U0_n_1,
      shiftReg_ce => shiftReg_ce_0
    );
g_img_1_data_stream_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0
     port map (
      D(7 downto 0) => g_img_1_data_stream_s_dout(7 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => Loop_loop_height_pro_U0_g_img_1_data_stream_0_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      g_img_1_data_stream_s_empty_n => g_img_1_data_stream_s_empty_n,
      g_img_1_data_stream_s_full_n => g_img_1_data_stream_s_full_n,
      \mOutPtr_reg[0]_0\ => g_img_1_data_stream_s_U_n_0,
      \mOutPtr_reg[0]_1\ => Loop_3_proc_U0_n_1,
      \mOutPtr_reg[1]_0\ => Loop_3_proc_U0_n_5,
      shiftReg_ce => shiftReg_ce_2
    );
p_neg393_i_cast_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A
     port map (
      E(0) => tmp_loc_c_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_211,
      \in\(0) => Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din(0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_full_n_reg_0 => p_neg393_i_cast_loc_c_U_n_2,
      internal_full_n_reg_1 => Loop_loop_height_pro_U0_n_3,
      \mOutPtr[2]_i_3\(0) => ap_CS_fsm_state2,
      \mOutPtr_reg[2]_0\ => switch_loc_c_U_n_4,
      \out\(1 downto 0) => p_neg393_i_cast_loc_c_dout(1 downto 0),
      p_neg393_i_cast_loc_c_empty_n => p_neg393_i_cast_loc_c_empty_n,
      p_neg393_i_cast_loc_c_full_n => p_neg393_i_cast_loc_c_full_n,
      p_neg393_i_loc_c_full_n => p_neg393_i_loc_c_full_n,
      rows_cast727_loc_c_full_n => rows_cast727_loc_c_full_n,
      shiftReg_ce => shiftReg_ce_3,
      shiftReg_ce_0 => shiftReg_ce_6,
      switch_loc_c_full_n => switch_loc_c_full_n,
      tmp_15_loc_c_full_n => tmp_15_loc_c_full_n,
      tmp_16_cast_loc_c_full_n => tmp_16_cast_loc_c_full_n,
      tmp_16_loc_c_full_n => tmp_16_loc_c_full_n,
      tmp_loc_c_full_n => tmp_loc_c_full_n
    );
p_neg393_i_loc_c757_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A
     port map (
      D(1 downto 0) => \SRL_SIG_reg[0]_4\(1 downto 0),
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      \SRL_SIG_reg[0][10]\(10 downto 0) => p_neg393_i_loc_c757_dout(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      col_packets_loc_c_empty_n => col_packets_loc_c_empty_n,
      internal_full_n_reg_0 => p_neg393_i_loc_c757_U_n_4,
      \mOutPtr_reg[0]_0\(0) => Loop_3_proc_U0_n_4,
      \mOutPtr_reg[1]_0\(0) => ap_NS_fsm_1(1),
      \out\(10 downto 0) => p_neg393_i_loc_c_dout(10 downto 0),
      p_neg393_i_cast_loc_c_empty_n => p_neg393_i_cast_loc_c_empty_n,
      p_neg393_i_loc_c757_empty_n => p_neg393_i_loc_c757_empty_n,
      p_neg393_i_loc_c757_full_n => p_neg393_i_loc_c757_full_n,
      p_neg393_i_loc_c_empty_n => p_neg393_i_loc_c_empty_n,
      shiftReg_ce => shiftReg_ce_3,
      switch_loc_c_empty_n => switch_loc_c_empty_n,
      tmp_15_loc_c_empty_n => tmp_15_loc_c_empty_n,
      tmp_loc_c_empty_n => tmp_loc_c_empty_n
    );
p_neg393_i_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_1
     port map (
      E(0) => tmp_loc_c_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(10 downto 2) => Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din(10 downto 2),
      \in\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_211,
      \in\(0) => Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din(0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_full_n_reg_0 => Loop_loop_height_pro_U0_n_3,
      \mOutPtr_reg[2]_0\ => switch_loc_c_U_n_4,
      \out\(10 downto 0) => p_neg393_i_loc_c_dout(10 downto 0),
      p_neg393_i_loc_c_empty_n => p_neg393_i_loc_c_empty_n,
      p_neg393_i_loc_c_full_n => p_neg393_i_loc_c_full_n,
      shiftReg_ce => shiftReg_ce_3,
      shiftReg_ce_0 => shiftReg_ce_6
    );
packets_loc_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A
     port map (
      Block_Mat_exit406734_U0_ap_continue => Block_Mat_exit406734_U0_ap_continue,
      Q(0) => Loop_1_proc_U0_ap_ready,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => Block_Mat_exit406734_U0_ap_return(31 downto 0),
      internal_full_n_reg_0 => Loop_1_proc_U0_n_12,
      \mOutPtr_reg[0]_0\(0) => Block_Mat_exit406734_U0_ap_ready,
      \out\(31 downto 0) => packets_loc_channel_dout(31 downto 0),
      packets_loc_channel_empty_n => packets_loc_channel_empty_n,
      shiftReg_ce => shiftReg_ce
    );
rows_cast727_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_2
     port map (
      E(0) => tmp_loc_c_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg_0 => rows_cast727_loc_c_U_n_2,
      internal_full_n_reg_0 => Loop_loop_height_pro_U0_n_3,
      \mOutPtr_reg[2]_0\ => switch_loc_c_U_n_4,
      \out\(10 downto 0) => rows_cast727_loc_c_dout(10 downto 0),
      p_neg393_i_loc_c_empty_n => p_neg393_i_loc_c_empty_n,
      rows_cast727_loc_c_empty_n => rows_cast727_loc_c_empty_n,
      rows_cast727_loc_c_full_n => rows_cast727_loc_c_full_n,
      \rows_cast727_loc_rea_reg_1209_reg[10]\(10 downto 0) => rows(10 downto 0),
      shiftReg_ce => shiftReg_ce_3,
      shiftReg_ce_0 => shiftReg_ce_6,
      tmp_15_loc_c_empty_n => tmp_15_loc_c_empty_n,
      tmp_loc_c_empty_n => tmp_loc_c_empty_n
    );
switch_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A
     port map (
      Block_arrayctor_loop_U0_switch_out_out_din => Block_arrayctor_loop_U0_switch_out_out_din,
      E(0) => tmp_loc_c_U_n_5,
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      Q(0) => Loop_loop_height_pro_U0_n_4,
      \SRL_SIG_reg[2][0]_srl3_i_1\(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n4_out => internal_empty_n4_out,
      internal_full_n_reg_0 => switch_loc_c_U_n_3,
      internal_full_n_reg_1 => switch_loc_c_U_n_4,
      internal_full_n_reg_2 => Loop_loop_height_pro_U0_n_3,
      \mOutPtr[2]_i_3_0\ => rows_cast727_loc_c_U_n_2,
      \mOutPtr_reg[2]_0\ => p_neg393_i_cast_loc_c_U_n_2,
      p_neg393_i_cast_loc_c_empty_n => p_neg393_i_cast_loc_c_empty_n,
      p_neg393_i_loc_c757_full_n => p_neg393_i_loc_c757_full_n,
      p_neg393_i_loc_c_full_n => p_neg393_i_loc_c_full_n,
      rows_cast727_loc_c_full_n => rows_cast727_loc_c_full_n,
      shiftReg_ce => shiftReg_ce_6,
      shiftReg_ce_0 => shiftReg_ce_3,
      switch_loc_c_dout => switch_loc_c_dout,
      switch_loc_c_empty_n => switch_loc_c_empty_n,
      switch_loc_c_full_n => switch_loc_c_full_n,
      tmp_15_loc_c_full_n => tmp_15_loc_c_full_n,
      tmp_16_cast_loc_c_empty_n => tmp_16_cast_loc_c_empty_n,
      tmp_16_loc_c_empty_n => tmp_16_loc_c_empty_n,
      tmp_16_loc_c_full_n => tmp_16_loc_c_full_n
    );
tmp_15_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_3
     port map (
      E(0) => tmp_loc_c_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(9 downto 0) => Block_arrayctor_loop_U0_tmp_15_out_out_din(10 downto 1),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_full_n_reg_0 => Loop_loop_height_pro_U0_n_3,
      \mOutPtr_reg[2]_0\ => switch_loc_c_U_n_4,
      \out\(10 downto 0) => tmp_15_loc_c_dout(10 downto 0),
      shiftReg_ce => shiftReg_ce_3,
      shiftReg_ce_0 => shiftReg_ce_6,
      tmp_15_loc_c_empty_n => tmp_15_loc_c_empty_n,
      tmp_15_loc_c_full_n => tmp_15_loc_c_full_n,
      \tmp_15_loc_read_reg_1199_reg[0]\(0) => rows(0)
    );
tmp_16_cast_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_4
     port map (
      E(0) => tmp_loc_c_U_n_5,
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      \ap_CS_fsm_reg[0]\ => p_neg393_i_loc_c757_U_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_200,
      \in\(0) => Block_arrayctor_loop_U0_tmp_16_cast_out_out_din(0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg_0 => tmp_16_cast_loc_c_U_n_2,
      internal_full_n_reg_0 => Loop_loop_height_pro_U0_n_3,
      \mOutPtr_reg[2]_0\ => switch_loc_c_U_n_4,
      \out\(1 downto 0) => tmp_16_cast_loc_c_dout(1 downto 0),
      rows_cast727_loc_c_empty_n => rows_cast727_loc_c_empty_n,
      shiftReg_ce => shiftReg_ce_3,
      shiftReg_ce_0 => shiftReg_ce_6,
      tmp_16_cast_loc_c_empty_n => tmp_16_cast_loc_c_empty_n,
      tmp_16_cast_loc_c_full_n => tmp_16_cast_loc_c_full_n,
      tmp_16_loc_c_empty_n => tmp_16_loc_c_empty_n
    );
tmp_16_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_5
     port map (
      E(0) => tmp_loc_c_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(10 downto 2) => Block_arrayctor_loop_U0_tmp_16_cast_out_out_din(10 downto 2),
      \in\(1) => erode_hls_CONTROL_BUS_s_axi_U_n_200,
      \in\(0) => Block_arrayctor_loop_U0_tmp_16_cast_out_out_din(0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_full_n_reg_0 => Loop_loop_height_pro_U0_n_3,
      \mOutPtr_reg[2]_0\ => switch_loc_c_U_n_4,
      \out\(10 downto 0) => tmp_16_loc_c_dout(10 downto 0),
      shiftReg_ce => shiftReg_ce_3,
      shiftReg_ce_0 => shiftReg_ce_6,
      tmp_16_loc_c_empty_n => tmp_16_loc_c_empty_n,
      tmp_16_loc_c_full_n => tmp_16_loc_c_full_n
    );
tmp_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_6
     port map (
      D(0) => ap_NS_fsm_5(1),
      E(0) => tmp_loc_c_U_n_5,
      Loop_loop_height_pro_U0_ap_start => Loop_loop_height_pro_U0_ap_start,
      Q(0) => Loop_1_proc_U0_ap_ready,
      \ap_CS_fsm_reg[1]\(0) => Block_arrayctor_loop_U0_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_Mat_exit406734_U0_ap_ready => ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
      ap_sync_reg_Block_arrayctor_loop_U0_ap_ready => ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
      ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_reg => tmp_loc_c_U_n_7,
      \in\(10 downto 1) => Block_arrayctor_loop_U0_tmp_out_out_din(10 downto 1),
      \in\(0) => cols(0),
      int_ap_ready_reg => ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0,
      int_ap_ready_reg_0(0) => Block_Mat_exit406734_U0_ap_ready,
      internal_empty_n4_out => internal_empty_n4_out,
      internal_full_n_reg_0 => Loop_loop_height_pro_U0_n_3,
      \mOutPtr_reg[2]_0\ => switch_loc_c_U_n_4,
      \out\(10 downto 0) => tmp_loc_c_dout(10 downto 0),
      p_neg393_i_cast_loc_c_full_n => p_neg393_i_cast_loc_c_full_n,
      shiftReg_ce => shiftReg_ce_6,
      shiftReg_ce_0 => shiftReg_ce_3,
      tmp_16_cast_loc_c_full_n => tmp_16_cast_loc_c_full_n,
      tmp_loc_c_empty_n => tmp_loc_c_empty_n,
      tmp_loc_c_full_n => tmp_loc_c_full_n,
      \tmp_loc_read_reg_1204_reg[0]\ => switch_loc_c_U_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    AXI_LITE_clk : in STD_LOGIC;
    ap_rst_n_AXI_LITE_clk : in STD_LOGIC;
    in_stream_TVALID : in STD_LOGIC;
    in_stream_TREADY : out STD_LOGIC;
    in_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_stream_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TVALID : out STD_LOGIC;
    out_stream_TREADY : in STD_LOGIC;
    out_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_stream_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "base_erode_hls_0_0,erode_hls,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "erode_hls,Vivado 2020.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of AXI_LITE_clk : signal is "xilinx.com:signal:clock:1.0 AXI_LITE_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of AXI_LITE_clk : signal is "XIL_INTERFACENAME AXI_LITE_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS, ASSOCIATED_RESET ap_rst_n_AXI_LITE_clk, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_stream:out_stream, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n_AXI_LITE_clk : signal is "xilinx.com:signal:reset:1.0 ap_rst_n_AXI_LITE_clk RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n_AXI_LITE_clk : signal is "XIL_INTERFACENAME ap_rst_n_AXI_LITE_clk, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 in_stream TREADY";
  attribute X_INTERFACE_INFO of in_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 in_stream TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of out_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 out_stream TREADY";
  attribute X_INTERFACE_INFO of out_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 out_stream TVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CONTROL_BUS_RREADY : signal is "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID";
  attribute X_INTERFACE_INFO of in_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 in_stream TDATA";
  attribute X_INTERFACE_INFO of in_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 in_stream TLAST";
  attribute X_INTERFACE_PARAMETER of in_stream_TLAST : signal is "XIL_INTERFACENAME in_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_stream_TUSER : signal is "xilinx.com:interface:axis:1.0 in_stream TUSER";
  attribute X_INTERFACE_INFO of out_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 out_stream TDATA";
  attribute X_INTERFACE_INFO of out_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 out_stream TLAST";
  attribute X_INTERFACE_PARAMETER of out_stream_TLAST : signal is "XIL_INTERFACENAME out_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_stream_TUSER : signal is "xilinx.com:interface:axis:1.0 out_stream TUSER";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_erode_hls
     port map (
      AXI_LITE_clk => AXI_LITE_clk,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_AXI_LITE_clk => ap_rst_n_AXI_LITE_clk,
      in_stream_TDATA(31 downto 0) => in_stream_TDATA(31 downto 0),
      in_stream_TLAST(0) => in_stream_TLAST(0),
      in_stream_TREADY => in_stream_TREADY,
      in_stream_TUSER(0) => in_stream_TUSER(0),
      in_stream_TVALID => in_stream_TVALID,
      interrupt => interrupt,
      out_stream_TDATA(31 downto 0) => out_stream_TDATA(31 downto 0),
      out_stream_TLAST(0) => out_stream_TLAST(0),
      out_stream_TREADY => out_stream_TREADY,
      out_stream_TUSER(0) => out_stream_TUSER(0),
      out_stream_TVALID => out_stream_TVALID,
      s_axi_CONTROL_BUS_ARADDR(5 downto 0) => s_axi_CONTROL_BUS_ARADDR(5 downto 0),
      s_axi_CONTROL_BUS_ARREADY => s_axi_CONTROL_BUS_ARREADY,
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(5 downto 0) => s_axi_CONTROL_BUS_AWADDR(5 downto 0),
      s_axi_CONTROL_BUS_AWREADY => s_axi_CONTROL_BUS_AWREADY,
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BRESP(1 downto 0) => s_axi_CONTROL_BUS_BRESP(1 downto 0),
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RRESP(1 downto 0) => s_axi_CONTROL_BUS_RRESP(1 downto 0),
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WREADY => s_axi_CONTROL_BUS_WREADY,
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID
    );
end STRUCTURE;
