
I2S Audio2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d510  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002ae00  0800d6a0  0800d6a0  0001d6a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080384a0  080384a0  000500f8  2**0
                  CONTENTS
  4 .ARM          00000008  080384a0  080384a0  000484a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080384a8  080384a8  000500f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080384a8  080384a8  000484a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080384ac  080384ac  000484ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f8  20000000  080384b0  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00015fd0  200000f8  080385a8  000500f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200160c8  080385a8  000560c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000500f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002105a  00000000  00000000  00050128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046d4  00000000  00000000  00071182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001678  00000000  00000000  00075858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014d8  00000000  00000000  00076ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026a71  00000000  00000000  000783a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020615  00000000  00000000  0009ee19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5845  00000000  00000000  000bf42e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00194c73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066f4  00000000  00000000  00194cc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000f8 	.word	0x200000f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d688 	.word	0x0800d688

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000fc 	.word	0x200000fc
 80001cc:	0800d688 	.word	0x0800d688

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <WM8978_Read_Reg>:
	0X0100,0X0002,0X0001,0X0001,0X0039,0X0039,0X0039,0X0039,
	0X0001,0X0001
};

uint16_t WM8978_Read_Reg(uint8_t reg)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	71fb      	strb	r3, [r7, #7]
	return WM8978_REGVAL_TBL[reg];
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	4a04      	ldr	r2, [pc, #16]	; (8000598 <WM8978_Read_Reg+0x20>)
 8000586:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800058a:	4618      	mov	r0, r3
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	20000000 	.word	0x20000000

0800059c <WM8978_Register_Wirter>:
static void DMAEx_XferM1CpltCallback(struct __DMA_HandleTypeDef *hdma);
static void DMAEx_XferErrorCallback(struct __DMA_HandleTypeDef *hdma);
HAL_StatusTypeDef HAL_I2S_Transmit_DMAEx(I2S_HandleTypeDef *hi2s, uint16_t *FirstBuffer, uint16_t *SecondBuffer, uint16_t Size);

HAL_StatusTypeDef WM8978_Register_Wirter(uint8_t reg_addr, uint16_t data)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b088      	sub	sp, #32
 80005a0:	af02      	add	r7, sp, #8
 80005a2:	4603      	mov	r3, r0
 80005a4:	460a      	mov	r2, r1
 80005a6:	71fb      	strb	r3, [r7, #7]
 80005a8:	4613      	mov	r3, r2
 80005aa:	80bb      	strh	r3, [r7, #4]
	uint8_t pData[10] =	{ 0 };
 80005ac:	2300      	movs	r3, #0
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	f107 0310 	add.w	r3, r7, #16
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	005b      	lsls	r3, r3, #1
 80005be:	b25a      	sxtb	r2, r3
 80005c0:	88bb      	ldrh	r3, [r7, #4]
 80005c2:	0a1b      	lsrs	r3, r3, #8
 80005c4:	b29b      	uxth	r3, r3
 80005c6:	b25b      	sxtb	r3, r3
 80005c8:	f003 0301 	and.w	r3, r3, #1
 80005cc:	b25b      	sxtb	r3, r3
 80005ce:	4313      	orrs	r3, r2
 80005d0:	b25b      	sxtb	r3, r3
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 80005d6:	88bb      	ldrh	r3, [r7, #4]
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	737b      	strb	r3, [r7, #13]
	WM8978_REGVAL_TBL[reg_addr]=data;	//Âç§Êã¢È∫ìÂøôÂΩïËÑõÈ∫ìÂøôËÑùÊ¢ÖËÑ∞Á¢åÁ¢åÈôÜÂç§ÊàÆÁ¢åËÑ¥
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	4909      	ldr	r1, [pc, #36]	; (8000604 <WM8978_Register_Wirter+0x68>)
 80005e0:	88ba      	ldrh	r2, [r7, #4]
 80005e2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	return HAL_I2C_Master_Transmit(&hi2c1, WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 80005e6:	f107 020c 	add.w	r2, r7, #12
 80005ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ee:	9300      	str	r3, [sp, #0]
 80005f0:	2302      	movs	r3, #2
 80005f2:	2134      	movs	r1, #52	; 0x34
 80005f4:	4804      	ldr	r0, [pc, #16]	; (8000608 <WM8978_Register_Wirter+0x6c>)
 80005f6:	f003 fa11 	bl	8003a1c <HAL_I2C_Master_Transmit>
 80005fa:	4603      	mov	r3, r0
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	3718      	adds	r7, #24
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	20000000 	.word	0x20000000
 8000608:	200005d4 	.word	0x200005d4

0800060c <WM8978_I2S_Cfg>:
static void DMAEx_XferErrorCallback(struct __DMA_HandleTypeDef *hdma)
{

}
void WM8978_I2S_Cfg(uint8_t fmt,uint8_t len)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	460a      	mov	r2, r1
 8000616:	71fb      	strb	r3, [r7, #7]
 8000618:	4613      	mov	r3, r2
 800061a:	71bb      	strb	r3, [r7, #6]
	fmt&=0X03;
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	f003 0303 	and.w	r3, r3, #3
 8000622:	71fb      	strb	r3, [r7, #7]
	len&=0X03;//ËÑßËÑºÈú≤ÁØìË∑ØÈú≤ËÑ¶ÊêÇ
 8000624:	79bb      	ldrb	r3, [r7, #6]
 8000626:	f003 0303 	and.w	r3, r3, #3
 800062a:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter(4,(fmt<<3)|(len<<5));	//R4,WM8978ÈπøÈôáËÑ≥Ê¢ÖËÑõÊã¢ËÑ¢ÈôÜËÑ°Áå´ËÑ∞ËÑô
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	00db      	lsls	r3, r3, #3
 8000630:	b21a      	sxth	r2, r3
 8000632:	79bb      	ldrb	r3, [r7, #6]
 8000634:	015b      	lsls	r3, r3, #5
 8000636:	b21b      	sxth	r3, r3
 8000638:	4313      	orrs	r3, r2
 800063a:	b21b      	sxth	r3, r3
 800063c:	b29b      	uxth	r3, r3
 800063e:	4619      	mov	r1, r3
 8000640:	2004      	movs	r0, #4
 8000642:	f7ff ffab 	bl	800059c <WM8978_Register_Wirter>
}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <WM8978_ADDA_Cfg>:
void WM8978_ADDA_Cfg(uint8_t dacen,uint8_t adcen)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	b084      	sub	sp, #16
 8000652:	af00      	add	r7, sp, #0
 8000654:	4603      	mov	r3, r0
 8000656:	460a      	mov	r2, r1
 8000658:	71fb      	strb	r3, [r7, #7]
 800065a:	4613      	mov	r3, r2
 800065c:	71bb      	strb	r3, [r7, #6]
	uint16_t regval;
	regval=WM8978_Read_Reg(3);	//Èú≤ËÑïËÑ†ÈöÜR3
 800065e:	2003      	movs	r0, #3
 8000660:	f7ff ff8a 	bl	8000578 <WM8978_Read_Reg>
 8000664:	4603      	mov	r3, r0
 8000666:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=3<<0;		//R3ËÑ≥ÂçØÁ¢åËÑ•2ËµÇÊûöËÑ¶Á¶ÑËÑ°Áå´ËÑ∞ËÑôËÑ¶Èôã1,È©¥ÈôãËÑù‰πàDACR&DACL
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d004      	beq.n	8000678 <WM8978_ADDA_Cfg+0x2a>
 800066e:	89fb      	ldrh	r3, [r7, #14]
 8000670:	f043 0303 	orr.w	r3, r3, #3
 8000674:	81fb      	strh	r3, [r7, #14]
 8000676:	e003      	b.n	8000680 <WM8978_ADDA_Cfg+0x32>
	else regval&=~(3<<0);		//R3ËÑ≥ÂçØÁ¢åËÑ•2ËµÇÊûöËÑ¶Á¶ÑËÑüÊ∞ìËÑïËå´,ÈπøËÑ¥Âç§ËÑÆDACR&DACL.
 8000678:	89fb      	ldrh	r3, [r7, #14]
 800067a:	f023 0303 	bic.w	r3, r3, #3
 800067e:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(3,regval);	//ËÑ°Áå´ËÑ∞ËÑôR3
 8000680:	89fb      	ldrh	r3, [r7, #14]
 8000682:	4619      	mov	r1, r3
 8000684:	2003      	movs	r0, #3
 8000686:	f7ff ff89 	bl	800059c <WM8978_Register_Wirter>
	regval=WM8978_Read_Reg(2);	//Èú≤ËÑïËÑ†ÈöÜR2
 800068a:	2002      	movs	r0, #2
 800068c:	f7ff ff74 	bl	8000578 <WM8978_Read_Reg>
 8000690:	4603      	mov	r3, r0
 8000692:	81fb      	strh	r3, [r7, #14]
	if(adcen)regval|=3<<0;		//R2ËÑ≥ÂçØÁ¢åËÑ•2ËµÇÊûöËÑ¶Á¶ÑËÑ°Áå´ËÑ∞ËÑôËÑ¶Èôã1,È©¥ÈôãËÑù‰πàADCR&ADCL
 8000694:	79bb      	ldrb	r3, [r7, #6]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d004      	beq.n	80006a4 <WM8978_ADDA_Cfg+0x56>
 800069a:	89fb      	ldrh	r3, [r7, #14]
 800069c:	f043 0303 	orr.w	r3, r3, #3
 80006a0:	81fb      	strh	r3, [r7, #14]
 80006a2:	e003      	b.n	80006ac <WM8978_ADDA_Cfg+0x5e>
	else regval&=~(3<<0);		//R2ËÑ≥ÂçØÁ¢åËÑ•2ËµÇÊûöËÑ¶Á¶ÑËÑüÊ∞ìËÑïËå´,ÈπøËÑ¥Âç§ËÑÆADCR&ADCL.
 80006a4:	89fb      	ldrh	r3, [r7, #14]
 80006a6:	f023 0303 	bic.w	r3, r3, #3
 80006aa:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(2,regval);	//ËÑ°Áå´ËÑ∞ËÑôR2
 80006ac:	89fb      	ldrh	r3, [r7, #14]
 80006ae:	4619      	mov	r1, r3
 80006b0:	2002      	movs	r0, #2
 80006b2:	f7ff ff73 	bl	800059c <WM8978_Register_Wirter>
}
 80006b6:	bf00      	nop
 80006b8:	3710      	adds	r7, #16
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <WM8978_AUX_Gain>:
void WM8978_AUX_Gain(uint8_t gain)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	b084      	sub	sp, #16
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4603      	mov	r3, r0
 80006c6:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	f003 0307 	and.w	r3, r3, #7
 80006ce:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);	//Èú≤ËÑïËÑ†ÈöÜR47
 80006d0:	202f      	movs	r0, #47	; 0x2f
 80006d2:	f7ff ff51 	bl	8000578 <WM8978_Read_Reg>
 80006d6:	4603      	mov	r3, r0
 80006d8:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//ËÑüÊ∞ìÈ≤ÅÂ™íËÑ≠È¢ÖËÑåÈ∫ìÁ¢åËÑõËÑ°Áå´ËÑ∞ËÑô
 80006da:	89fb      	ldrh	r3, [r7, #14]
 80006dc:	f023 0307 	bic.w	r3, r3, #7
 80006e0:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(47,regval|gain<<0);//ËÑ°Áå´ËÑ∞ËÑôR47
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	b29a      	uxth	r2, r3
 80006e6:	89fb      	ldrh	r3, [r7, #14]
 80006e8:	4313      	orrs	r3, r2
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	4619      	mov	r1, r3
 80006ee:	202f      	movs	r0, #47	; 0x2f
 80006f0:	f7ff ff54 	bl	800059c <WM8978_Register_Wirter>
	regval=WM8978_Read_Reg(48);	//Èú≤ËÑïËÑ†ÈöÜR48
 80006f4:	2030      	movs	r0, #48	; 0x30
 80006f6:	f7ff ff3f 	bl	8000578 <WM8978_Read_Reg>
 80006fa:	4603      	mov	r3, r0
 80006fc:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//ËÑüÊ∞ìÈ≤ÅÂ™íËÑ≠È¢ÖËÑåÈ∫ìÁ¢åËÑõËÑ°Áå´ËÑ∞ËÑô
 80006fe:	89fb      	ldrh	r3, [r7, #14]
 8000700:	f023 0307 	bic.w	r3, r3, #7
 8000704:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(48,regval|gain<<0);//ËÑ°Áå´ËÑ∞ËÑôR48
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	b29a      	uxth	r2, r3
 800070a:	89fb      	ldrh	r3, [r7, #14]
 800070c:	4313      	orrs	r3, r2
 800070e:	b29b      	uxth	r3, r3
 8000710:	4619      	mov	r1, r3
 8000712:	2030      	movs	r0, #48	; 0x30
 8000714:	f7ff ff42 	bl	800059c <WM8978_Register_Wirter>
}
 8000718:	bf00      	nop
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}

08000720 <WM8978_Input_Cfg>:

void WM8978_Input_Cfg(uint8_t micen,uint8_t lineinen,uint8_t auxen)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	71fb      	strb	r3, [r7, #7]
 800072a:	460b      	mov	r3, r1
 800072c:	71bb      	strb	r3, [r7, #6]
 800072e:	4613      	mov	r3, r2
 8000730:	717b      	strb	r3, [r7, #5]
	uint16_t regval;
	regval=WM8978_Read_Reg(2);	//Èú≤ËÑïËÑ†ÈöÜR2
 8000732:	2002      	movs	r0, #2
 8000734:	f7ff ff20 	bl	8000578 <WM8978_Read_Reg>
 8000738:	4603      	mov	r3, r0
 800073a:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<2;		//È©¥ÈôãËÑù‰πàINPPGAENR,INPPGAENL(MICÁ¢åËÑõPGAË∑ØËÑúÈ∫ìË¥∏)
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d004      	beq.n	800074c <WM8978_Input_Cfg+0x2c>
 8000742:	89fb      	ldrh	r3, [r7, #14]
 8000744:	f043 030c 	orr.w	r3, r3, #12
 8000748:	81fb      	strh	r3, [r7, #14]
 800074a:	e003      	b.n	8000754 <WM8978_Input_Cfg+0x34>
	else regval&=~(3<<2);		//ÈπøËÑ¥Âç§ËÑÆINPPGAENR,INPPGAENL.
 800074c:	89fb      	ldrh	r3, [r7, #14]
 800074e:	f023 030c 	bic.w	r3, r3, #12
 8000752:	81fb      	strh	r3, [r7, #14]
 	WM8978_Register_Wirter(2,regval);	//ËÑ°Áå´ËÑ∞ËÑôR2
 8000754:	89fb      	ldrh	r3, [r7, #14]
 8000756:	4619      	mov	r1, r3
 8000758:	2002      	movs	r0, #2
 800075a:	f7ff ff1f 	bl	800059c <WM8978_Register_Wirter>

	regval=WM8978_Read_Reg(44);	//Èú≤ËÑïËÑ†ÈöÜR44
 800075e:	202c      	movs	r0, #44	; 0x2c
 8000760:	f7ff ff0a 	bl	8000578 <WM8978_Read_Reg>
 8000764:	4603      	mov	r3, r0
 8000766:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<4|3<<0;	//È©¥ÈôãËÑù‰πàLIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d004      	beq.n	8000778 <WM8978_Input_Cfg+0x58>
 800076e:	89fb      	ldrh	r3, [r7, #14]
 8000770:	f043 0333 	orr.w	r3, r3, #51	; 0x33
 8000774:	81fb      	strh	r3, [r7, #14]
 8000776:	e003      	b.n	8000780 <WM8978_Input_Cfg+0x60>
	else regval&=~(3<<4|3<<0);	//ÈπøËÑ¥Âç§ËÑÆLIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000778:	89fb      	ldrh	r3, [r7, #14]
 800077a:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 800077e:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(44,regval);//ËÑ°Áå´ËÑ∞ËÑôR44
 8000780:	89fb      	ldrh	r3, [r7, #14]
 8000782:	4619      	mov	r1, r3
 8000784:	202c      	movs	r0, #44	; 0x2c
 8000786:	f7ff ff09 	bl	800059c <WM8978_Register_Wirter>

	if(lineinen)WM8978_LINEIN_Gain(5);//LINE IN 0dBËÑ≠ÊûöËÑ™Âøô
 800078a:	79bb      	ldrb	r3, [r7, #6]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d003      	beq.n	8000798 <WM8978_Input_Cfg+0x78>
 8000790:	2005      	movs	r0, #5
 8000792:	f000 f859 	bl	8000848 <WM8978_LINEIN_Gain>
 8000796:	e002      	b.n	800079e <WM8978_Input_Cfg+0x7e>
	else WM8978_LINEIN_Gain(0);	//ÈπøËÑ¥Âç§ËÑÆLINE IN
 8000798:	2000      	movs	r0, #0
 800079a:	f000 f855 	bl	8000848 <WM8978_LINEIN_Gain>
	if(auxen)WM8978_AUX_Gain(7);//AUX 6dBËÑ≠ÊûöËÑ™Âøô
 800079e:	797b      	ldrb	r3, [r7, #5]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d003      	beq.n	80007ac <WM8978_Input_Cfg+0x8c>
 80007a4:	2007      	movs	r0, #7
 80007a6:	f7ff ff8a 	bl	80006be <WM8978_AUX_Gain>
	else WM8978_AUX_Gain(0);	//ÈπøËÑ¥Âç§ËÑÆAUXËÑ¢Áõ≤ËÑ†ÊØõ
}
 80007aa:	e002      	b.n	80007b2 <WM8978_Input_Cfg+0x92>
	else WM8978_AUX_Gain(0);	//ÈπøËÑ¥Âç§ËÑÆAUXËÑ¢Áõ≤ËÑ†ÊØõ
 80007ac:	2000      	movs	r0, #0
 80007ae:	f7ff ff86 	bl	80006be <WM8978_AUX_Gain>
}
 80007b2:	bf00      	nop
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <WM8978_Output_Cfg>:

void WM8978_Output_Cfg(uint8_t dacen,uint8_t bpsen)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b084      	sub	sp, #16
 80007be:	af00      	add	r7, sp, #0
 80007c0:	4603      	mov	r3, r0
 80007c2:	460a      	mov	r2, r1
 80007c4:	71fb      	strb	r3, [r7, #7]
 80007c6:	4613      	mov	r3, r2
 80007c8:	71bb      	strb	r3, [r7, #6]
	uint16_t regval=0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=1<<0;	//DACËÑ¢Áõ≤È≤ÅÊûöËÑ¢ÈπøËÑõËÑ∫
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d003      	beq.n	80007dc <WM8978_Output_Cfg+0x22>
 80007d4:	89fb      	ldrh	r3, [r7, #14]
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	81fb      	strh	r3, [r7, #14]
	if(bpsen)
 80007dc:	79bb      	ldrb	r3, [r7, #6]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d007      	beq.n	80007f2 <WM8978_Output_Cfg+0x38>
	{
		regval|=1<<1;		//BYPASSËÑ¢ÈπøËÑõËÑ∫
 80007e2:	89fb      	ldrh	r3, [r7, #14]
 80007e4:	f043 0302 	orr.w	r3, r3, #2
 80007e8:	81fb      	strh	r3, [r7, #14]
		regval|=5<<2;		//0dBËÑ≠ÊûöËÑ™Âøô
 80007ea:	89fb      	ldrh	r3, [r7, #14]
 80007ec:	f043 0314 	orr.w	r3, r3, #20
 80007f0:	81fb      	strh	r3, [r7, #14]
	}
	WM8978_Register_Wirter(50,regval);//R50ËÑ°Áå´ËÑ∞ËÑô
 80007f2:	89fb      	ldrh	r3, [r7, #14]
 80007f4:	4619      	mov	r1, r3
 80007f6:	2032      	movs	r0, #50	; 0x32
 80007f8:	f7ff fed0 	bl	800059c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(51,regval);//R51ËÑ°Áå´ËÑ∞ËÑô
 80007fc:	89fb      	ldrh	r3, [r7, #14]
 80007fe:	4619      	mov	r1, r3
 8000800:	2033      	movs	r0, #51	; 0x33
 8000802:	f7ff fecb 	bl	800059c <WM8978_Register_Wirter>
}
 8000806:	bf00      	nop
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}

0800080e <WM8978_MIC_Gain>:
//WM8978 MICËÑ≠ÊûöËÑ™ÂøôËÑ°Áå´ËÑ∞ËÑô(ËôèÁ¶ÑÊé≥ÁúâËÑåÁØìBOOSTÁ¢åËÑõ20dB,MIC-->ADCËÑ¢Áõ≤ËÑ†ÊØõËôèÈ©¥Ë∑ØËÑ∞Á¢åËÑõËÑ≠ÊûöËÑ™Âøô)
//gain:0~63,Èú≤ËÑ≠ËÑ´Â®Ñ-12dB~35.25dB,0.75dB/Step
void WM8978_MIC_Gain(uint8_t gain)
{
 800080e:	b580      	push	{r7, lr}
 8000810:	b082      	sub	sp, #8
 8000812:	af00      	add	r7, sp, #0
 8000814:	4603      	mov	r3, r0
 8000816:	71fb      	strb	r3, [r7, #7]
	gain&=0X3F;
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800081e:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter(45,gain);		//R45,ËÑ≥Ë¥∏ËÑ•ÁØìÁ¢åËÑåPGAËÑ°Áå´ËÑ∞ËÑô
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	b29b      	uxth	r3, r3
 8000824:	4619      	mov	r1, r3
 8000826:	202d      	movs	r0, #45	; 0x2d
 8000828:	f7ff feb8 	bl	800059c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(46,gain|1<<8);	//R46,ËÑ´ËÑ™ËÑ•ÁØìÁ¢åËÑåPGAËÑ°Áå´ËÑ∞ËÑô
 800082c:	79fb      	ldrb	r3, [r7, #7]
 800082e:	b21b      	sxth	r3, r3
 8000830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000834:	b21b      	sxth	r3, r3
 8000836:	b29b      	uxth	r3, r3
 8000838:	4619      	mov	r1, r3
 800083a:	202e      	movs	r0, #46	; 0x2e
 800083c:	f7ff feae 	bl	800059c <WM8978_Register_Wirter>
}
 8000840:	bf00      	nop
 8000842:	3708      	adds	r7, #8
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <WM8978_LINEIN_Gain>:
void WM8978_LINEIN_Gain(uint8_t gain)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 8000852:	79fb      	ldrb	r3, [r7, #7]
 8000854:	f003 0307 	and.w	r3, r3, #7
 8000858:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);	//Èú≤ËÑïËÑ†ÈöÜR47
 800085a:	202f      	movs	r0, #47	; 0x2f
 800085c:	f7ff fe8c 	bl	8000578 <WM8978_Read_Reg>
 8000860:	4603      	mov	r3, r0
 8000862:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//ËÑüÊ∞ìÈ≤ÅÂ™íËÑ≠È¢ÖËÑåÈ∫ìÁ¢åËÑõËÑ°Áå´ËÑ∞ËÑô
 8000864:	89fb      	ldrh	r3, [r7, #14]
 8000866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800086a:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(47,regval|gain<<4);//ËÑ°Áå´ËÑ∞ËÑôR47
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	011b      	lsls	r3, r3, #4
 8000870:	b21a      	sxth	r2, r3
 8000872:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000876:	4313      	orrs	r3, r2
 8000878:	b21b      	sxth	r3, r3
 800087a:	b29b      	uxth	r3, r3
 800087c:	4619      	mov	r1, r3
 800087e:	202f      	movs	r0, #47	; 0x2f
 8000880:	f7ff fe8c 	bl	800059c <WM8978_Register_Wirter>
	regval=WM8978_Read_Reg(48);	//Èú≤ËÑïËÑ†ÈöÜR48
 8000884:	2030      	movs	r0, #48	; 0x30
 8000886:	f7ff fe77 	bl	8000578 <WM8978_Read_Reg>
 800088a:	4603      	mov	r3, r0
 800088c:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//ËÑüÊ∞ìÈ≤ÅÂ™íËÑ≠È¢ÖËÑåÈ∫ìÁ¢åËÑõËÑ°Áå´ËÑ∞ËÑô
 800088e:	89fb      	ldrh	r3, [r7, #14]
 8000890:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000894:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(48,regval|gain<<4);//ËÑ°Áå´ËÑ∞ËÑôR48
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	011b      	lsls	r3, r3, #4
 800089a:	b21a      	sxth	r2, r3
 800089c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008a0:	4313      	orrs	r3, r2
 80008a2:	b21b      	sxth	r3, r3
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	4619      	mov	r1, r3
 80008a8:	2030      	movs	r0, #48	; 0x30
 80008aa:	f7ff fe77 	bl	800059c <WM8978_Register_Wirter>
}
 80008ae:	bf00      	nop
 80008b0:	3710      	adds	r7, #16
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <WM8978_HPvol_Set>:

void WM8978_HPvol_Set(uint8_t voll,uint8_t volr)
{
 80008b6:	b580      	push	{r7, lr}
 80008b8:	b082      	sub	sp, #8
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	4603      	mov	r3, r0
 80008be:	460a      	mov	r2, r1
 80008c0:	71fb      	strb	r3, [r7, #7]
 80008c2:	4613      	mov	r3, r2
 80008c4:	71bb      	strb	r3, [r7, #6]
	voll&=0X3F;
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80008cc:	71fb      	strb	r3, [r7, #7]
	volr&=0X3F;//ËÑßËÑºÈú≤ÁØìË∑ØÈú≤ËÑ¶ÊêÇ
 80008ce:	79bb      	ldrb	r3, [r7, #6]
 80008d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80008d4:	71bb      	strb	r3, [r7, #6]
	if(voll==0)voll|=1<<6;//ËÑ™‰πàËÑïÈ©¥ËÑ¶Èôã0ËÑ¢Âç§,ËÑ∞Âç§ÈôÜËÑ´mute
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d103      	bne.n	80008e4 <WM8978_HPvol_Set+0x2e>
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008e2:	71fb      	strb	r3, [r7, #7]
	if(volr==0)volr|=1<<6;//ËÑ™‰πàËÑïÈ©¥ËÑ¶Èôã0ËÑ¢Âç§,ËÑ∞Âç§ÈôÜËÑ´mute
 80008e4:	79bb      	ldrb	r3, [r7, #6]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d103      	bne.n	80008f2 <WM8978_HPvol_Set+0x3c>
 80008ea:	79bb      	ldrb	r3, [r7, #6]
 80008ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008f0:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter(52,voll);			//R52,Èú≤ÁÖ§Á¶ÑÁÖ§ËÑ≥Ë¥∏ËÑ°ÈúâÁ¢åËÑåËÑ™‰πàËÑïÈ©¥ËÑ°Áå´ËÑ∞ËÑô
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	4619      	mov	r1, r3
 80008f8:	2034      	movs	r0, #52	; 0x34
 80008fa:	f7ff fe4f 	bl	800059c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(53,volr|(1<<8));	//R53,Èú≤ÁÖ§Á¶ÑÁÖ§ËÑ´ËÑ™ËÑ°ÈúâÁ¢åËÑåËÑ™‰πàËÑïÈ©¥ËÑ°Áå´ËÑ∞ËÑô,ËÑ•Âç¢ËôèÈôÜËµÇÁúâËÑ®ËÑó(HPVU=1)
 80008fe:	79bb      	ldrb	r3, [r7, #6]
 8000900:	b21b      	sxth	r3, r3
 8000902:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000906:	b21b      	sxth	r3, r3
 8000908:	b29b      	uxth	r3, r3
 800090a:	4619      	mov	r1, r3
 800090c:	2035      	movs	r0, #53	; 0x35
 800090e:	f7ff fe45 	bl	800059c <WM8978_Register_Wirter>
}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}

0800091a <WM8978_SPKvol_Set>:
void WM8978_SPKvol_Set(uint8_t volx)
{
 800091a:	b580      	push	{r7, lr}
 800091c:	b082      	sub	sp, #8
 800091e:	af00      	add	r7, sp, #0
 8000920:	4603      	mov	r3, r0
 8000922:	71fb      	strb	r3, [r7, #7]
	volx&=0X3F;//ËÑßËÑºÈú≤ÁØìË∑ØÈú≤ËÑ¶ÊêÇ
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800092a:	71fb      	strb	r3, [r7, #7]
	if(volx==0)volx|=1<<6;//ËÑ™‰πàËÑïÈ©¥ËÑ¶Èôã0ËÑ¢Âç§,ËÑ∞Âç§ÈôÜËÑ´mute
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d103      	bne.n	800093a <WM8978_SPKvol_Set+0x20>
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000938:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter(54,volx);			//R54,ËÑåÂ∫êÊé≥ËÑ†ËÑ≥Ë¥∏ËÑ°ÈúâÁ¢åËÑåËÑ™‰πàËÑïÈ©¥ËÑ°Áå´ËÑ∞ËÑô
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	b29b      	uxth	r3, r3
 800093e:	4619      	mov	r1, r3
 8000940:	2036      	movs	r0, #54	; 0x36
 8000942:	f7ff fe2b 	bl	800059c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(55,volx|(1<<8));	//R55,ËÑåÂ∫êÊé≥ËÑ†ËÑ´ËÑ™ËÑ°ÈúâÁ¢åËÑåËÑ™‰πàËÑïÈ©¥ËÑ°Áå´ËÑ∞ËÑô,ËÑ•Âç¢ËôèÈôÜËµÇÁúâËÑ®ËÑó(SPKVU=1)
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	b21b      	sxth	r3, r3
 800094a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800094e:	b21b      	sxth	r3, r3
 8000950:	b29b      	uxth	r3, r3
 8000952:	4619      	mov	r1, r3
 8000954:	2037      	movs	r0, #55	; 0x37
 8000956:	f7ff fe21 	bl	800059c <WM8978_Register_Wirter>
}
 800095a:	bf00      	nop
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <Audio_Player_Init>:


void Audio_Player_Init(void)
{
 8000962:	b580      	push	{r7, lr}
 8000964:	af00      	add	r7, sp, #0
		WM8978_Register_Wirter(0, 0);
 8000966:	2100      	movs	r1, #0
 8000968:	2000      	movs	r0, #0
 800096a:	f7ff fe17 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(1,0X1B);	//R1,MICENËÑ°Áå´ËÑ∞ËÑôËÑ¶Èôã1(MICËÑ¢ÈπøËÑõËÑ∫),BIASENËÑ°Áå´ËÑ∞ËÑôËÑ¶Èôã1(ËÑõÊã¢ËÑõËäíËÑùÊ¢ÖÈπøÈôáËÑ≥Ê¢Ö),VMIDSEL[1:0]ËÑ°Áå´ËÑ∞ËÑôËÑ¶Èôã:11(5K)
 800096e:	211b      	movs	r1, #27
 8000970:	2001      	movs	r0, #1
 8000972:	f7ff fe13 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(2,0X1B0);	//R2,ROUT1,LOUT1ËÑ¢Áõ≤È≤ÅÊûöËÑ¢ÈπøËÑõËÑ∫(Èú≤ÁÖ§Á¶ÑÁÖ§È©¥ËÑ°ËÑ™ËÑ≠ÈπøÈôáËÑ≥Ê¢Ö),BOOSTENR,BOOSTENLËÑ¢ÈπøËÑõËÑ∫
 8000976:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 800097a:	2002      	movs	r0, #2
 800097c:	f7ff fe0e 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(3,0X6C);	//R3,LOUT2,ROUT2ËÑ¢Áõ≤È≤ÅÊûöËÑ¢ÈπøËÑõËÑ∫(ËÑåÂ∫êÊé≥ËÑ†ÈπøÈôáËÑ≥Ê¢Ö),RMIX,LMIXËÑ¢ÈπøËÑõËÑ∫
 8000980:	216c      	movs	r1, #108	; 0x6c
 8000982:	2003      	movs	r0, #3
 8000984:	f7ff fe0a 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(3, 0x7F);
 8000988:	217f      	movs	r1, #127	; 0x7f
 800098a:	2003      	movs	r0, #3
 800098c:	f7ff fe06 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(4, 0x10);
 8000990:	2110      	movs	r1, #16
 8000992:	2004      	movs	r0, #4
 8000994:	f7ff fe02 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(6,0);		//R6,MCLKËÑ´ËÑ°ËÑ•ËäíËôèÈ©¥ËÑ§Ë∞©ÈπøÊºè
 8000998:	2100      	movs	r1, #0
 800099a:	2006      	movs	r0, #6
 800099c:	f7ff fdfe 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(43,1<<4);	//R43,INVROUT2Ë∑ØÈ∫ìËÑßË≤å,ËÑüÂ™íÈú≤ÁÇâËÑåÂ∫êÊé≥ËÑ†
 80009a0:	2110      	movs	r1, #16
 80009a2:	202b      	movs	r0, #43	; 0x2b
 80009a4:	f7ff fdfa 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(47,1<<8);	//R47ËÑ°Áå´ËÑ∞ËÑô,PGABOOSTL,ËÑ≥Ë¥∏ËÑ•ÁØìÁ¢åËÑåMICÁ¶ÑÂ∏ΩÁ¢åËÑô20Âç§Èú≤ËÑ≠ÊûöËÑ™Âøô
 80009a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ac:	202f      	movs	r0, #47	; 0x2f
 80009ae:	f7ff fdf5 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(48,1<<8);	//R48ËÑ°Áå´ËÑ∞ËÑô,PGABOOSTR,ËÑ´ËÑ™ËÑ•ÁØìÁ¢åËÑåMICÁ¶ÑÂ∏ΩÁ¢åËÑô20Âç§Èú≤ËÑ≠ÊûöËÑ™Âøô
 80009b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009b6:	2030      	movs	r0, #48	; 0x30
 80009b8:	f7ff fdf0 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(49,1<<1);	//R49,TSDEN,È©¥ÈôãËÑù‰πàÈπøÂ™íËÑ†ËÑ†Âç§Êã¢Á¶ÑÈôá
 80009bc:	2102      	movs	r1, #2
 80009be:	2031      	movs	r0, #49	; 0x31
 80009c0:	f7ff fdec 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(10,1<<3);	//R10,SOFTMUTEÈπøËÑ¥Âç§ËÑÆ,128xËôèËÑ°ËÑ©Èúâ,ËÑ≥ÂçØÂΩïËÑ©SNR
 80009c4:	2108      	movs	r1, #8
 80009c6:	200a      	movs	r0, #10
 80009c8:	f7ff fde8 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(14,1<<3);	//R14,AD
 80009cc:	2108      	movs	r1, #8
 80009ce:	200e      	movs	r0, #14
 80009d0:	f7ff fde4 	bl	800059c <WM8978_Register_Wirter>


}
 80009d4:	bf00      	nop
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <delay_us>:

//—” ±nus
//nusŒ™“™—” ±µƒus ˝.
//nus:0~190887435(◊Ó¥Û÷µº¥2^32/fac_us@fac_us=22.5)
void delay_us(uint32_t nus)
{		
 80009d8:	b480      	push	{r7}
 80009da:	b089      	sub	sp, #36	; 0x24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	uint32_t ticks;
	uint32_t told,tnow,tcnt=0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	61bb      	str	r3, [r7, #24]
	uint32_t reload=SysTick->LOAD;				//LOADµƒ÷µ
 80009e4:	4b19      	ldr	r3, [pc, #100]	; (8000a4c <delay_us+0x74>)
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						//–Ë“™µƒΩ⁄≈ƒ ˝
 80009ea:	4b19      	ldr	r3, [pc, #100]	; (8000a50 <delay_us+0x78>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	fb02 f303 	mul.w	r3, r2, r3
 80009f4:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//∏’Ω¯»Î ±µƒº∆ ˝∆˜÷µ
 80009f6:	4b15      	ldr	r3, [pc, #84]	; (8000a4c <delay_us+0x74>)
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 80009fc:	4b13      	ldr	r3, [pc, #76]	; (8000a4c <delay_us+0x74>)
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8000a02:	68fa      	ldr	r2, [r7, #12]
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	429a      	cmp	r2, r3
 8000a08:	d0f8      	beq.n	80009fc <delay_us+0x24>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//’‚¿Ô◊¢“‚“ªœ¬SYSTICK «“ª∏ˆµ›ºıµƒº∆ ˝∆˜æÕø…“‘¡À.
 8000a0a:	68fa      	ldr	r2, [r7, #12]
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d206      	bcs.n	8000a20 <delay_us+0x48>
 8000a12:	69fa      	ldr	r2, [r7, #28]
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	1ad3      	subs	r3, r2, r3
 8000a18:	69ba      	ldr	r2, [r7, #24]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	61bb      	str	r3, [r7, #24]
 8000a1e:	e007      	b.n	8000a30 <delay_us+0x58>
			else tcnt+=reload-tnow+told;	    
 8000a20:	697a      	ldr	r2, [r7, #20]
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	1ad2      	subs	r2, r2, r3
 8000a26:	69fb      	ldr	r3, [r7, #28]
 8000a28:	4413      	add	r3, r2
 8000a2a:	69ba      	ldr	r2, [r7, #24]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			// ±º‰≥¨π˝/µ»”⁄“™—”≥Ÿµƒ ±º‰,‘ÚÕÀ≥ˆ.
 8000a34:	69ba      	ldr	r2, [r7, #24]
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	d200      	bcs.n	8000a3e <delay_us+0x66>
		tnow=SysTick->VAL;	
 8000a3c:	e7de      	b.n	80009fc <delay_us+0x24>
			if(tcnt>=ticks)break;			// ±º‰≥¨π˝/µ»”⁄“™—”≥Ÿµƒ ±º‰,‘ÚÕÀ≥ˆ.
 8000a3e:	bf00      	nop
		}  
	};
}
 8000a40:	bf00      	nop
 8000a42:	3724      	adds	r7, #36	; 0x24
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	e000e010 	.word	0xe000e010
 8000a50:	20000114 	.word	0x20000114

08000a54 <delay_ms>:

//—” ±nms
//nms:“™—” ±µƒms ˝
void delay_ms(uint16_t nms)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	80fb      	strh	r3, [r7, #6]
	uint32_t i;
	for(i=0;i<nms;i++) delay_us(1000);
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	e006      	b.n	8000a72 <delay_ms+0x1e>
 8000a64:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a68:	f7ff ffb6 	bl	80009d8 <delay_us>
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	88fb      	ldrh	r3, [r7, #6]
 8000a74:	68fa      	ldr	r2, [r7, #12]
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d3f4      	bcc.n	8000a64 <delay_ms+0x10>
}
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <I2S2_Init>:
//				       I2S_STANDARD_LSB/I2S_STANDARD_PCM_SHORT/I2S_STANDARD_PCM_LONG
//I2S_Mode:I2Sπ§◊˜ƒ£ Ω,ø…“‘…Ë÷√£∫I2S_MODE_SLAVE_TX/I2S_MODE_SLAVE_RX/I2S_MODE_MASTER_TX/I2S_MODE_MASTER_RX
//I2S_Clock_Polarity: ±÷”µÁ∆Ω£¨ø…“‘…Ë÷√Œ™:I2S_CPOL_LOW/I2S_CPOL_HIGH
//I2S_DataFormat: ˝æ›≥§∂»,ø…“‘…Ë÷√£∫I2S_DATAFORMAT_16B/I2S_DATAFORMAT_16B_EXTENDED/I2S_DATAFORMAT_24B/I2S_DATAFORMAT_32B
void I2S2_Init(uint32_t I2S_Standard,uint32_t I2S_Mode,uint32_t I2S_Clock_Polarity,uint32_t I2S_DataFormat)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	60b9      	str	r1, [r7, #8]
 8000a8e:	607a      	str	r2, [r7, #4]
 8000a90:	603b      	str	r3, [r7, #0]
	I2S2_Handler.Instance=SPI2;
 8000a92:	4b26      	ldr	r3, [pc, #152]	; (8000b2c <I2S2_Init+0xa8>)
 8000a94:	4a26      	ldr	r2, [pc, #152]	; (8000b30 <I2S2_Init+0xac>)
 8000a96:	601a      	str	r2, [r3, #0]
	I2S2_Handler.Init.Mode=I2S_Mode;					//IISƒ£ Ω
 8000a98:	4a24      	ldr	r2, [pc, #144]	; (8000b2c <I2S2_Init+0xa8>)
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	6053      	str	r3, [r2, #4]
	I2S2_Handler.Init.Standard=I2S_Standard;			//IIS±Í◊º
 8000a9e:	4a23      	ldr	r2, [pc, #140]	; (8000b2c <I2S2_Init+0xa8>)
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	6093      	str	r3, [r2, #8]
	I2S2_Handler.Init.DataFormat=I2S_DataFormat;		//IIS ˝æ›≥§∂»
 8000aa4:	4a21      	ldr	r2, [pc, #132]	; (8000b2c <I2S2_Init+0xa8>)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	60d3      	str	r3, [r2, #12]
	I2S2_Handler.Init.MCLKOutput=I2S_MCLKOUTPUT_ENABLE;	//÷˜ ±÷” ‰≥ˆ πƒ‹
 8000aaa:	4b20      	ldr	r3, [pc, #128]	; (8000b2c <I2S2_Init+0xa8>)
 8000aac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ab0:	611a      	str	r2, [r3, #16]
	I2S2_Handler.Init.AudioFreq=I2S_AUDIOFREQ_DEFAULT;	//IIS∆µ¬ …Ë÷√
 8000ab2:	4b1e      	ldr	r3, [pc, #120]	; (8000b2c <I2S2_Init+0xa8>)
 8000ab4:	2202      	movs	r2, #2
 8000ab6:	615a      	str	r2, [r3, #20]
	I2S2_Handler.Init.CPOL=I2S_Clock_Polarity;			//ø’œ–◊¥Ã¨ ±÷”µÁ∆Ω
 8000ab8:	4a1c      	ldr	r2, [pc, #112]	; (8000b2c <I2S2_Init+0xa8>)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6193      	str	r3, [r2, #24]
	I2S2_Handler.Init.ClockSource=I2S_CLOCK_PLL;		//IIS ±÷”‘¥Œ™PLL
 8000abe:	4b1b      	ldr	r3, [pc, #108]	; (8000b2c <I2S2_Init+0xa8>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	61da      	str	r2, [r3, #28]
	I2S2_Handler.Init.FullDuplexMode=I2S_FULLDUPLEXMODE_ENABLE;	//IIS»´À´π§
 8000ac4:	4b19      	ldr	r3, [pc, #100]	; (8000b2c <I2S2_Init+0xa8>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	621a      	str	r2, [r3, #32]
	HAL_I2S_Init(&I2S2_Handler); 
 8000aca:	4818      	ldr	r0, [pc, #96]	; (8000b2c <I2S2_Init+0xa8>)
 8000acc:	f003 faae 	bl	800402c <HAL_I2S_Init>
	
	SPI2->CR2|=1<<1;									//SPI2 TX DMA«Î«Û πƒ‹.
 8000ad0:	4b17      	ldr	r3, [pc, #92]	; (8000b30 <I2S2_Init+0xac>)
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	4a16      	ldr	r2, [pc, #88]	; (8000b30 <I2S2_Init+0xac>)
 8000ad6:	f043 0302 	orr.w	r3, r3, #2
 8000ada:	6053      	str	r3, [r2, #4]
	I2S2ext->CR2|=1<<0;									//I2S2ext RX DMA«Î«Û πƒ‹.
 8000adc:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <I2S2_Init+0xb0>)
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	4a14      	ldr	r2, [pc, #80]	; (8000b34 <I2S2_Init+0xb0>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	6053      	str	r3, [r2, #4]
	__HAL_I2S_ENABLE(&I2S2_Handler);					// πƒ‹I2S2
 8000ae8:	4b10      	ldr	r3, [pc, #64]	; (8000b2c <I2S2_Init+0xa8>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	69da      	ldr	r2, [r3, #28]
 8000aee:	4b0f      	ldr	r3, [pc, #60]	; (8000b2c <I2S2_Init+0xa8>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000af6:	61da      	str	r2, [r3, #28]
	__HAL_I2SEXT_ENABLE(&I2S2_Handler);					// πƒ‹I2S2ext
 8000af8:	4b0c      	ldr	r3, [pc, #48]	; (8000b2c <I2S2_Init+0xa8>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a0c      	ldr	r2, [pc, #48]	; (8000b30 <I2S2_Init+0xac>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d101      	bne.n	8000b06 <I2S2_Init+0x82>
 8000b02:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <I2S2_Init+0xb0>)
 8000b04:	e001      	b.n	8000b0a <I2S2_Init+0x86>
 8000b06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000b0a:	69da      	ldr	r2, [r3, #28]
 8000b0c:	4b07      	ldr	r3, [pc, #28]	; (8000b2c <I2S2_Init+0xa8>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4907      	ldr	r1, [pc, #28]	; (8000b30 <I2S2_Init+0xac>)
 8000b12:	428b      	cmp	r3, r1
 8000b14:	d101      	bne.n	8000b1a <I2S2_Init+0x96>
 8000b16:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <I2S2_Init+0xb0>)
 8000b18:	e001      	b.n	8000b1e <I2S2_Init+0x9a>
 8000b1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000b1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000b22:	61da      	str	r2, [r3, #28]
}
 8000b24:	bf00      	nop
 8000b26:	3710      	adds	r7, #16
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	200003bc 	.word	0x200003bc
 8000b30:	40003800 	.word	0x40003800
 8000b34:	40003400 	.word	0x40003400

08000b38 <I2S2_SampleRate_Set>:

//…Ë÷√SAIAµƒ≤…—˘¬ (@MCKEN)
//samplerate:≤…—˘¬ ,µ•Œª:Hz
//∑µªÿ÷µ:0,…Ë÷√≥…π¶;1,Œﬁ∑®…Ë÷√.
uint8_t I2S2_SampleRate_Set(uint32_t samplerate)
{   
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b088      	sub	sp, #32
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
    uint8_t i=0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	77fb      	strb	r3, [r7, #31]
	uint32_t tempreg=0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitTypeDef RCCI2S2_ClkInitSture;  
	
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//ø¥ø¥∏ƒ≤…—˘¬  «∑Òø…“‘÷ß≥÷
 8000b48:	2300      	movs	r3, #0
 8000b4a:	77fb      	strb	r3, [r7, #31]
 8000b4c:	e011      	b.n	8000b72 <I2S2_SampleRate_Set+0x3a>
	{
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a33      	ldr	r2, [pc, #204]	; (8000c20 <I2S2_SampleRate_Set+0xe8>)
 8000b52:	fba2 2303 	umull	r2, r3, r2, r3
 8000b56:	08d9      	lsrs	r1, r3, #3
 8000b58:	7ffa      	ldrb	r2, [r7, #31]
 8000b5a:	4832      	ldr	r0, [pc, #200]	; (8000c24 <I2S2_SampleRate_Set+0xec>)
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	4413      	add	r3, r2
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	4403      	add	r3, r0
 8000b66:	881b      	ldrh	r3, [r3, #0]
 8000b68:	4299      	cmp	r1, r3
 8000b6a:	d006      	beq.n	8000b7a <I2S2_SampleRate_Set+0x42>
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//ø¥ø¥∏ƒ≤…—˘¬  «∑Òø…“‘÷ß≥÷
 8000b6c:	7ffb      	ldrb	r3, [r7, #31]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	77fb      	strb	r3, [r7, #31]
 8000b72:	7ffb      	ldrb	r3, [r7, #31]
 8000b74:	2b0a      	cmp	r3, #10
 8000b76:	d9ea      	bls.n	8000b4e <I2S2_SampleRate_Set+0x16>
 8000b78:	e000      	b.n	8000b7c <I2S2_SampleRate_Set+0x44>
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000b7a:	bf00      	nop
	}
    if(i==(sizeof(I2S_PSC_TBL)/10))return 1;//À—±È¡À“≤’“≤ªµΩ
 8000b7c:	7ffb      	ldrb	r3, [r7, #31]
 8000b7e:	2b0b      	cmp	r3, #11
 8000b80:	d101      	bne.n	8000b86 <I2S2_SampleRate_Set+0x4e>
 8000b82:	2301      	movs	r3, #1
 8000b84:	e047      	b.n	8000c16 <I2S2_SampleRate_Set+0xde>
	
    RCCI2S2_ClkInitSture.PeriphClockSelection=RCC_PERIPHCLK_I2S;	//Õ‚…Ë ±÷”‘¥—°‘Ò
 8000b86:	2301      	movs	r3, #1
 8000b88:	60bb      	str	r3, [r7, #8]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SN=(uint32_t)I2S_PSC_TBL[i][1];    	//…Ë÷√PLLI2SN
 8000b8a:	7ffa      	ldrb	r2, [r7, #31]
 8000b8c:	4925      	ldr	r1, [pc, #148]	; (8000c24 <I2S2_SampleRate_Set+0xec>)
 8000b8e:	4613      	mov	r3, r2
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	4413      	add	r3, r2
 8000b94:	005b      	lsls	r3, r3, #1
 8000b96:	440b      	add	r3, r1
 8000b98:	3302      	adds	r3, #2
 8000b9a:	881b      	ldrh	r3, [r3, #0]
 8000b9c:	60fb      	str	r3, [r7, #12]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SR=(uint32_t)I2S_PSC_TBL[i][2];    	//…Ë÷√PLLI2SR
 8000b9e:	7ffa      	ldrb	r2, [r7, #31]
 8000ba0:	4920      	ldr	r1, [pc, #128]	; (8000c24 <I2S2_SampleRate_Set+0xec>)
 8000ba2:	4613      	mov	r3, r2
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	4413      	add	r3, r2
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	440b      	add	r3, r1
 8000bac:	3304      	adds	r3, #4
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	613b      	str	r3, [r7, #16]
    HAL_RCCEx_PeriphCLKConfig(&RCCI2S2_ClkInitSture);             	//…Ë÷√ ±÷”
 8000bb2:	f107 0308 	add.w	r3, r7, #8
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f004 fb4c 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
	
	RCC->CR|=1<<26;					//ø™∆ÙI2S ±÷”
 8000bbc:	4b1a      	ldr	r3, [pc, #104]	; (8000c28 <I2S2_SampleRate_Set+0xf0>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a19      	ldr	r2, [pc, #100]	; (8000c28 <I2S2_SampleRate_Set+0xf0>)
 8000bc2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000bc6:	6013      	str	r3, [r2, #0]
	while((RCC->CR&1<<27)==0);		//µ»¥˝I2S ±÷”ø™∆Ù≥…π¶.
 8000bc8:	bf00      	nop
 8000bca:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <I2S2_SampleRate_Set+0xf0>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d0f9      	beq.n	8000bca <I2S2_SampleRate_Set+0x92>
	tempreg=I2S_PSC_TBL[i][3]<<0;	//…Ë÷√I2SDIV
 8000bd6:	7ffa      	ldrb	r2, [r7, #31]
 8000bd8:	4912      	ldr	r1, [pc, #72]	; (8000c24 <I2S2_SampleRate_Set+0xec>)
 8000bda:	4613      	mov	r3, r2
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	4413      	add	r3, r2
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	440b      	add	r3, r1
 8000be4:	3306      	adds	r3, #6
 8000be6:	881b      	ldrh	r3, [r3, #0]
 8000be8:	61bb      	str	r3, [r7, #24]
	tempreg|=I2S_PSC_TBL[i][4]<<8;	//…Ë÷√ODDŒª
 8000bea:	7ffa      	ldrb	r2, [r7, #31]
 8000bec:	490d      	ldr	r1, [pc, #52]	; (8000c24 <I2S2_SampleRate_Set+0xec>)
 8000bee:	4613      	mov	r3, r2
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	4413      	add	r3, r2
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	440b      	add	r3, r1
 8000bf8:	3308      	adds	r3, #8
 8000bfa:	881b      	ldrh	r3, [r3, #0]
 8000bfc:	021b      	lsls	r3, r3, #8
 8000bfe:	461a      	mov	r2, r3
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	61bb      	str	r3, [r7, #24]
	tempreg|=1<<9;					// πƒ‹MCKOEŒª, ‰≥ˆMCK
 8000c06:	69bb      	ldr	r3, [r7, #24]
 8000c08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c0c:	61bb      	str	r3, [r7, #24]
	SPI2->I2SPR=tempreg;			//…Ë÷√I2SPRºƒ¥Ê∆˜
 8000c0e:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <I2S2_SampleRate_Set+0xf4>)
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	6213      	str	r3, [r2, #32]
	return 0;
 8000c14:	2300      	movs	r3, #0
}  
 8000c16:	4618      	mov	r0, r3
 8000c18:	3720      	adds	r7, #32
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	cccccccd 	.word	0xcccccccd
 8000c24:	0800d798 	.word	0x0800d798
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	40003800 	.word	0x40003800

08000c30 <I2S2_TX_DMA_Init>:
//…Ë÷√Œ™À´ª∫≥Âƒ£ Ω,≤¢ø™∆ÙDMA¥´ ‰ÕÍ≥…÷–∂œ
//buf0:M0ARµÿ÷∑.
//buf1:M1ARµÿ÷∑.
//num:√ø¥Œ¥´ ‰ ˝æ›¡ø
void I2S2_TX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af02      	add	r7, sp, #8
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	80fb      	strh	r3, [r7, #6]
    __HAL_RCC_DMA1_CLK_ENABLE();                                    		// πƒ‹DMA1 ±÷”
 8000c3e:	2300      	movs	r3, #0
 8000c40:	617b      	str	r3, [r7, #20]
 8000c42:	4b45      	ldr	r3, [pc, #276]	; (8000d58 <I2S2_TX_DMA_Init+0x128>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	4a44      	ldr	r2, [pc, #272]	; (8000d58 <I2S2_TX_DMA_Init+0x128>)
 8000c48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4e:	4b42      	ldr	r3, [pc, #264]	; (8000d58 <I2S2_TX_DMA_Init+0x128>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c56:	617b      	str	r3, [r7, #20]
 8000c58:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmatx,I2S2_TXDMA_Handler);         		//Ω´DMA”ÎI2S¡™œµ∆¿¥
 8000c5a:	4b40      	ldr	r3, [pc, #256]	; (8000d5c <I2S2_TX_DMA_Init+0x12c>)
 8000c5c:	4a40      	ldr	r2, [pc, #256]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c5e:	639a      	str	r2, [r3, #56]	; 0x38
 8000c60:	4b3f      	ldr	r3, [pc, #252]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c62:	4a3e      	ldr	r2, [pc, #248]	; (8000d5c <I2S2_TX_DMA_Init+0x12c>)
 8000c64:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_TXDMA_Handler.Instance=DMA1_Stream4;                       		//DMA1 ˝æ›¡˜4
 8000c66:	4b3e      	ldr	r3, [pc, #248]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c68:	4a3e      	ldr	r2, [pc, #248]	; (8000d64 <I2S2_TX_DMA_Init+0x134>)
 8000c6a:	601a      	str	r2, [r3, #0]
    I2S2_TXDMA_Handler.Init.Channel=DMA_CHANNEL_0;                  		//Õ®µ¿0
 8000c6c:	4b3c      	ldr	r3, [pc, #240]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	605a      	str	r2, [r3, #4]
    I2S2_TXDMA_Handler.Init.Direction=DMA_MEMORY_TO_PERIPH;         		//¥Ê¥¢∆˜µΩÕ‚…Ëƒ£ Ω
 8000c72:	4b3b      	ldr	r3, [pc, #236]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c74:	2240      	movs	r2, #64	; 0x40
 8000c76:	609a      	str	r2, [r3, #8]
    I2S2_TXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//Õ‚…Ë∑«‘ˆ¡øƒ£ Ω
 8000c78:	4b39      	ldr	r3, [pc, #228]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
    I2S2_TXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//¥Ê¥¢∆˜‘ˆ¡øƒ£ Ω
 8000c7e:	4b38      	ldr	r3, [pc, #224]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c84:	611a      	str	r2, [r3, #16]
    I2S2_TXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//Õ‚…Ë ˝æ›≥§∂»:16Œª
 8000c86:	4b36      	ldr	r3, [pc, #216]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c8c:	615a      	str	r2, [r3, #20]
    I2S2_TXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//¥Ê¥¢∆˜ ˝æ›≥§∂»:16Œª
 8000c8e:	4b34      	ldr	r3, [pc, #208]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c90:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c94:	619a      	str	r2, [r3, #24]
    I2S2_TXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		// π”√—≠ª∑ƒ£ Ω
 8000c96:	4b32      	ldr	r3, [pc, #200]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c9c:	61da      	str	r2, [r3, #28]
    I2S2_TXDMA_Handler.Init.Priority=DMA_PRIORITY_HIGH;             		//∏ﬂ”≈œ»º∂
 8000c9e:	4b30      	ldr	r3, [pc, #192]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000ca0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ca4:	621a      	str	r2, [r3, #32]
    I2S2_TXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//≤ª π”√FIFO
 8000ca6:	4b2e      	ldr	r3, [pc, #184]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_TXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//¥Ê¥¢∆˜µ•¥ŒÕª∑¢¥´ ‰
 8000cac:	4b2c      	ldr	r3, [pc, #176]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_TXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//Õ‚…ËÕª∑¢µ•¥Œ¥´ ‰
 8000cb2:	4b2b      	ldr	r3, [pc, #172]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_TXDMA_Handler);                            		//œ»«Â≥˝“‘«∞µƒ…Ë÷√
 8000cb8:	4829      	ldr	r0, [pc, #164]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cba:	f001 ffdb 	bl	8002c74 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_TXDMA_Handler);	                            		//≥ı ºªØDMA
 8000cbe:	4828      	ldr	r0, [pc, #160]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cc0:	f001 ff2a 	bl	8002b18 <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_TXDMA_Handler,(uint32_t)buf0,(uint32_t)&SPI2->DR,(uint32_t)buf1,num);//ø™∆ÙÀ´ª∫≥Â
 8000cc4:	68f9      	ldr	r1, [r7, #12]
 8000cc6:	68ba      	ldr	r2, [r7, #8]
 8000cc8:	88fb      	ldrh	r3, [r7, #6]
 8000cca:	9300      	str	r3, [sp, #0]
 8000ccc:	4613      	mov	r3, r2
 8000cce:	4a26      	ldr	r2, [pc, #152]	; (8000d68 <I2S2_TX_DMA_Init+0x138>)
 8000cd0:	4823      	ldr	r0, [pc, #140]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cd2:	f002 fb1d 	bl	8003310 <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);                         		//œ»πÿ±’DMA
 8000cd6:	4b22      	ldr	r3, [pc, #136]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	4b20      	ldr	r3, [pc, #128]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f022 0201 	bic.w	r2, r2, #1
 8000ce4:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us—” ±£¨∑¿÷π-O2”≈ªØ≥ˆŒ Ã‚
 8000ce6:	200a      	movs	r0, #10
 8000ce8:	f7ff fe76 	bl	80009d8 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_TXDMA_Handler,DMA_IT_TC);             		//ø™∆Ù¥´ ‰ÕÍ≥…÷–∂œ
 8000cec:	4b1c      	ldr	r3, [pc, #112]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	4b1b      	ldr	r3, [pc, #108]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f042 0210 	orr.w	r2, r2, #16
 8000cfa:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     		//«Â≥˝DMA¥´ ‰ÕÍ≥…÷–∂œ±Í÷æŒª
 8000cfc:	4b18      	ldr	r3, [pc, #96]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	461a      	mov	r2, r3
 8000d02:	4b1a      	ldr	r3, [pc, #104]	; (8000d6c <I2S2_TX_DMA_Init+0x13c>)
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d903      	bls.n	8000d10 <I2S2_TX_DMA_Init+0xe0>
 8000d08:	4b19      	ldr	r3, [pc, #100]	; (8000d70 <I2S2_TX_DMA_Init+0x140>)
 8000d0a:	2220      	movs	r2, #32
 8000d0c:	60da      	str	r2, [r3, #12]
 8000d0e:	e016      	b.n	8000d3e <I2S2_TX_DMA_Init+0x10e>
 8000d10:	4b13      	ldr	r3, [pc, #76]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	461a      	mov	r2, r3
 8000d16:	4b17      	ldr	r3, [pc, #92]	; (8000d74 <I2S2_TX_DMA_Init+0x144>)
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d903      	bls.n	8000d24 <I2S2_TX_DMA_Init+0xf4>
 8000d1c:	4a14      	ldr	r2, [pc, #80]	; (8000d70 <I2S2_TX_DMA_Init+0x140>)
 8000d1e:	2320      	movs	r3, #32
 8000d20:	6093      	str	r3, [r2, #8]
 8000d22:	e00c      	b.n	8000d3e <I2S2_TX_DMA_Init+0x10e>
 8000d24:	4b0e      	ldr	r3, [pc, #56]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <I2S2_TX_DMA_Init+0x148>)
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d903      	bls.n	8000d38 <I2S2_TX_DMA_Init+0x108>
 8000d30:	4a12      	ldr	r2, [pc, #72]	; (8000d7c <I2S2_TX_DMA_Init+0x14c>)
 8000d32:	2320      	movs	r3, #32
 8000d34:	60d3      	str	r3, [r2, #12]
 8000d36:	e002      	b.n	8000d3e <I2S2_TX_DMA_Init+0x10e>
 8000d38:	4a10      	ldr	r2, [pc, #64]	; (8000d7c <I2S2_TX_DMA_Init+0x14c>)
 8000d3a:	2320      	movs	r3, #32
 8000d3c:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn,5,0);                    		//DMA÷–∂œ”≈œ»º∂
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2105      	movs	r1, #5
 8000d42:	200f      	movs	r0, #15
 8000d44:	f001 feb1 	bl	8002aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d48:	200f      	movs	r0, #15
 8000d4a:	f001 feca 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
}
 8000d4e:	bf00      	nop
 8000d50:	3718      	adds	r7, #24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40023800 	.word	0x40023800
 8000d5c:	200003bc 	.word	0x200003bc
 8000d60:	20000404 	.word	0x20000404
 8000d64:	40026070 	.word	0x40026070
 8000d68:	4000380c 	.word	0x4000380c
 8000d6c:	40026458 	.word	0x40026458
 8000d70:	40026400 	.word	0x40026400
 8000d74:	400260b8 	.word	0x400260b8
 8000d78:	40026058 	.word	0x40026058
 8000d7c:	40026000 	.word	0x40026000

08000d80 <I2S2ext_RX_DMA_Init>:
//…Ë÷√Œ™À´ª∫≥Âƒ£ Ω,≤¢ø™∆ÙDMA¥´ ‰ÕÍ≥…÷–∂œ
//buf0:M0ARµÿ÷∑.
//buf1:M1ARµÿ÷∑.
//num:√ø¥Œ¥´ ‰ ˝æ›¡ø
void I2S2ext_RX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af02      	add	r7, sp, #8
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	80fb      	strh	r3, [r7, #6]
	__HAL_RCC_DMA1_CLK_ENABLE();                                    		// πƒ‹DMA1 ±÷”
 8000d8e:	2300      	movs	r3, #0
 8000d90:	617b      	str	r3, [r7, #20]
 8000d92:	4b47      	ldr	r3, [pc, #284]	; (8000eb0 <I2S2ext_RX_DMA_Init+0x130>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	4a46      	ldr	r2, [pc, #280]	; (8000eb0 <I2S2ext_RX_DMA_Init+0x130>)
 8000d98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9e:	4b44      	ldr	r3, [pc, #272]	; (8000eb0 <I2S2ext_RX_DMA_Init+0x130>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000da6:	617b      	str	r3, [r7, #20]
 8000da8:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmarx,I2S2_RXDMA_Handler);         		//Ω´DMA”ÎI2S¡™œµ∆¿¥
 8000daa:	4b42      	ldr	r3, [pc, #264]	; (8000eb4 <I2S2ext_RX_DMA_Init+0x134>)
 8000dac:	4a42      	ldr	r2, [pc, #264]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dae:	63da      	str	r2, [r3, #60]	; 0x3c
 8000db0:	4b41      	ldr	r3, [pc, #260]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000db2:	4a40      	ldr	r2, [pc, #256]	; (8000eb4 <I2S2ext_RX_DMA_Init+0x134>)
 8000db4:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_RXDMA_Handler.Instance=DMA1_Stream3;                       		//DMA1 ˝æ›¡˜3
 8000db6:	4b40      	ldr	r3, [pc, #256]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000db8:	4a40      	ldr	r2, [pc, #256]	; (8000ebc <I2S2ext_RX_DMA_Init+0x13c>)
 8000dba:	601a      	str	r2, [r3, #0]
    I2S2_RXDMA_Handler.Init.Channel=DMA_CHANNEL_3;                  		//Õ®µ¿3
 8000dbc:	4b3e      	ldr	r3, [pc, #248]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dbe:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000dc2:	605a      	str	r2, [r3, #4]
    I2S2_RXDMA_Handler.Init.Direction=DMA_PERIPH_TO_MEMORY;         		//Õ‚…ËµΩ¥Ê¥¢∆˜ƒ£ Ω
 8000dc4:	4b3c      	ldr	r3, [pc, #240]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
    I2S2_RXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//Õ‚…Ë∑«‘ˆ¡øƒ£ Ω
 8000dca:	4b3b      	ldr	r3, [pc, #236]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	60da      	str	r2, [r3, #12]
    I2S2_RXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//¥Ê¥¢∆˜‘ˆ¡øƒ£ Ω
 8000dd0:	4b39      	ldr	r3, [pc, #228]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dd2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dd6:	611a      	str	r2, [r3, #16]
    I2S2_RXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//Õ‚…Ë ˝æ›≥§∂»:16Œª
 8000dd8:	4b37      	ldr	r3, [pc, #220]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dda:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000dde:	615a      	str	r2, [r3, #20]
    I2S2_RXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//¥Ê¥¢∆˜ ˝æ›≥§∂»:16Œª
 8000de0:	4b35      	ldr	r3, [pc, #212]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000de2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000de6:	619a      	str	r2, [r3, #24]
    I2S2_RXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		// π”√—≠ª∑ƒ£ Ω
 8000de8:	4b33      	ldr	r3, [pc, #204]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dee:	61da      	str	r2, [r3, #28]
    I2S2_RXDMA_Handler.Init.Priority=DMA_PRIORITY_MEDIUM;             		//÷–µ»”≈œ»º∂
 8000df0:	4b31      	ldr	r3, [pc, #196]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000df2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000df6:	621a      	str	r2, [r3, #32]
    I2S2_RXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//≤ª π”√FIFO
 8000df8:	4b2f      	ldr	r3, [pc, #188]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_RXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//¥Ê¥¢∆˜µ•¥ŒÕª∑¢¥´ ‰
 8000dfe:	4b2e      	ldr	r3, [pc, #184]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_RXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//Õ‚…ËÕª∑¢µ•¥Œ¥´ ‰
 8000e04:	4b2c      	ldr	r3, [pc, #176]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_RXDMA_Handler);                            		//œ»«Â≥˝“‘«∞µƒ…Ë÷√
 8000e0a:	482b      	ldr	r0, [pc, #172]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e0c:	f001 ff32 	bl	8002c74 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_RXDMA_Handler);	                            		//≥ı ºªØDMA
 8000e10:	4829      	ldr	r0, [pc, #164]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e12:	f001 fe81 	bl	8002b18 <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_RXDMA_Handler,(uint32_t)&I2S2ext->DR,(uint32_t)buf0,(uint32_t)buf1,num);//ø™∆ÙÀ´ª∫≥Â
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	68b9      	ldr	r1, [r7, #8]
 8000e1a:	88fb      	ldrh	r3, [r7, #6]
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	460b      	mov	r3, r1
 8000e20:	4927      	ldr	r1, [pc, #156]	; (8000ec0 <I2S2ext_RX_DMA_Init+0x140>)
 8000e22:	4825      	ldr	r0, [pc, #148]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e24:	f002 fa74 	bl	8003310 <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_RXDMA_Handler);                         		//œ»πÿ±’DMA
 8000e28:	4b23      	ldr	r3, [pc, #140]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	4b22      	ldr	r3, [pc, #136]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f022 0201 	bic.w	r2, r2, #1
 8000e36:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us—” ±£¨∑¿÷π-O2”≈ªØ≥ˆŒ Ã‚
 8000e38:	200a      	movs	r0, #10
 8000e3a:	f7ff fdcd 	bl	80009d8 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_RXDMA_Handler,DMA_IT_TC);             		//ø™∆Ù¥´ ‰ÕÍ≥…÷–∂œ
 8000e3e:	4b1e      	ldr	r3, [pc, #120]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b1c      	ldr	r3, [pc, #112]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f042 0210 	orr.w	r2, r2, #16
 8000e4c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     		//«Â≥˝DMA¥´ ‰ÕÍ≥…÷–∂œ±Í÷æŒª
 8000e4e:	4b1a      	ldr	r3, [pc, #104]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	461a      	mov	r2, r3
 8000e54:	4b1b      	ldr	r3, [pc, #108]	; (8000ec4 <I2S2ext_RX_DMA_Init+0x144>)
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d904      	bls.n	8000e64 <I2S2ext_RX_DMA_Init+0xe4>
 8000e5a:	4b1b      	ldr	r3, [pc, #108]	; (8000ec8 <I2S2ext_RX_DMA_Init+0x148>)
 8000e5c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e60:	60da      	str	r2, [r3, #12]
 8000e62:	e019      	b.n	8000e98 <I2S2ext_RX_DMA_Init+0x118>
 8000e64:	4b14      	ldr	r3, [pc, #80]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	461a      	mov	r2, r3
 8000e6a:	4b18      	ldr	r3, [pc, #96]	; (8000ecc <I2S2ext_RX_DMA_Init+0x14c>)
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d904      	bls.n	8000e7a <I2S2ext_RX_DMA_Init+0xfa>
 8000e70:	4a15      	ldr	r2, [pc, #84]	; (8000ec8 <I2S2ext_RX_DMA_Init+0x148>)
 8000e72:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e76:	6093      	str	r3, [r2, #8]
 8000e78:	e00e      	b.n	8000e98 <I2S2ext_RX_DMA_Init+0x118>
 8000e7a:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	461a      	mov	r2, r3
 8000e80:	4b0e      	ldr	r3, [pc, #56]	; (8000ebc <I2S2ext_RX_DMA_Init+0x13c>)
 8000e82:	429a      	cmp	r2, r3
 8000e84:	d904      	bls.n	8000e90 <I2S2ext_RX_DMA_Init+0x110>
 8000e86:	4a12      	ldr	r2, [pc, #72]	; (8000ed0 <I2S2ext_RX_DMA_Init+0x150>)
 8000e88:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e8c:	60d3      	str	r3, [r2, #12]
 8000e8e:	e003      	b.n	8000e98 <I2S2ext_RX_DMA_Init+0x118>
 8000e90:	4a0f      	ldr	r2, [pc, #60]	; (8000ed0 <I2S2ext_RX_DMA_Init+0x150>)
 8000e92:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e96:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn,5,1);  //«¿’º1£¨◊””≈œ»º∂1£¨◊È2
 8000e98:	2201      	movs	r2, #1
 8000e9a:	2105      	movs	r1, #5
 8000e9c:	200e      	movs	r0, #14
 8000e9e:	f001 fe04 	bl	8002aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);	
 8000ea2:	200e      	movs	r0, #14
 8000ea4:	f001 fe1d 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
} 
 8000ea8:	bf00      	nop
 8000eaa:	3718      	adds	r7, #24
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40023800 	.word	0x40023800
 8000eb4:	200003bc 	.word	0x200003bc
 8000eb8:	20000468 	.word	0x20000468
 8000ebc:	40026058 	.word	0x40026058
 8000ec0:	4000340c 	.word	0x4000340c
 8000ec4:	40026458 	.word	0x40026458
 8000ec8:	40026400 	.word	0x40026400
 8000ecc:	400260b8 	.word	0x400260b8
 8000ed0:	40026000 	.word	0x40026000

08000ed4 <DMA1_Stream4_IRQHandler>:
void (*i2s_tx_callback)(void);	//TXªÿµ˜∫Ø ˝
void (*i2s_rx_callback)(void);	//RXªÿµ˜∫Ø ˝

//DMA1_Stream4÷–∂œ∑˛ŒÒ∫Ø ˝
void DMA1_Stream4_IRQHandler(void)
{  
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4)!=RESET) //DMA¥´ ‰ÕÍ≥…
 8000ed8:	4b32      	ldr	r3, [pc, #200]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	461a      	mov	r2, r3
 8000ede:	4b32      	ldr	r3, [pc, #200]	; (8000fa8 <DMA1_Stream4_IRQHandler+0xd4>)
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d909      	bls.n	8000ef8 <DMA1_Stream4_IRQHandler+0x24>
 8000ee4:	4b31      	ldr	r3, [pc, #196]	; (8000fac <DMA1_Stream4_IRQHandler+0xd8>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f003 0320 	and.w	r3, r3, #32
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	bf14      	ite	ne
 8000ef0:	2301      	movne	r3, #1
 8000ef2:	2300      	moveq	r3, #0
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	e028      	b.n	8000f4a <DMA1_Stream4_IRQHandler+0x76>
 8000ef8:	4b2a      	ldr	r3, [pc, #168]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	461a      	mov	r2, r3
 8000efe:	4b2c      	ldr	r3, [pc, #176]	; (8000fb0 <DMA1_Stream4_IRQHandler+0xdc>)
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d909      	bls.n	8000f18 <DMA1_Stream4_IRQHandler+0x44>
 8000f04:	4b29      	ldr	r3, [pc, #164]	; (8000fac <DMA1_Stream4_IRQHandler+0xd8>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f003 0320 	and.w	r3, r3, #32
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	bf14      	ite	ne
 8000f10:	2301      	movne	r3, #1
 8000f12:	2300      	moveq	r3, #0
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	e018      	b.n	8000f4a <DMA1_Stream4_IRQHandler+0x76>
 8000f18:	4b22      	ldr	r3, [pc, #136]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4b25      	ldr	r3, [pc, #148]	; (8000fb4 <DMA1_Stream4_IRQHandler+0xe0>)
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d909      	bls.n	8000f38 <DMA1_Stream4_IRQHandler+0x64>
 8000f24:	4b24      	ldr	r3, [pc, #144]	; (8000fb8 <DMA1_Stream4_IRQHandler+0xe4>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 0320 	and.w	r3, r3, #32
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	bf14      	ite	ne
 8000f30:	2301      	movne	r3, #1
 8000f32:	2300      	moveq	r3, #0
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	e008      	b.n	8000f4a <DMA1_Stream4_IRQHandler+0x76>
 8000f38:	4b1f      	ldr	r3, [pc, #124]	; (8000fb8 <DMA1_Stream4_IRQHandler+0xe4>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f003 0320 	and.w	r3, r3, #32
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	bf14      	ite	ne
 8000f44:	2301      	movne	r3, #1
 8000f46:	2300      	moveq	r3, #0
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d027      	beq.n	8000f9e <DMA1_Stream4_IRQHandler+0xca>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     //«Â≥˝DMA¥´ ‰ÕÍ≥…÷–∂œ±Í÷æŒª
 8000f4e:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	461a      	mov	r2, r3
 8000f54:	4b14      	ldr	r3, [pc, #80]	; (8000fa8 <DMA1_Stream4_IRQHandler+0xd4>)
 8000f56:	429a      	cmp	r2, r3
 8000f58:	d903      	bls.n	8000f62 <DMA1_Stream4_IRQHandler+0x8e>
 8000f5a:	4b14      	ldr	r3, [pc, #80]	; (8000fac <DMA1_Stream4_IRQHandler+0xd8>)
 8000f5c:	2220      	movs	r2, #32
 8000f5e:	60da      	str	r2, [r3, #12]
 8000f60:	e016      	b.n	8000f90 <DMA1_Stream4_IRQHandler+0xbc>
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <DMA1_Stream4_IRQHandler+0xdc>)
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d903      	bls.n	8000f76 <DMA1_Stream4_IRQHandler+0xa2>
 8000f6e:	4a0f      	ldr	r2, [pc, #60]	; (8000fac <DMA1_Stream4_IRQHandler+0xd8>)
 8000f70:	2320      	movs	r3, #32
 8000f72:	6093      	str	r3, [r2, #8]
 8000f74:	e00c      	b.n	8000f90 <DMA1_Stream4_IRQHandler+0xbc>
 8000f76:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	4b0d      	ldr	r3, [pc, #52]	; (8000fb4 <DMA1_Stream4_IRQHandler+0xe0>)
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d903      	bls.n	8000f8a <DMA1_Stream4_IRQHandler+0xb6>
 8000f82:	4a0d      	ldr	r2, [pc, #52]	; (8000fb8 <DMA1_Stream4_IRQHandler+0xe4>)
 8000f84:	2320      	movs	r3, #32
 8000f86:	60d3      	str	r3, [r2, #12]
 8000f88:	e002      	b.n	8000f90 <DMA1_Stream4_IRQHandler+0xbc>
 8000f8a:	4a0b      	ldr	r2, [pc, #44]	; (8000fb8 <DMA1_Stream4_IRQHandler+0xe4>)
 8000f8c:	2320      	movs	r3, #32
 8000f8e:	6093      	str	r3, [r2, #8]
		if(i2s_tx_callback!=NULL) i2s_tx_callback();	//÷¥––ªÿµ˜∫Ø ˝,∂¡»° ˝æ›µ»≤Ÿ◊˜‘⁄’‚¿Ô√Ê¥¶¿Ì
 8000f90:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <DMA1_Stream4_IRQHandler+0xe8>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d002      	beq.n	8000f9e <DMA1_Stream4_IRQHandler+0xca>
 8000f98:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <DMA1_Stream4_IRQHandler+0xe8>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4798      	blx	r3
    } 
} 
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000404 	.word	0x20000404
 8000fa8:	40026458 	.word	0x40026458
 8000fac:	40026400 	.word	0x40026400
 8000fb0:	400260b8 	.word	0x400260b8
 8000fb4:	40026058 	.word	0x40026058
 8000fb8:	40026000 	.word	0x40026000
 8000fbc:	200004c8 	.word	0x200004c8

08000fc0 <DMA1_Stream3_IRQHandler>:

//DMA1_Stream3÷–∂œ∑˛ŒÒ∫Ø ˝
void DMA1_Stream3_IRQHandler(void)
{ 
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7)!=RESET) //DMA¥´ ‰ÕÍ≥…
 8000fc4:	4b34      	ldr	r3, [pc, #208]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b34      	ldr	r3, [pc, #208]	; (800109c <DMA1_Stream3_IRQHandler+0xdc>)
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d909      	bls.n	8000fe4 <DMA1_Stream3_IRQHandler+0x24>
 8000fd0:	4b33      	ldr	r3, [pc, #204]	; (80010a0 <DMA1_Stream3_IRQHandler+0xe0>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	bf14      	ite	ne
 8000fdc:	2301      	movne	r3, #1
 8000fde:	2300      	moveq	r3, #0
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	e028      	b.n	8001036 <DMA1_Stream3_IRQHandler+0x76>
 8000fe4:	4b2c      	ldr	r3, [pc, #176]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	4b2e      	ldr	r3, [pc, #184]	; (80010a4 <DMA1_Stream3_IRQHandler+0xe4>)
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d909      	bls.n	8001004 <DMA1_Stream3_IRQHandler+0x44>
 8000ff0:	4b2b      	ldr	r3, [pc, #172]	; (80010a0 <DMA1_Stream3_IRQHandler+0xe0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	bf14      	ite	ne
 8000ffc:	2301      	movne	r3, #1
 8000ffe:	2300      	moveq	r3, #0
 8001000:	b2db      	uxtb	r3, r3
 8001002:	e018      	b.n	8001036 <DMA1_Stream3_IRQHandler+0x76>
 8001004:	4b24      	ldr	r3, [pc, #144]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	461a      	mov	r2, r3
 800100a:	4b27      	ldr	r3, [pc, #156]	; (80010a8 <DMA1_Stream3_IRQHandler+0xe8>)
 800100c:	429a      	cmp	r2, r3
 800100e:	d909      	bls.n	8001024 <DMA1_Stream3_IRQHandler+0x64>
 8001010:	4b26      	ldr	r3, [pc, #152]	; (80010ac <DMA1_Stream3_IRQHandler+0xec>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001018:	2b00      	cmp	r3, #0
 800101a:	bf14      	ite	ne
 800101c:	2301      	movne	r3, #1
 800101e:	2300      	moveq	r3, #0
 8001020:	b2db      	uxtb	r3, r3
 8001022:	e008      	b.n	8001036 <DMA1_Stream3_IRQHandler+0x76>
 8001024:	4b21      	ldr	r3, [pc, #132]	; (80010ac <DMA1_Stream3_IRQHandler+0xec>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800102c:	2b00      	cmp	r3, #0
 800102e:	bf14      	ite	ne
 8001030:	2301      	movne	r3, #1
 8001032:	2300      	moveq	r3, #0
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2b00      	cmp	r3, #0
 8001038:	d02b      	beq.n	8001092 <DMA1_Stream3_IRQHandler+0xd2>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     //«Â≥˝DMA¥´ ‰ÕÍ≥…÷–∂œ±Í÷æŒª
 800103a:	4b17      	ldr	r3, [pc, #92]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	461a      	mov	r2, r3
 8001040:	4b16      	ldr	r3, [pc, #88]	; (800109c <DMA1_Stream3_IRQHandler+0xdc>)
 8001042:	429a      	cmp	r2, r3
 8001044:	d904      	bls.n	8001050 <DMA1_Stream3_IRQHandler+0x90>
 8001046:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <DMA1_Stream3_IRQHandler+0xe0>)
 8001048:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	e019      	b.n	8001084 <DMA1_Stream3_IRQHandler+0xc4>
 8001050:	4b11      	ldr	r3, [pc, #68]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	461a      	mov	r2, r3
 8001056:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <DMA1_Stream3_IRQHandler+0xe4>)
 8001058:	429a      	cmp	r2, r3
 800105a:	d904      	bls.n	8001066 <DMA1_Stream3_IRQHandler+0xa6>
 800105c:	4a10      	ldr	r2, [pc, #64]	; (80010a0 <DMA1_Stream3_IRQHandler+0xe0>)
 800105e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001062:	6093      	str	r3, [r2, #8]
 8001064:	e00e      	b.n	8001084 <DMA1_Stream3_IRQHandler+0xc4>
 8001066:	4b0c      	ldr	r3, [pc, #48]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	461a      	mov	r2, r3
 800106c:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <DMA1_Stream3_IRQHandler+0xe8>)
 800106e:	429a      	cmp	r2, r3
 8001070:	d904      	bls.n	800107c <DMA1_Stream3_IRQHandler+0xbc>
 8001072:	4a0e      	ldr	r2, [pc, #56]	; (80010ac <DMA1_Stream3_IRQHandler+0xec>)
 8001074:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001078:	60d3      	str	r3, [r2, #12]
 800107a:	e003      	b.n	8001084 <DMA1_Stream3_IRQHandler+0xc4>
 800107c:	4a0b      	ldr	r2, [pc, #44]	; (80010ac <DMA1_Stream3_IRQHandler+0xec>)
 800107e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001082:	6093      	str	r3, [r2, #8]
		if(i2s_rx_callback!=NULL) i2s_rx_callback();	//÷¥––ªÿµ˜∫Ø ˝,∂¡»° ˝æ›µ»≤Ÿ◊˜‘⁄’‚¿Ô√Ê¥¶¿Ì
 8001084:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <DMA1_Stream3_IRQHandler+0xf0>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d002      	beq.n	8001092 <DMA1_Stream3_IRQHandler+0xd2>
 800108c:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <DMA1_Stream3_IRQHandler+0xf0>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4798      	blx	r3
    } 											 
} 
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	20000468 	.word	0x20000468
 800109c:	40026458 	.word	0x40026458
 80010a0:	40026400 	.word	0x40026400
 80010a4:	400260b8 	.word	0x400260b8
 80010a8:	40026058 	.word	0x40026058
 80010ac:	40026000 	.word	0x40026000
 80010b0:	20000464 	.word	0x20000464

080010b4 <I2S_Play_Start>:

//I2Sø™ º≤•∑≈
void I2S_Play_Start(void)
{   	
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_TXDMA_Handler);//ø™∆ÙDMA TX¥´ ‰
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <I2S_Play_Start+0x20>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <I2S_Play_Start+0x20>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f042 0201 	orr.w	r2, r2, #1
 80010c6:	601a      	str	r2, [r3, #0]
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	20000404 	.word	0x20000404

080010d8 <I2S_Rec_Start>:
	__HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);//Ω· ¯≤•∑≈;
} 

//I2Sø™ º¬º“Ù
void I2S_Rec_Start(void)
{ 
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_RXDMA_Handler); //ø™∆ÙDMA RX¥´ ‰
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <I2S_Rec_Start+0x20>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <I2S_Rec_Start+0x20>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f042 0201 	orr.w	r2, r2, #1
 80010ea:	601a      	str	r2, [r3, #0]
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20000468 	.word	0x20000468

080010fc <I2S_Rec_Stop>:

//πÿ±’I2S¬º“Ù
void I2S_Rec_Stop(void)
{   
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
	__HAL_DMA_DISABLE(&I2S2_RXDMA_Handler); //Ω· ¯¬º“Ù
 8001100:	4b06      	ldr	r3, [pc, #24]	; (800111c <I2S_Rec_Stop+0x20>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	4b05      	ldr	r3, [pc, #20]	; (800111c <I2S_Rec_Stop+0x20>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f022 0201 	bic.w	r2, r2, #1
 800110e:	601a      	str	r2, [r3, #0]
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	20000468 	.word	0x20000468

08001120 <recoder_wav_init>:
//	ChunkFACT fact;
	ChunkDATA data;
} __WaveHeader;

void recoder_wav_init(__WaveHeader* wavhead)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	wavhead->riff.ChunkID = 0X46464952;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4a17      	ldr	r2, [pc, #92]	; (8001188 <recoder_wav_init+0x68>)
 800112c:	601a      	str	r2, [r3, #0]
	wavhead->riff.ChunkSize = 0;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
	wavhead->riff.Format = 0X45564157;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4a15      	ldr	r2, [pc, #84]	; (800118c <recoder_wav_init+0x6c>)
 8001138:	609a      	str	r2, [r3, #8]
	wavhead->fmt.ChunkID = 0X20746D66;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a14      	ldr	r2, [pc, #80]	; (8001190 <recoder_wav_init+0x70>)
 800113e:	60da      	str	r2, [r3, #12]
	wavhead->fmt.ChunkSize = 16;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2210      	movs	r2, #16
 8001144:	611a      	str	r2, [r3, #16]
	wavhead->fmt.AudioFormat = 0X01;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2201      	movs	r2, #1
 800114a:	829a      	strh	r2, [r3, #20]
	wavhead->fmt.NumOfChannels = 2;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2202      	movs	r2, #2
 8001150:	82da      	strh	r2, [r3, #22]
	wavhead->fmt.SampleRate = 16000;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001158:	619a      	str	r2, [r3, #24]
	wavhead->fmt.ByteRate = wavhead->fmt.SampleRate * 4;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	699b      	ldr	r3, [r3, #24]
 800115e:	009a      	lsls	r2, r3, #2
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	61da      	str	r2, [r3, #28]
	wavhead->fmt.BlockAlign = 4;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2204      	movs	r2, #4
 8001168:	841a      	strh	r2, [r3, #32]
	wavhead->fmt.BitsPerSample = 16;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2210      	movs	r2, #16
 800116e:	845a      	strh	r2, [r3, #34]	; 0x22
	wavhead->data.ChunkID = 0X61746164;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	4a08      	ldr	r2, [pc, #32]	; (8001194 <recoder_wav_init+0x74>)
 8001174:	625a      	str	r2, [r3, #36]	; 0x24
	wavhead->data.ChunkSize = 0;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	46464952 	.word	0x46464952
 800118c:	45564157 	.word	0x45564157
 8001190:	20746d66 	.word	0x20746d66
 8001194:	61746164 	.word	0x61746164

08001198 <rec_i2s_dma_rx_callback>:
uint16_t I2S_Buf0[4096] = { 0 };
uint16_t I2S_Buf1[4096] = { 0 };
uint32_t wavsize;
FILINFO *fno=NULL;
uint16_t bw3;
void rec_i2s_dma_rx_callback(void) {
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
	if (DMA1_Stream3->CR & (1 << 19)) {
 800119c:	4b28      	ldr	r3, [pc, #160]	; (8001240 <rec_i2s_dma_rx_callback+0xa8>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d021      	beq.n	80011ec <rec_i2s_dma_rx_callback+0x54>
		f_write(f_rec, i2srecbuf1, 4096, (UINT*) &bw3);
 80011a8:	4b26      	ldr	r3, [pc, #152]	; (8001244 <rec_i2s_dma_rx_callback+0xac>)
 80011aa:	6818      	ldr	r0, [r3, #0]
 80011ac:	4b26      	ldr	r3, [pc, #152]	; (8001248 <rec_i2s_dma_rx_callback+0xb0>)
 80011ae:	6819      	ldr	r1, [r3, #0]
 80011b0:	4b26      	ldr	r3, [pc, #152]	; (800124c <rec_i2s_dma_rx_callback+0xb4>)
 80011b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011b6:	f009 ff7f 	bl	800b0b8 <f_write>
		f_sync(f_rec);
 80011ba:	4b22      	ldr	r3, [pc, #136]	; (8001244 <rec_i2s_dma_rx_callback+0xac>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f00a f8ef 	bl	800b3a2 <f_sync>


		if ((count_t % 40) == 0) {
 80011c4:	4b22      	ldr	r3, [pc, #136]	; (8001250 <rec_i2s_dma_rx_callback+0xb8>)
 80011c6:	6819      	ldr	r1, [r3, #0]
 80011c8:	4b22      	ldr	r3, [pc, #136]	; (8001254 <rec_i2s_dma_rx_callback+0xbc>)
 80011ca:	fb83 2301 	smull	r2, r3, r3, r1
 80011ce:	111a      	asrs	r2, r3, #4
 80011d0:	17cb      	asrs	r3, r1, #31
 80011d2:	1ad2      	subs	r2, r2, r3
 80011d4:	4613      	mov	r3, r2
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	4413      	add	r3, r2
 80011da:	00db      	lsls	r3, r3, #3
 80011dc:	1aca      	subs	r2, r1, r3
 80011de:	2a00      	cmp	r2, #0
 80011e0:	d112      	bne.n	8001208 <rec_i2s_dma_rx_callback+0x70>

				HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
 80011e2:	2108      	movs	r1, #8
 80011e4:	481c      	ldr	r0, [pc, #112]	; (8001258 <rec_i2s_dma_rx_callback+0xc0>)
 80011e6:	f002 faba 	bl	800375e <HAL_GPIO_TogglePin>
 80011ea:	e00d      	b.n	8001208 <rec_i2s_dma_rx_callback+0x70>
			}



	} else {
	 f_write(f_rec, i2srecbuf2, 4096, (UINT*) &bw3);		//ËÑ®È∫ìËÑ†ÊØõËÑ¶ËÑõÂΩïÈïÅ
 80011ec:	4b15      	ldr	r3, [pc, #84]	; (8001244 <rec_i2s_dma_rx_callback+0xac>)
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	4b1a      	ldr	r3, [pc, #104]	; (800125c <rec_i2s_dma_rx_callback+0xc4>)
 80011f2:	6819      	ldr	r1, [r3, #0]
 80011f4:	4b15      	ldr	r3, [pc, #84]	; (800124c <rec_i2s_dma_rx_callback+0xb4>)
 80011f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011fa:	f009 ff5d 	bl	800b0b8 <f_write>
		f_sync(f_rec);
 80011fe:	4b11      	ldr	r3, [pc, #68]	; (8001244 <rec_i2s_dma_rx_callback+0xac>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f00a f8cd 	bl	800b3a2 <f_sync>


	}
	wavsize += I2S_RX_DMA_BUF_SIZE;
 8001208:	4b15      	ldr	r3, [pc, #84]	; (8001260 <rec_i2s_dma_rx_callback+0xc8>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001210:	4a13      	ldr	r2, [pc, #76]	; (8001260 <rec_i2s_dma_rx_callback+0xc8>)
 8001212:	6013      	str	r3, [r2, #0]

	count_t += 1;
 8001214:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <rec_i2s_dma_rx_callback+0xb8>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	4a0d      	ldr	r2, [pc, #52]	; (8001250 <rec_i2s_dma_rx_callback+0xb8>)
 800121c:	6013      	str	r3, [r2, #0]

	if (count_t == RECORDER_MAX_CIRCLE) {
 800121e:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <rec_i2s_dma_rx_callback+0xb8>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001226:	d109      	bne.n	800123c <rec_i2s_dma_rx_callback+0xa4>

		end_t = 1;
 8001228:	4b0e      	ldr	r3, [pc, #56]	; (8001264 <rec_i2s_dma_rx_callback+0xcc>)
 800122a:	2201      	movs	r2, #1
 800122c:	601a      	str	r2, [r3, #0]
		count_t=0;
 800122e:	4b08      	ldr	r3, [pc, #32]	; (8001250 <rec_i2s_dma_rx_callback+0xb8>)
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]

		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
 8001234:	2108      	movs	r1, #8
 8001236:	4808      	ldr	r0, [pc, #32]	; (8001258 <rec_i2s_dma_rx_callback+0xc0>)
 8001238:	f002 fa91 	bl	800375e <HAL_GPIO_TogglePin>
	}


}
 800123c:	bf00      	nop
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40026058 	.word	0x40026058
 8001244:	20000120 	.word	0x20000120
 8001248:	20000130 	.word	0x20000130
 800124c:	20000714 	.word	0x20000714
 8001250:	20000124 	.word	0x20000124
 8001254:	66666667 	.word	0x66666667
 8001258:	40021000 	.word	0x40021000
 800125c:	20000134 	.word	0x20000134
 8001260:	20000844 	.word	0x20000844
 8001264:	20000128 	.word	0x20000128

08001268 <joint3>:
char * joint3(char*s1,char*s2){
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]

	char*result=malloc(strlen(s1)+strlen(s2)+1+2);
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f7fe ffac 	bl	80001d0 <strlen>
 8001278:	4604      	mov	r4, r0
 800127a:	6838      	ldr	r0, [r7, #0]
 800127c:	f7fe ffa8 	bl	80001d0 <strlen>
 8001280:	4603      	mov	r3, r0
 8001282:	4423      	add	r3, r4
 8001284:	3303      	adds	r3, #3
 8001286:	4618      	mov	r0, r3
 8001288:	f00b f848 	bl	800c31c <malloc>
 800128c:	4603      	mov	r3, r0
 800128e:	60fb      	str	r3, [r7, #12]
	if(result==NULL)exit(1);
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d102      	bne.n	800129c <joint3+0x34>
 8001296:	2001      	movs	r0, #1
 8001298:	f00b f808 	bl	800c2ac <exit>
	strcpy(result,s1);
 800129c:	6879      	ldr	r1, [r7, #4]
 800129e:	68f8      	ldr	r0, [r7, #12]
 80012a0:	f00b f979 	bl	800c596 <strcpy>
	strcat(result,"\\");
 80012a4:	68f8      	ldr	r0, [r7, #12]
 80012a6:	f7fe ff93 	bl	80001d0 <strlen>
 80012aa:	4603      	mov	r3, r0
 80012ac:	461a      	mov	r2, r3
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	4413      	add	r3, r2
 80012b2:	4907      	ldr	r1, [pc, #28]	; (80012d0 <joint3+0x68>)
 80012b4:	461a      	mov	r2, r3
 80012b6:	460b      	mov	r3, r1
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	8013      	strh	r3, [r2, #0]
	strcat(result,s2);
 80012bc:	6839      	ldr	r1, [r7, #0]
 80012be:	68f8      	ldr	r0, [r7, #12]
 80012c0:	f00b f95a 	bl	800c578 <strcat>
	return result;
 80012c4:	68fb      	ldr	r3, [r7, #12]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd90      	pop	{r4, r7, pc}
 80012ce:	bf00      	nop
 80012d0:	0800d6a0 	.word	0x0800d6a0

080012d4 <delete_files>:

FRESULT delete_files (char* path)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b094      	sub	sp, #80	; 0x50
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
    FRESULT res;
    DIR dir;
    UINT i;
    FIL *ftemp2=NULL;	  		//ËÑ¶ËÑõÂΩïÈïÅ2.
 80012dc:	2300      	movs	r3, #0
 80012de:	647b      	str	r3, [r7, #68]	; 0x44

    static FILINFO fno;
	static uint8_t layerDeeph=0;
	uint8_t j;
	char *file_path;
    res = f_opendir(&dir, path);
 80012e0:	f107 0308 	add.w	r3, r7, #8
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	4618      	mov	r0, r3
 80012e8:	f00a fb0c 	bl	800b904 <f_opendir>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
    if (res == FR_OK)
 80012f2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d105      	bne.n	8001306 <delete_files+0x32>
		layerDeeph+=4;
 80012fa:	4b3f      	ldr	r3, [pc, #252]	; (80013f8 <delete_files+0x124>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	3304      	adds	r3, #4
 8001300:	b2da      	uxtb	r2, r3
 8001302:	4b3d      	ldr	r3, [pc, #244]	; (80013f8 <delete_files+0x124>)
 8001304:	701a      	strb	r2, [r3, #0]
        for (;;)
		{
            res = f_readdir(&dir, &fno);
 8001306:	f107 0308 	add.w	r3, r7, #8
 800130a:	493c      	ldr	r1, [pc, #240]	; (80013fc <delete_files+0x128>)
 800130c:	4618      	mov	r0, r3
 800130e:	f00a fbbd 	bl	800ba8c <f_readdir>
 8001312:	4603      	mov	r3, r0
 8001314:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
            if (res != FR_OK || fno.fname[0] == 0)
 8001318:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800131c:	2b00      	cmp	r3, #0
 800131e:	d14f      	bne.n	80013c0 <delete_files+0xec>
 8001320:	4b36      	ldr	r3, [pc, #216]	; (80013fc <delete_files+0x128>)
 8001322:	7d9b      	ldrb	r3, [r3, #22]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d04b      	beq.n	80013c0 <delete_files+0xec>
				break;
            if (fno.fattrib & AM_DIR)
 8001328:	4b34      	ldr	r3, [pc, #208]	; (80013fc <delete_files+0x128>)
 800132a:	7a1b      	ldrb	r3, [r3, #8]
 800132c:	f003 0310 	and.w	r3, r3, #16
 8001330:	2b00      	cmp	r3, #0
 8001332:	d023      	beq.n	800137c <delete_files+0xa8>
			{
                i = strlen(path);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7fe ff4b 	bl	80001d0 <strlen>
 800133a:	63f8      	str	r0, [r7, #60]	; 0x3c
                sprintf(&path[i], "/%s", fno.fname);
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001340:	4413      	add	r3, r2
 8001342:	4a2f      	ldr	r2, [pc, #188]	; (8001400 <delete_files+0x12c>)
 8001344:	492f      	ldr	r1, [pc, #188]	; (8001404 <delete_files+0x130>)
 8001346:	4618      	mov	r0, r3
 8001348:	f00b f8f6 	bl	800c538 <siprintf>
				for(j=0;j<layerDeeph;j++)
 800134c:	2300      	movs	r3, #0
 800134e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001352:	e007      	b.n	8001364 <delete_files+0x90>
					printf(" ");
 8001354:	2020      	movs	r0, #32
 8001356:	f00b f8c9 	bl	800c4ec <putchar>
				for(j=0;j<layerDeeph;j++)
 800135a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800135e:	3301      	adds	r3, #1
 8001360:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001364:	4b24      	ldr	r3, [pc, #144]	; (80013f8 <delete_files+0x124>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800136c:	429a      	cmp	r2, r3
 800136e:	d3f1      	bcc.n	8001354 <delete_files+0x80>
               // res = scan_files(path);
              //  if (res != FR_OK) break;
                path[i] = 0;
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001374:	4413      	add	r3, r2
 8001376:	2200      	movs	r2, #0
 8001378:	701a      	strb	r2, [r3, #0]
 800137a:	e7c4      	b.n	8001306 <delete_files+0x32>
            }
			else
			{
//				for(j=0;j<layerDeeph;j++)
//					printf(" ");
                printf("====>%s\r\n",fno.fname);
 800137c:	4920      	ldr	r1, [pc, #128]	; (8001400 <delete_files+0x12c>)
 800137e:	4822      	ldr	r0, [pc, #136]	; (8001408 <delete_files+0x134>)
 8001380:	f00b f89c 	bl	800c4bc <iprintf>
                file_path=joint3(path,fno.fname);
 8001384:	491e      	ldr	r1, [pc, #120]	; (8001400 <delete_files+0x12c>)
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff ff6e 	bl	8001268 <joint3>
 800138c:	64b8      	str	r0, [r7, #72]	; 0x48
                uint8_t res2= f_open(ftemp2,file_path,FA_OPEN_ALWAYS | FA_WRITE|FA_READ);
 800138e:	2213      	movs	r2, #19
 8001390:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001392:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001394:	f009 fc46 	bl	800ac24 <f_open>
 8001398:	4603      	mov	r3, r0
 800139a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42


                if(res2==FR_NO_FILE){
 800139e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	d00b      	beq.n	80013be <delete_files+0xea>

                         }else{
                             res2= f_unlink(file_path);
 80013a6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80013a8:	f00a fbc8 	bl	800bb3c <f_unlink>
 80013ac:	4603      	mov	r3, r0
 80013ae:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42

                            printf("delete status %d ",res2);
 80013b2:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80013b6:	4619      	mov	r1, r3
 80013b8:	4814      	ldr	r0, [pc, #80]	; (800140c <delete_files+0x138>)
 80013ba:	f00b f87f 	bl	800c4bc <iprintf>

                         }
                break;
 80013be:	bf00      	nop

            }
}
            //char *file_path=joint3(path,fno.fname);
            printf("file +++path %s\r\n",file_path);
 80013c0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80013c2:	4813      	ldr	r0, [pc, #76]	; (8001410 <delete_files+0x13c>)
 80013c4:	f00b f87a 	bl	800c4bc <iprintf>

            f_close(ftemp2);
 80013c8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80013ca:	f00a f868 	bl	800b49e <f_close>
            free(file_path);
 80013ce:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80013d0:	f00a ffac 	bl	800c32c <free>
            f_closedir(&dir);
 80013d4:	f107 0308 	add.w	r3, r7, #8
 80013d8:	4618      	mov	r0, r3
 80013da:	f00a fb31 	bl	800ba40 <f_closedir>

        //}
		layerDeeph-=4;
 80013de:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <delete_files+0x124>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	3b04      	subs	r3, #4
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	4b04      	ldr	r3, [pc, #16]	; (80013f8 <delete_files+0x124>)
 80013e8:	701a      	strb	r2, [r3, #0]


    return res;
 80013ea:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3750      	adds	r7, #80	; 0x50
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	2000013c 	.word	0x2000013c
 80013fc:	20000140 	.word	0x20000140
 8001400:	20000156 	.word	0x20000156
 8001404:	0800d6a4 	.word	0x0800d6a4
 8001408:	0800d6a8 	.word	0x0800d6a8
 800140c:	0800d6b4 	.word	0x0800d6b4
 8001410:	0800d6c8 	.word	0x0800d6c8

08001414 <scan_files>:



FRESULT scan_files (char* path)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b090      	sub	sp, #64	; 0x40
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
    FRESULT res;
    DIR dir;
    static FILINFO fno;
	static uint8_t layerDeeph=0;
    res = f_opendir(&dir, path);
 800141c:	f107 0308 	add.w	r3, r7, #8
 8001420:	6879      	ldr	r1, [r7, #4]
 8001422:	4618      	mov	r0, r3
 8001424:	f00a fa6e 	bl	800b904 <f_opendir>
 8001428:	4603      	mov	r3, r0
 800142a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (res == FR_OK)
 800142e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001432:	2b00      	cmp	r3, #0
 8001434:	d12c      	bne.n	8001490 <scan_files+0x7c>
	{
		layerDeeph+=4;
 8001436:	4b19      	ldr	r3, [pc, #100]	; (800149c <scan_files+0x88>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	3304      	adds	r3, #4
 800143c:	b2da      	uxtb	r2, r3
 800143e:	4b17      	ldr	r3, [pc, #92]	; (800149c <scan_files+0x88>)
 8001440:	701a      	strb	r2, [r3, #0]
        for (;;)
		{
            res = f_readdir(&dir, &fno);
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4916      	ldr	r1, [pc, #88]	; (80014a0 <scan_files+0x8c>)
 8001448:	4618      	mov	r0, r3
 800144a:	f00a fb1f 	bl	800ba8c <f_readdir>
 800144e:	4603      	mov	r3, r0
 8001450:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
            if (res != FR_OK || fno.fname[0] == 0)
 8001454:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001458:	2b00      	cmp	r3, #0
 800145a:	d10e      	bne.n	800147a <scan_files+0x66>
 800145c:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <scan_files+0x8c>)
 800145e:	7d9b      	ldrb	r3, [r3, #22]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d00a      	beq.n	800147a <scan_files+0x66>
				break;
            if (fno.fattrib & AM_DIR)
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <scan_files+0x8c>)
 8001466:	7a1b      	ldrb	r3, [r3, #8]
 8001468:	f003 0310 	and.w	r3, r3, #16
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1e8      	bne.n	8001442 <scan_files+0x2e>

            }
			else
			{

                printf("scan file %s\r\n",fno.fname);
 8001470:	490c      	ldr	r1, [pc, #48]	; (80014a4 <scan_files+0x90>)
 8001472:	480d      	ldr	r0, [pc, #52]	; (80014a8 <scan_files+0x94>)
 8001474:	f00b f822 	bl	800c4bc <iprintf>
            res = f_readdir(&dir, &fno);
 8001478:	e7e3      	b.n	8001442 <scan_files+0x2e>
            }
        }
        f_closedir(&dir);
 800147a:	f107 0308 	add.w	r3, r7, #8
 800147e:	4618      	mov	r0, r3
 8001480:	f00a fade 	bl	800ba40 <f_closedir>
		layerDeeph-=4;
 8001484:	4b05      	ldr	r3, [pc, #20]	; (800149c <scan_files+0x88>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	3b04      	subs	r3, #4
 800148a:	b2da      	uxtb	r2, r3
 800148c:	4b03      	ldr	r3, [pc, #12]	; (800149c <scan_files+0x88>)
 800148e:	701a      	strb	r2, [r3, #0]
    }

    return res;
 8001490:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8001494:	4618      	mov	r0, r3
 8001496:	3740      	adds	r7, #64	; 0x40
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20000258 	.word	0x20000258
 80014a0:	2000025c 	.word	0x2000025c
 80014a4:	20000272 	.word	0x20000272
 80014a8:	0800d6dc 	.word	0x0800d6dc

080014ac <set_timestamp>:



const uint16_t i2splaybuf[2] = { 0X0000, 0X0000 };//2ËµÇÊûö16ËÑ¶Á¶ÑËÑ¢Â™íÊàÆËÑª,ËÑ´ËÑôËÑ´ËÑ∑ËÑóÂΩïËÑ™‰πàËÑ¢Âç§I2S MasterË∑ØÂûÑËÑ£ËÑ•.ËÑ©È¢ÖÁ¶ÑË∑ØË∑ØÂûÑËÑ£ËÑ•0.
FRESULT set_timestamp(char *obj, /* Pointer to the file name */
int year, int month, int mday, int hour, int min, int sec) {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
 80014b8:	603b      	str	r3, [r7, #0]

	fno->fdate = (WORD) (((year - 1980) * 512U) | month * 32U | mday);
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	f2a3 73bc 	subw	r3, r3, #1980	; 0x7bc
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	025b      	lsls	r3, r3, #9
 80014c4:	b29a      	uxth	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	015b      	lsls	r3, r3, #5
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	4313      	orrs	r3, r2
 80014d0:	b299      	uxth	r1, r3
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	b29a      	uxth	r2, r3
 80014d6:	4b13      	ldr	r3, [pc, #76]	; (8001524 <set_timestamp+0x78>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	430a      	orrs	r2, r1
 80014dc:	b292      	uxth	r2, r2
 80014de:	809a      	strh	r2, [r3, #4]
	fno->ftime = (WORD) (hour * 2048U | min * 32U | sec / 2U);
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	02db      	lsls	r3, r3, #11
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	015b      	lsls	r3, r3, #5
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	4313      	orrs	r3, r2
 80014f2:	b299      	uxth	r1, r3
 80014f4:	6a3b      	ldr	r3, [r7, #32]
 80014f6:	085b      	lsrs	r3, r3, #1
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <set_timestamp+0x78>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	430a      	orrs	r2, r1
 8001500:	b292      	uxth	r2, r2
 8001502:	80da      	strh	r2, [r3, #6]
	retSD = f_utime(obj, fno);
 8001504:	4b07      	ldr	r3, [pc, #28]	; (8001524 <set_timestamp+0x78>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4619      	mov	r1, r3
 800150a:	68f8      	ldr	r0, [r7, #12]
 800150c:	f00a fd22 	bl	800bf54 <f_utime>
 8001510:	4603      	mov	r3, r0
 8001512:	461a      	mov	r2, r3
 8001514:	4b04      	ldr	r3, [pc, #16]	; (8001528 <set_timestamp+0x7c>)
 8001516:	701a      	strb	r2, [r3, #0]
	return retSD;
 8001518:	4b03      	ldr	r3, [pc, #12]	; (8001528 <set_timestamp+0x7c>)
 800151a:	781b      	ldrb	r3, [r3, #0]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000138 	.word	0x20000138
 8001528:	20015c4c 	.word	0x20015c4c

0800152c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800152c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800152e:	f5ad 7d1f 	sub.w	sp, sp, #636	; 0x27c
 8001532:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001534:	f001 f948 	bl	80027c8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001538:	f000 f9da 	bl	80018f0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800153c:	f000 fb6e 	bl	8001c1c <MX_GPIO_Init>
	MX_DMA_Init();
 8001540:	f000 fb2e 	bl	8001ba0 <MX_DMA_Init>
	MX_I2C1_Init();
 8001544:	f000 fa40 	bl	80019c8 <MX_I2C1_Init>
	MX_I2S2_Init();
 8001548:	f000 fa6c 	bl	8001a24 <MX_I2S2_Init>
	MX_USART1_UART_Init();
 800154c:	f000 fafe 	bl	8001b4c <MX_USART1_UART_Init>
	MX_SDIO_SD_Init();
 8001550:	f000 fada 	bl	8001b08 <MX_SDIO_SD_Init>
	MX_FATFS_Init();
 8001554:	f006 fd26 	bl	8007fa4 <MX_FATFS_Init>
	MX_RTC_Init();
 8001558:	f000 fa92 	bl	8001a80 <MX_RTC_Init>
	/* USER CODE BEGIN 2 */

	RTC_DateTypeDef sdatestructure;
	RTC_TimeTypeDef stimestructure;
	HAL_Delay(1000);
 800155c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001560:	f001 f9a4 	bl	80028ac <HAL_Delay>
	Audio_Player_Init();
 8001564:	f7ff f9fd 	bl	8000962 <Audio_Player_Init>
	WM8978_HPvol_Set(40, 40);
 8001568:	2128      	movs	r1, #40	; 0x28
 800156a:	2028      	movs	r0, #40	; 0x28
 800156c:	f7ff f9a3 	bl	80008b6 <WM8978_HPvol_Set>
	WM8978_SPKvol_Set(50);
 8001570:	2032      	movs	r0, #50	; 0x32
 8001572:	f7ff f9d2 	bl	800091a <WM8978_SPKvol_Set>
	HAL_Delay(1000);
 8001576:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800157a:	f001 f997 	bl	80028ac <HAL_Delay>
	WM8978_ADDA_Cfg(0, 1);
 800157e:	2101      	movs	r1, #1
 8001580:	2000      	movs	r0, #0
 8001582:	f7ff f864 	bl	800064e <WM8978_ADDA_Cfg>
	WM8978_Input_Cfg(1, 1, 0);
 8001586:	2200      	movs	r2, #0
 8001588:	2101      	movs	r1, #1
 800158a:	2001      	movs	r0, #1
 800158c:	f7ff f8c8 	bl	8000720 <WM8978_Input_Cfg>
	WM8978_Output_Cfg(0, 1);
 8001590:	2101      	movs	r1, #1
 8001592:	2000      	movs	r0, #0
 8001594:	f7ff f911 	bl	80007ba <WM8978_Output_Cfg>
	WM8978_MIC_Gain(46);
 8001598:	202e      	movs	r0, #46	; 0x2e
 800159a:	f7ff f938 	bl	800080e <WM8978_MIC_Gain>
	WM8978_I2S_Cfg(2, 0);
 800159e:	2100      	movs	r1, #0
 80015a0:	2002      	movs	r0, #2
 80015a2:	f7ff f833 	bl	800060c <WM8978_I2S_Cfg>
	my_mem_init(SRAMIN);
 80015a6:	2000      	movs	r0, #0
 80015a8:	f000 fbe6 	bl	8001d78 <my_mem_init>

	FATFS fs;
	f_mount(&fs, "0", 1);
 80015ac:	f107 0310 	add.w	r3, r7, #16
 80015b0:	2201      	movs	r2, #1
 80015b2:	49b7      	ldr	r1, [pc, #732]	; (8001890 <main+0x364>)
 80015b4:	4618      	mov	r0, r3
 80015b6:	f009 faef 	bl	800ab98 <f_mount>
	f_mkdir("0:\\etcdh");
 80015ba:	48b6      	ldr	r0, [pc, #728]	; (8001894 <main+0x368>)
 80015bc:	f00a fb7f 	bl	800bcbe <f_mkdir>
	printf("just a function");
 80015c0:	48b5      	ldr	r0, [pc, #724]	; (8001898 <main+0x36c>)
 80015c2:	f00a ff7b 	bl	800c4bc <iprintf>
	//delete_files("0:\\etcdh");

	//scan_files("0:\\etcdh");
	int abc[2]={300,400};
 80015c6:	f107 0308 	add.w	r3, r7, #8
 80015ca:	4ab4      	ldr	r2, [pc, #720]	; (800189c <main+0x370>)
 80015cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015d0:	e883 0003 	stmia.w	r3, {r0, r1}
	delay_ms(2500);
 80015d4:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80015d8:	f7ff fa3c 	bl	8000a54 <delay_ms>

	i2srecbuf1 = mymalloc(SRAMIN, I2S_RX_DMA_BUF_SIZE);
 80015dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015e0:	2000      	movs	r0, #0
 80015e2:	f000 fcfb 	bl	8001fdc <mymalloc>
 80015e6:	4603      	mov	r3, r0
 80015e8:	4aad      	ldr	r2, [pc, #692]	; (80018a0 <main+0x374>)
 80015ea:	6013      	str	r3, [r2, #0]
	i2srecbuf2 = mymalloc(SRAMIN, I2S_RX_DMA_BUF_SIZE);
 80015ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015f0:	2000      	movs	r0, #0
 80015f2:	f000 fcf3 	bl	8001fdc <mymalloc>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4aaa      	ldr	r2, [pc, #680]	; (80018a4 <main+0x378>)
 80015fa:	6013      	str	r3, [r2, #0]
	I2S2_Init(I2S_STANDARD_PHILIPS, I2S_MODE_MASTER_TX, I2S_CPOL_LOW,
 80015fc:	2300      	movs	r3, #0
 80015fe:	2200      	movs	r2, #0
 8001600:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001604:	2000      	movs	r0, #0
 8001606:	f7ff fa3d 	bl	8000a84 <I2S2_Init>
	I2S_DATAFORMAT_16B);
	I2S2_SampleRate_Set(16000);
 800160a:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 800160e:	f7ff fa93 	bl	8000b38 <I2S2_SampleRate_Set>
	I2S2_TX_DMA_Init((uint8_t*) &i2splaybuf[0], (uint8_t*) &i2splaybuf[1], 1);
 8001612:	2201      	movs	r2, #1
 8001614:	49a4      	ldr	r1, [pc, #656]	; (80018a8 <main+0x37c>)
 8001616:	48a5      	ldr	r0, [pc, #660]	; (80018ac <main+0x380>)
 8001618:	f7ff fb0a 	bl	8000c30 <I2S2_TX_DMA_Init>
	DMA1_Stream4->CR &= ~(1 << 4);
 800161c:	4ba4      	ldr	r3, [pc, #656]	; (80018b0 <main+0x384>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4aa3      	ldr	r2, [pc, #652]	; (80018b0 <main+0x384>)
 8001622:	f023 0310 	bic.w	r3, r3, #16
 8001626:	6013      	str	r3, [r2, #0]
	I2S2ext_RX_DMA_Init(i2srecbuf1, i2srecbuf2, 2048);
 8001628:	4b9d      	ldr	r3, [pc, #628]	; (80018a0 <main+0x374>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a9d      	ldr	r2, [pc, #628]	; (80018a4 <main+0x378>)
 800162e:	6811      	ldr	r1, [r2, #0]
 8001630:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fba3 	bl	8000d80 <I2S2ext_RX_DMA_Init>
	i2s_rx_callback = rec_i2s_dma_rx_callback;
 800163a:	4b9e      	ldr	r3, [pc, #632]	; (80018b4 <main+0x388>)
 800163c:	4a9e      	ldr	r2, [pc, #632]	; (80018b8 <main+0x38c>)
 800163e:	601a      	str	r2, [r3, #0]
	__WaveHeader *wavhead=0;
 8001640:	2300      	movs	r3, #0
 8001642:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264


	uint16_t bw;
	uint8_t res;
	int status = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
	ftemp = (FIL*) mymalloc(SRAMIN, sizeof(FIL));
 800164c:	f44f 710c 	mov.w	r1, #560	; 0x230
 8001650:	2000      	movs	r0, #0
 8001652:	f000 fcc3 	bl	8001fdc <mymalloc>
 8001656:	4603      	mov	r3, r0
 8001658:	4a98      	ldr	r2, [pc, #608]	; (80018bc <main+0x390>)
 800165a:	6013      	str	r3, [r2, #0]
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		switch (end_t) {
 800165c:	4b98      	ldr	r3, [pc, #608]	; (80018c0 <main+0x394>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <main+0x140>
 8001664:	2b01      	cmp	r3, #1
 8001666:	f000 80b4 	beq.w	80017d2 <main+0x2a6>
 800166a:	e10d      	b.n	8001888 <main+0x35c>
		case 0:
			if (file_index < FILE_SIZE) {
 800166c:	4b95      	ldr	r3, [pc, #596]	; (80018c4 <main+0x398>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2b04      	cmp	r3, #4
 8001672:	f300 80a2 	bgt.w	80017ba <main+0x28e>
				if (status == 0) {
 8001676:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800167a:	2b00      	cmp	r3, #0
 800167c:	f040 8103 	bne.w	8001886 <main+0x35a>
					HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
 8001680:	2108      	movs	r1, #8
 8001682:	4891      	ldr	r0, [pc, #580]	; (80018c8 <main+0x39c>)
 8001684:	f002 f86b 	bl	800375e <HAL_GPIO_TogglePin>
					f_rec = (FIL*) mymalloc(SRAMIN, sizeof(FIL));
 8001688:	f44f 710c 	mov.w	r1, #560	; 0x230
 800168c:	2000      	movs	r0, #0
 800168e:	f000 fca5 	bl	8001fdc <mymalloc>
 8001692:	4603      	mov	r3, r0
 8001694:	4a8d      	ldr	r2, [pc, #564]	; (80018cc <main+0x3a0>)
 8001696:	6013      	str	r3, [r2, #0]
					I2S_Play_Start();
 8001698:	f7ff fd0c 	bl	80010b4 <I2S_Play_Start>
					I2S_Rec_Start();
 800169c:	f7ff fd1c 	bl	80010d8 <I2S_Rec_Start>
					HAL_RTC_GetTime(&hrtc, &stimestructure, RTC_FORMAT_BIN);
 80016a0:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80016a4:	2200      	movs	r2, #0
 80016a6:	4619      	mov	r1, r3
 80016a8:	4889      	ldr	r0, [pc, #548]	; (80018d0 <main+0x3a4>)
 80016aa:	f003 ffa4 	bl	80055f6 <HAL_RTC_GetTime>
					HAL_RTC_GetDate(&hrtc, &sdatestructure, RTC_FORMAT_BIN);
 80016ae:	f507 7316 	add.w	r3, r7, #600	; 0x258
 80016b2:	2200      	movs	r2, #0
 80016b4:	4619      	mov	r1, r3
 80016b6:	4886      	ldr	r0, [pc, #536]	; (80018d0 <main+0x3a4>)
 80016b8:	f003 fffb 	bl	80056b2 <HAL_RTC_GetDate>
					fno = (FILINFO*) mymalloc(SRAMIN, sizeof(FILINFO));	//ËÑ¶ÈôãftempËÑ°ÈîöËÑüÊØõËÑõËÑ∑È∫ìÂøô
 80016bc:	f44f 718c 	mov.w	r1, #280	; 0x118
 80016c0:	2000      	movs	r0, #0
 80016c2:	f000 fc8b 	bl	8001fdc <mymalloc>
 80016c6:	4603      	mov	r3, r0
 80016c8:	4a82      	ldr	r2, [pc, #520]	; (80018d4 <main+0x3a8>)
 80016ca:	6013      	str	r3, [r2, #0]
					/* Display date Format : yy/mm/dd */
					lt2=(char*)malloc(40*sizeof(char));
 80016cc:	2028      	movs	r0, #40	; 0x28
 80016ce:	f00a fe25 	bl	800c31c <malloc>
 80016d2:	4603      	mov	r3, r0
 80016d4:	461a      	mov	r2, r3
 80016d6:	4b80      	ldr	r3, [pc, #512]	; (80018d8 <main+0x3ac>)
 80016d8:	601a      	str	r2, [r3, #0]
					sprintf(lt2, "0:\\etcdh\\%02d-%02d-%02d_%02d_%02d_%02d.wav",
 80016da:	4b7f      	ldr	r3, [pc, #508]	; (80018d8 <main+0x3ac>)
 80016dc:	6818      	ldr	r0, [r3, #0]
							2000 + sdatestructure.Year, sdatestructure.Month,
 80016de:	f897 325b 	ldrb.w	r3, [r7, #603]	; 0x25b
					sprintf(lt2, "0:\\etcdh\\%02d-%02d-%02d_%02d_%02d_%02d.wav",
 80016e2:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
							2000 + sdatestructure.Year, sdatestructure.Month,
 80016e6:	f897 3259 	ldrb.w	r3, [r7, #601]	; 0x259
					sprintf(lt2, "0:\\etcdh\\%02d-%02d-%02d_%02d_%02d_%02d.wav",
 80016ea:	461e      	mov	r6, r3
							sdatestructure.Date, stimestructure.Hours,
 80016ec:	f897 325a 	ldrb.w	r3, [r7, #602]	; 0x25a
 80016f0:	f897 1244 	ldrb.w	r1, [r7, #580]	; 0x244
							stimestructure.Minutes, stimestructure.Seconds);
 80016f4:	f897 4245 	ldrb.w	r4, [r7, #581]	; 0x245
 80016f8:	f897 5246 	ldrb.w	r5, [r7, #582]	; 0x246
					sprintf(lt2, "0:\\etcdh\\%02d-%02d-%02d_%02d_%02d_%02d.wav",
 80016fc:	9503      	str	r5, [sp, #12]
 80016fe:	9402      	str	r4, [sp, #8]
 8001700:	9101      	str	r1, [sp, #4]
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	4633      	mov	r3, r6
 8001706:	4975      	ldr	r1, [pc, #468]	; (80018dc <main+0x3b0>)
 8001708:	f00a ff16 	bl	800c538 <siprintf>
					/* Display time Format : hh:mm:ss */
					f_open(ftemp, lt2, FA_READ);
 800170c:	4b6b      	ldr	r3, [pc, #428]	; (80018bc <main+0x390>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a71      	ldr	r2, [pc, #452]	; (80018d8 <main+0x3ac>)
 8001712:	6811      	ldr	r1, [r2, #0]
 8001714:	2201      	movs	r2, #1
 8001716:	4618      	mov	r0, r3
 8001718:	f009 fa84 	bl	800ac24 <f_open>


					if (res == FR_NO_FILE) {
 800171c:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8001720:	2b04      	cmp	r3, #4
 8001722:	d023      	beq.n	800176c <main+0x240>

					} else {
						f_close(ftemp);
 8001724:	4b65      	ldr	r3, [pc, #404]	; (80018bc <main+0x390>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f009 feb8 	bl	800b49e <f_close>
						set_timestamp(lt2,
 800172e:	4b6a      	ldr	r3, [pc, #424]	; (80018d8 <main+0x3ac>)
 8001730:	6818      	ldr	r0, [r3, #0]
														2000 + sdatestructure.Year, sdatestructure.Month,
 8001732:	f897 325b 	ldrb.w	r3, [r7, #603]	; 0x25b
						set_timestamp(lt2,
 8001736:	f503 61fa 	add.w	r1, r3, #2000	; 0x7d0
														2000 + sdatestructure.Year, sdatestructure.Month,
 800173a:	f897 3259 	ldrb.w	r3, [r7, #601]	; 0x259
						set_timestamp(lt2,
 800173e:	461d      	mov	r5, r3
														sdatestructure.Date, stimestructure.Hours,
 8001740:	f897 325a 	ldrb.w	r3, [r7, #602]	; 0x25a
						set_timestamp(lt2,
 8001744:	461e      	mov	r6, r3
														sdatestructure.Date, stimestructure.Hours,
 8001746:	f897 3244 	ldrb.w	r3, [r7, #580]	; 0x244
														stimestructure.Minutes, stimestructure.Seconds);
 800174a:	f897 2245 	ldrb.w	r2, [r7, #581]	; 0x245
 800174e:	f897 4246 	ldrb.w	r4, [r7, #582]	; 0x246
						set_timestamp(lt2,
 8001752:	9402      	str	r4, [sp, #8]
 8001754:	9201      	str	r2, [sp, #4]
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	4633      	mov	r3, r6
 800175a:	462a      	mov	r2, r5
 800175c:	f7ff fea6 	bl	80014ac <set_timestamp>
						//res = f_unlink(lt2);

						printf("file_index %d\r\n", file_index);
 8001760:	4b58      	ldr	r3, [pc, #352]	; (80018c4 <main+0x398>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4619      	mov	r1, r3
 8001766:	485e      	ldr	r0, [pc, #376]	; (80018e0 <main+0x3b4>)
 8001768:	f00a fea8 	bl	800c4bc <iprintf>
					}
					wavhead = (__WaveHeader*) mymalloc(SRAMIN,sizeof(__WaveHeader ));
 800176c:	212c      	movs	r1, #44	; 0x2c
 800176e:	2000      	movs	r0, #0
 8001770:	f000 fc34 	bl	8001fdc <mymalloc>
 8001774:	f8c7 0264 	str.w	r0, [r7, #612]	; 0x264
					recoder_wav_init(wavhead);
 8001778:	f8d7 0264 	ldr.w	r0, [r7, #612]	; 0x264
 800177c:	f7ff fcd0 	bl	8001120 <recoder_wav_init>
					f_open(f_rec, lt2,
 8001780:	4b52      	ldr	r3, [pc, #328]	; (80018cc <main+0x3a0>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a54      	ldr	r2, [pc, #336]	; (80018d8 <main+0x3ac>)
 8001786:	6811      	ldr	r1, [r2, #0]
 8001788:	220a      	movs	r2, #10
 800178a:	4618      	mov	r0, r3
 800178c:	f009 fa4a 	bl	800ac24 <f_open>
							FA_CREATE_ALWAYS | FA_WRITE);
					retSD = f_write(f_rec, (const void*) wavhead,
 8001790:	4b4e      	ldr	r3, [pc, #312]	; (80018cc <main+0x3a0>)
 8001792:	6818      	ldr	r0, [r3, #0]
 8001794:	1dbb      	adds	r3, r7, #6
 8001796:	222c      	movs	r2, #44	; 0x2c
 8001798:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
 800179c:	f009 fc8c 	bl	800b0b8 <f_write>
 80017a0:	4603      	mov	r3, r0
 80017a2:	461a      	mov	r2, r3
 80017a4:	4b4f      	ldr	r3, [pc, #316]	; (80018e4 <main+0x3b8>)
 80017a6:	701a      	strb	r2, [r3, #0]
							sizeof(__WaveHeader ),(void *) &bw);
					file_index += 1;
 80017a8:	4b46      	ldr	r3, [pc, #280]	; (80018c4 <main+0x398>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	3301      	adds	r3, #1
 80017ae:	4a45      	ldr	r2, [pc, #276]	; (80018c4 <main+0x398>)
 80017b0:	6013      	str	r3, [r2, #0]
					status = 1;
 80017b2:	2301      	movs	r3, #1
 80017b4:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260

				file_index-=1;


			}
			break;
 80017b8:	e065      	b.n	8001886 <main+0x35a>
				scan_files("0:\\etcdh");
 80017ba:	4836      	ldr	r0, [pc, #216]	; (8001894 <main+0x368>)
 80017bc:	f7ff fe2a 	bl	8001414 <scan_files>
				delete_files("0:\\etcdh");
 80017c0:	4834      	ldr	r0, [pc, #208]	; (8001894 <main+0x368>)
 80017c2:	f7ff fd87 	bl	80012d4 <delete_files>
				file_index-=1;
 80017c6:	4b3f      	ldr	r3, [pc, #252]	; (80018c4 <main+0x398>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	3b01      	subs	r3, #1
 80017cc:	4a3d      	ldr	r2, [pc, #244]	; (80018c4 <main+0x398>)
 80017ce:	6013      	str	r3, [r2, #0]
			break;
 80017d0:	e059      	b.n	8001886 <main+0x35a>

		case 1:


			wavhead->riff.ChunkSize = wavsize + 36;		//ËÑÆÊ≤°ËµÇÊûöËÑ¶ËÑõÂΩïÈïÅÁ¢åËÑõÈ∫ìË¥∏ËÑ®ÈöÜ-8;
 80017d2:	4b45      	ldr	r3, [pc, #276]	; (80018e8 <main+0x3bc>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f103 0224 	add.w	r2, r3, #36	; 0x24
 80017da:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 80017de:	605a      	str	r2, [r3, #4]
			wavhead->data.ChunkSize = wavsize;		//ËÑ¢Â™íÊàÆËÑªÈ∫ìË¥∏ËÑ®ÈöÜ
 80017e0:	4b41      	ldr	r3, [pc, #260]	; (80018e8 <main+0x3bc>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 80017e8:	629a      	str	r2, [r3, #40]	; 0x28
			f_lseek(f_rec, 0);						//ËÑùËä¶ËÑ™ËÑùÁ¢åÈôÜËÑ¶ËÑõÂΩïÈïÅËÑ•Ë∑Ø.
 80017ea:	4b38      	ldr	r3, [pc, #224]	; (80018cc <main+0x3a0>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2100      	movs	r1, #0
 80017f0:	4618      	mov	r0, r3
 80017f2:	f009 fe7e 	bl	800b4f2 <f_lseek>
			f_write(f_rec, (const void*) wavhead, sizeof(__WaveHeader ), (void *)&bw);//ËÑ®È∫ìËÑ†ÊØõËÑ•Ë∑ØËÑ¢Â™íÊàÆËÑª
 80017f6:	4b35      	ldr	r3, [pc, #212]	; (80018cc <main+0x3a0>)
 80017f8:	6818      	ldr	r0, [r3, #0]
 80017fa:	1dbb      	adds	r3, r7, #6
 80017fc:	222c      	movs	r2, #44	; 0x2c
 80017fe:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
 8001802:	f009 fc59 	bl	800b0b8 <f_write>

			/* Display date Format : yy/mm/dd */
			//   sprintf(lt,"0:\\etcdh\\%02d-%02d-%02d_%02d_%02d_%02d.wav",2000 + sdatestructure.Year, sdatestructure.Month, sdatestructure.Date,stimestructure.Hours, stimestructure.Minutes, stimestructure.Seconds);
			f_close(f_rec);
 8001806:	4b31      	ldr	r3, [pc, #196]	; (80018cc <main+0x3a0>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f009 fe47 	bl	800b49e <f_close>
			set_timestamp(lt2,2000 + sdatestructure.Year, sdatestructure.Month,
 8001810:	4b31      	ldr	r3, [pc, #196]	; (80018d8 <main+0x3ac>)
 8001812:	6818      	ldr	r0, [r3, #0]
 8001814:	f897 325b 	ldrb.w	r3, [r7, #603]	; 0x25b
 8001818:	f503 61fa 	add.w	r1, r3, #2000	; 0x7d0
 800181c:	f897 3259 	ldrb.w	r3, [r7, #601]	; 0x259
 8001820:	461d      	mov	r5, r3
															sdatestructure.Date, stimestructure.Hours,
 8001822:	f897 325a 	ldrb.w	r3, [r7, #602]	; 0x25a
			set_timestamp(lt2,2000 + sdatestructure.Year, sdatestructure.Month,
 8001826:	461e      	mov	r6, r3
															sdatestructure.Date, stimestructure.Hours,
 8001828:	f897 3244 	ldrb.w	r3, [r7, #580]	; 0x244
															stimestructure.Minutes, stimestructure.Seconds);
 800182c:	f897 2245 	ldrb.w	r2, [r7, #581]	; 0x245
 8001830:	f897 4246 	ldrb.w	r4, [r7, #582]	; 0x246
			set_timestamp(lt2,2000 + sdatestructure.Year, sdatestructure.Month,
 8001834:	9402      	str	r4, [sp, #8]
 8001836:	9201      	str	r2, [sp, #4]
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	4633      	mov	r3, r6
 800183c:	462a      	mov	r2, r5
 800183e:	f7ff fe35 	bl	80014ac <set_timestamp>
			free(lt2);
 8001842:	4b25      	ldr	r3, [pc, #148]	; (80018d8 <main+0x3ac>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f00a fd70 	bl	800c32c <free>
			myfree(SRAMIN, f_rec);		//ËÑ¢ËÑ•Ë∑ØËÑúËÑõËÑ∑È∫ìÂøô
 800184c:	4b1f      	ldr	r3, [pc, #124]	; (80018cc <main+0x3a0>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4619      	mov	r1, r3
 8001852:	2000      	movs	r0, #0
 8001854:	f000 fba4 	bl	8001fa0 <myfree>
			myfree(SRAMIN, wavhead);
 8001858:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
 800185c:	2000      	movs	r0, #0
 800185e:	f000 fb9f 	bl	8001fa0 <myfree>
			myfree(SRAMIN, fno);
 8001862:	4b1c      	ldr	r3, [pc, #112]	; (80018d4 <main+0x3a8>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4619      	mov	r1, r3
 8001868:	2000      	movs	r0, #0
 800186a:	f000 fb99 	bl	8001fa0 <myfree>
			I2S_Rec_Stop();
 800186e:	f7ff fc45 	bl	80010fc <I2S_Rec_Stop>
			end_t = 0;
 8001872:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <main+0x394>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
			count_t = 0;
 8001878:	4b1c      	ldr	r3, [pc, #112]	; (80018ec <main+0x3c0>)
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
			status = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
			break;
 8001884:	e000      	b.n	8001888 <main+0x35c>
			break;
 8001886:	bf00      	nop

		}

		delay_ms(5);
 8001888:	2005      	movs	r0, #5
 800188a:	f7ff f8e3 	bl	8000a54 <delay_ms>
		switch (end_t) {
 800188e:	e6e5      	b.n	800165c <main+0x130>
 8001890:	0800d6ec 	.word	0x0800d6ec
 8001894:	0800d6f0 	.word	0x0800d6f0
 8001898:	0800d6fc 	.word	0x0800d6fc
 800189c:	0800d748 	.word	0x0800d748
 80018a0:	20000130 	.word	0x20000130
 80018a4:	20000134 	.word	0x20000134
 80018a8:	0800d80a 	.word	0x0800d80a
 80018ac:	0800d808 	.word	0x0800d808
 80018b0:	40026070 	.word	0x40026070
 80018b4:	20000464 	.word	0x20000464
 80018b8:	08001199 	.word	0x08001199
 80018bc:	2000011c 	.word	0x2000011c
 80018c0:	20000128 	.word	0x20000128
 80018c4:	20000118 	.word	0x20000118
 80018c8:	40021000 	.word	0x40021000
 80018cc:	20000120 	.word	0x20000120
 80018d0:	20000694 	.word	0x20000694
 80018d4:	20000138 	.word	0x20000138
 80018d8:	2000012c 	.word	0x2000012c
 80018dc:	0800d70c 	.word	0x0800d70c
 80018e0:	0800d738 	.word	0x0800d738
 80018e4:	20015c4c 	.word	0x20015c4c
 80018e8:	20000844 	.word	0x20000844
 80018ec:	20000124 	.word	0x20000124

080018f0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b094      	sub	sp, #80	; 0x50
 80018f4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80018f6:	f107 0320 	add.w	r3, r7, #32
 80018fa:	2230      	movs	r2, #48	; 0x30
 80018fc:	2100      	movs	r1, #0
 80018fe:	4618      	mov	r0, r3
 8001900:	f00a fd2a 	bl	800c358 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001904:	f107 030c 	add.w	r3, r7, #12
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
 8001912:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001914:	2300      	movs	r3, #0
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	4b29      	ldr	r3, [pc, #164]	; (80019c0 <SystemClock_Config+0xd0>)
 800191a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191c:	4a28      	ldr	r2, [pc, #160]	; (80019c0 <SystemClock_Config+0xd0>)
 800191e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001922:	6413      	str	r3, [r2, #64]	; 0x40
 8001924:	4b26      	ldr	r3, [pc, #152]	; (80019c0 <SystemClock_Config+0xd0>)
 8001926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800192c:	60bb      	str	r3, [r7, #8]
 800192e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001930:	2300      	movs	r3, #0
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	4b23      	ldr	r3, [pc, #140]	; (80019c4 <SystemClock_Config+0xd4>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a22      	ldr	r2, [pc, #136]	; (80019c4 <SystemClock_Config+0xd4>)
 800193a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	4b20      	ldr	r3, [pc, #128]	; (80019c4 <SystemClock_Config+0xd4>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE
 800194c:	2305      	movs	r3, #5
 800194e:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001950:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001954:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001956:	2301      	movs	r3, #1
 8001958:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800195a:	2302      	movs	r3, #2
 800195c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800195e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001962:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001964:	2308      	movs	r3, #8
 8001966:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001968:	23a8      	movs	r3, #168	; 0xa8
 800196a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800196c:	2302      	movs	r3, #2
 800196e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001970:	2307      	movs	r3, #7
 8001972:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001974:	f107 0320 	add.w	r3, r7, #32
 8001978:	4618      	mov	r0, r3
 800197a:	f002 fff7 	bl	800496c <HAL_RCC_OscConfig>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <SystemClock_Config+0x98>
		Error_Handler();
 8001984:	f000 f9d6 	bl	8001d34 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001988:	230f      	movs	r3, #15
 800198a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800198c:	2302      	movs	r3, #2
 800198e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001994:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001998:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800199a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800199e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80019a0:	f107 030c 	add.w	r3, r7, #12
 80019a4:	2102      	movs	r1, #2
 80019a6:	4618      	mov	r0, r3
 80019a8:	f003 fa58 	bl	8004e5c <HAL_RCC_ClockConfig>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <SystemClock_Config+0xc6>
		Error_Handler();
 80019b2:	f000 f9bf 	bl	8001d34 <Error_Handler>
	}
}
 80019b6:	bf00      	nop
 80019b8:	3750      	adds	r7, #80	; 0x50
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40007000 	.word	0x40007000

080019c8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80019cc:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019ce:	4a13      	ldr	r2, [pc, #76]	; (8001a1c <MX_I2C1_Init+0x54>)
 80019d0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80019d2:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019d4:	4a12      	ldr	r2, [pc, #72]	; (8001a20 <MX_I2C1_Init+0x58>)
 80019d6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019d8:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80019de:	4b0e      	ldr	r3, [pc, #56]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ea:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019ec:	4b0a      	ldr	r3, [pc, #40]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80019f2:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019f8:	4b07      	ldr	r3, [pc, #28]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019fe:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <MX_I2C1_Init+0x50>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001a04:	4804      	ldr	r0, [pc, #16]	; (8001a18 <MX_I2C1_Init+0x50>)
 8001a06:	f001 fec5 	bl	8003794 <HAL_I2C_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001a10:	f000 f990 	bl	8001d34 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	200005d4 	.word	0x200005d4
 8001a1c:	40005400 	.word	0x40005400
 8001a20:	000186a0 	.word	0x000186a0

08001a24 <MX_I2S2_Init>:
/**
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 8001a28:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <MX_I2S2_Init+0x54>)
 8001a2a:	4a14      	ldr	r2, [pc, #80]	; (8001a7c <MX_I2S2_Init+0x58>)
 8001a2c:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001a2e:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <MX_I2S2_Init+0x54>)
 8001a30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a34:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001a36:	4b10      	ldr	r3, [pc, #64]	; (8001a78 <MX_I2S2_Init+0x54>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001a3c:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <MX_I2S2_Init+0x54>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001a42:	4b0d      	ldr	r3, [pc, #52]	; (8001a78 <MX_I2S2_Init+0x54>)
 8001a44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a48:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <MX_I2S2_Init+0x54>)
 8001a4c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001a50:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001a52:	4b09      	ldr	r3, [pc, #36]	; (8001a78 <MX_I2S2_Init+0x54>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001a58:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <MX_I2S2_Init+0x54>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001a5e:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <MX_I2S2_Init+0x54>)
 8001a60:	2201      	movs	r2, #1
 8001a62:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK) {
 8001a64:	4804      	ldr	r0, [pc, #16]	; (8001a78 <MX_I2S2_Init+0x54>)
 8001a66:	f002 fae1 	bl	800402c <HAL_I2S_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_I2S2_Init+0x50>
		Error_Handler();
 8001a70:	f000 f960 	bl	8001d34 <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 8001a74:	bf00      	nop
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	200007fc 	.word	0x200007fc
 8001a7c:	40003800 	.word	0x40003800

08001a80 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 8001a86:	1d3b      	adds	r3, r7, #4
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = { 0 };
 8001a94:	2300      	movs	r3, #0
 8001a96:	603b      	str	r3, [r7, #0]
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8001a98:	4b19      	ldr	r3, [pc, #100]	; (8001b00 <MX_RTC_Init+0x80>)
 8001a9a:	4a1a      	ldr	r2, [pc, #104]	; (8001b04 <MX_RTC_Init+0x84>)
 8001a9c:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001a9e:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <MX_RTC_Init+0x80>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <MX_RTC_Init+0x80>)
 8001aa6:	227f      	movs	r2, #127	; 0x7f
 8001aa8:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <MX_RTC_Init+0x80>)
 8001aac:	22ff      	movs	r2, #255	; 0xff
 8001aae:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001ab0:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <MX_RTC_Init+0x80>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001ab6:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <MX_RTC_Init+0x80>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001abc:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <MX_RTC_Init+0x80>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8001ac2:	480f      	ldr	r0, [pc, #60]	; (8001b00 <MX_RTC_Init+0x80>)
 8001ac4:	f003 fd06 	bl	80054d4 <HAL_RTC_Init>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_RTC_Init+0x52>
		Error_Handler();
 8001ace:	f000 f931 	bl	8001d34 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x8;
 8001ad2:	2308      	movs	r3, #8
 8001ad4:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x0;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
	if (HAL_OK != HAL_OK) {
		Error_Handler();
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_MAY;
 8001aea:	2305      	movs	r3, #5
 8001aec:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x16;
 8001aee:	2316      	movs	r3, #22
 8001af0:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x22;
 8001af2:	2322      	movs	r3, #34	; 0x22
 8001af4:	70fb      	strb	r3, [r7, #3]
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000694 	.word	0x20000694
 8001b04:	40002800 	.word	0x40002800

08001b08 <MX_SDIO_SD_Init>:
/**
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void) {
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8001b0c:	4b0d      	ldr	r3, [pc, #52]	; (8001b44 <MX_SDIO_SD_Init+0x3c>)
 8001b0e:	4a0e      	ldr	r2, [pc, #56]	; (8001b48 <MX_SDIO_SD_Init+0x40>)
 8001b10:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001b12:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <MX_SDIO_SD_Init+0x3c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001b18:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <MX_SDIO_SD_Init+0x3c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <MX_SDIO_SD_Init+0x3c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001b24:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <MX_SDIO_SD_Init+0x3c>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 8001b2a:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <MX_SDIO_SD_Init+0x3c>)
 8001b2c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b30:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 5;
 8001b32:	4b04      	ldr	r3, [pc, #16]	; (8001b44 <MX_SDIO_SD_Init+0x3c>)
 8001b34:	2205      	movs	r2, #5
 8001b36:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8001b38:	bf00      	nop
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	20000718 	.word	0x20000718
 8001b48:	40012c00 	.word	0x40012c00

08001b4c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001b50:	4b11      	ldr	r3, [pc, #68]	; (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b52:	4a12      	ldr	r2, [pc, #72]	; (8001b9c <MX_USART1_UART_Init+0x50>)
 8001b54:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001b56:	4b10      	ldr	r3, [pc, #64]	; (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b5c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	; (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001b64:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001b6a:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001b70:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b72:	220c      	movs	r2, #12
 8001b74:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b76:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001b82:	4805      	ldr	r0, [pc, #20]	; (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b84:	f005 f985 	bl	8006e92 <HAL_UART_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001b8e:	f000 f8d1 	bl	8001d34 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000650 	.word	0x20000650
 8001b9c:	40011000 	.word	0x40011000

08001ba0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
 8001baa:	4b1b      	ldr	r3, [pc, #108]	; (8001c18 <MX_DMA_Init+0x78>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	4a1a      	ldr	r2, [pc, #104]	; (8001c18 <MX_DMA_Init+0x78>)
 8001bb0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb6:	4b18      	ldr	r3, [pc, #96]	; (8001c18 <MX_DMA_Init+0x78>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bbe:	607b      	str	r3, [r7, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	603b      	str	r3, [r7, #0]
 8001bc6:	4b14      	ldr	r3, [pc, #80]	; (8001c18 <MX_DMA_Init+0x78>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	4a13      	ldr	r2, [pc, #76]	; (8001c18 <MX_DMA_Init+0x78>)
 8001bcc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd2:	4b11      	ldr	r3, [pc, #68]	; (8001c18 <MX_DMA_Init+0x78>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bda:	603b      	str	r3, [r7, #0]
 8001bdc:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001bde:	2200      	movs	r2, #0
 8001be0:	2100      	movs	r1, #0
 8001be2:	200f      	movs	r0, #15
 8001be4:	f000 ff61 	bl	8002aaa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001be8:	200f      	movs	r0, #15
 8001bea:	f000 ff7a 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2103      	movs	r1, #3
 8001bf2:	203b      	movs	r0, #59	; 0x3b
 8001bf4:	f000 ff59 	bl	8002aaa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001bf8:	203b      	movs	r0, #59	; 0x3b
 8001bfa:	f000 ff72 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2103      	movs	r1, #3
 8001c02:	2045      	movs	r0, #69	; 0x45
 8001c04:	f000 ff51 	bl	8002aaa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001c08:	2045      	movs	r0, #69	; 0x45
 8001c0a:	f000 ff6a 	bl	8002ae2 <HAL_NVIC_EnableIRQ>

}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40023800 	.word	0x40023800

08001c1c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08c      	sub	sp, #48	; 0x30
 8001c20:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001c22:	f107 031c 	add.w	r3, r7, #28
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
 8001c2e:	60da      	str	r2, [r3, #12]
 8001c30:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	61bb      	str	r3, [r7, #24]
 8001c36:	4b34      	ldr	r3, [pc, #208]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	4a33      	ldr	r2, [pc, #204]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c3c:	f043 0310 	orr.w	r3, r3, #16
 8001c40:	6313      	str	r3, [r2, #48]	; 0x30
 8001c42:	4b31      	ldr	r3, [pc, #196]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	f003 0310 	and.w	r3, r3, #16
 8001c4a:	61bb      	str	r3, [r7, #24]
 8001c4c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001c4e:	2300      	movs	r3, #0
 8001c50:	617b      	str	r3, [r7, #20]
 8001c52:	4b2d      	ldr	r3, [pc, #180]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c56:	4a2c      	ldr	r2, [pc, #176]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c58:	f043 0304 	orr.w	r3, r3, #4
 8001c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c5e:	4b2a      	ldr	r3, [pc, #168]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c62:	f003 0304 	and.w	r3, r3, #4
 8001c66:	617b      	str	r3, [r7, #20]
 8001c68:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	4b26      	ldr	r3, [pc, #152]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	4a25      	ldr	r2, [pc, #148]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c78:	6313      	str	r3, [r2, #48]	; 0x30
 8001c7a:	4b23      	ldr	r3, [pc, #140]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	60fb      	str	r3, [r7, #12]
 8001c8a:	4b1f      	ldr	r3, [pc, #124]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	4a1e      	ldr	r2, [pc, #120]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c90:	f043 0302 	orr.w	r3, r3, #2
 8001c94:	6313      	str	r3, [r2, #48]	; 0x30
 8001c96:	4b1c      	ldr	r3, [pc, #112]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	4b18      	ldr	r3, [pc, #96]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	4a17      	ldr	r2, [pc, #92]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb2:	4b15      	ldr	r3, [pc, #84]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	4b11      	ldr	r3, [pc, #68]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a10      	ldr	r2, [pc, #64]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001cc8:	f043 0308 	orr.w	r3, r3, #8
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b0e      	ldr	r3, [pc, #56]	; (8001d08 <MX_GPIO_Init+0xec>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f003 0308 	and.w	r3, r3, #8
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2108      	movs	r1, #8
 8001cde:	480b      	ldr	r0, [pc, #44]	; (8001d0c <MX_GPIO_Init+0xf0>)
 8001ce0:	f001 fd24 	bl	800372c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ce4:	2308      	movs	r3, #8
 8001ce6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cec:	2301      	movs	r3, #1
 8001cee:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cf4:	f107 031c 	add.w	r3, r7, #28
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4804      	ldr	r0, [pc, #16]	; (8001d0c <MX_GPIO_Init+0xf0>)
 8001cfc:	f001 fb7a 	bl	80033f4 <HAL_GPIO_Init>

}
 8001d00:	bf00      	nop
 8001d02:	3730      	adds	r7, #48	; 0x30
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	40021000 	.word	0x40021000

08001d10 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 1000);
 8001d18:	1d39      	adds	r1, r7, #4
 8001d1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d1e:	2201      	movs	r2, #1
 8001d20:	4803      	ldr	r0, [pc, #12]	; (8001d30 <__io_putchar+0x20>)
 8001d22:	f005 f903 	bl	8006f2c <HAL_UART_Transmit>
	return ch;
 8001d26:	687b      	ldr	r3, [r7, #4]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20000650 	.word	0x20000650

08001d34 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <mymemset>:
//…Ë÷√ƒ⁄¥Ê
//*s:ƒ⁄¥Ê ◊µÿ÷∑
//c :“™…Ë÷√µƒ÷µ
//count:–Ë“™…Ë÷√µƒƒ⁄¥Ê¥Û–°(◊÷Ω⁄Œ™µ•Œª)
void mymemset(void *s,uint8_t c,uint32_t count)
{  
 8001d42:	b480      	push	{r7}
 8001d44:	b087      	sub	sp, #28
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	60f8      	str	r0, [r7, #12]
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	607a      	str	r2, [r7, #4]
 8001d4e:	72fb      	strb	r3, [r7, #11]
    uint8_t *xs = s;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	617b      	str	r3, [r7, #20]
    while(count--)*xs++=c;  
 8001d54:	e004      	b.n	8001d60 <mymemset+0x1e>
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	1c5a      	adds	r2, r3, #1
 8001d5a:	617a      	str	r2, [r7, #20]
 8001d5c:	7afa      	ldrb	r2, [r7, #11]
 8001d5e:	701a      	strb	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	1e5a      	subs	r2, r3, #1
 8001d64:	607a      	str	r2, [r7, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f5      	bne.n	8001d56 <mymemset+0x14>
}	   
 8001d6a:	bf00      	nop
 8001d6c:	bf00      	nop
 8001d6e:	371c      	adds	r7, #28
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <my_mem_init>:
//ƒ⁄¥Êπ‹¿Ì≥ı ºªØ
//memx:À˘ Ùƒ⁄¥ÊøÈ
void my_mem_init(uint8_t memx)
{  
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]
    mymemset(mallco_dev.memmap[memx], 0,memtblsize[memx]*2);//ƒ⁄¥Ê◊¥Ã¨±Ì ˝æ›«Â¡„
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	4a0f      	ldr	r2, [pc, #60]	; (8001dc4 <my_mem_init+0x4c>)
 8001d86:	3302      	adds	r3, #2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	4413      	add	r3, r2
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8001d92:	0052      	lsls	r2, r2, #1
 8001d94:	2100      	movs	r1, #0
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff ffd3 	bl	8001d42 <mymemset>
	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//ƒ⁄¥Ê≥ÿÀ˘”– ˝æ›«Â¡„
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	4a09      	ldr	r2, [pc, #36]	; (8001dc4 <my_mem_init+0x4c>)
 8001da0:	3302      	adds	r3, #2
 8001da2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da6:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
 8001daa:	2100      	movs	r1, #0
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff ffc8 	bl	8001d42 <mymemset>
	mallco_dev.memrdy[memx]=1;								//ƒ⁄¥Êπ‹¿Ì≥ı ºªØOK
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	4a03      	ldr	r2, [pc, #12]	; (8001dc4 <my_mem_init+0x4c>)
 8001db6:	4413      	add	r3, r2
 8001db8:	2201      	movs	r2, #1
 8001dba:	741a      	strb	r2, [r3, #16]
}  
 8001dbc:	bf00      	nop
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000074 	.word	0x20000074

08001dc8 <my_mem_perused>:
//ªÒ»°ƒ⁄¥Ê π”√¬ 
//memx:À˘ Ùƒ⁄¥ÊøÈ
//∑µªÿ÷µ: π”√¬ (0~100)
uint8_t my_mem_perused(uint8_t memx)
{  
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
    uint32_t used=0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]
    uint32_t i;
    for(i=0;i<memtblsize[memx];i++)  
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	e011      	b.n	8001e00 <my_mem_perused+0x38>
    {  
        if(mallco_dev.memmap[memx][i])used++; 
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	4a12      	ldr	r2, [pc, #72]	; (8001e28 <my_mem_perused+0x60>)
 8001de0:	3302      	adds	r3, #2
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	4413      	add	r3, r2
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	4413      	add	r3, r2
 8001dee:	881b      	ldrh	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d002      	beq.n	8001dfa <my_mem_perused+0x32>
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	3301      	adds	r3, #1
 8001df8:	60fb      	str	r3, [r7, #12]
    for(i=0;i<memtblsize[memx];i++)  
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d3e8      	bcc.n	8001ddc <my_mem_perused+0x14>
    } 
    return (used*100)/(memtblsize[memx]);  
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2264      	movs	r2, #100	; 0x64
 8001e0e:	fb02 f303 	mul.w	r3, r2, r3
 8001e12:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8001e16:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e1a:	b2db      	uxtb	r3, r3
}  
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3714      	adds	r7, #20
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	20000074 	.word	0x20000074

08001e2c <my_mem_malloc>:
//ƒ⁄¥Ê∑÷≈‰(ƒ⁄≤øµ˜”√)
//memx:À˘ Ùƒ⁄¥ÊøÈ
//size:“™∑÷≈‰µƒƒ⁄¥Ê¥Û–°(◊÷Ω⁄)
//∑µªÿ÷µ:0XFFFFFFFF,¥˙±Ì¥ÌŒÛ;∆‰À˚,ƒ⁄¥Ê∆´“∆µÿ÷∑
uint32_t my_mem_malloc(uint8_t memx,uint32_t size)
{  
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	6039      	str	r1, [r7, #0]
 8001e36:	71fb      	strb	r3, [r7, #7]
    signed long offset=0;  
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]
    uint32_t nmemb;	//–Ë“™µƒƒ⁄¥ÊøÈ ˝
	uint32_t cmemb=0;//¡¨–¯ø’ƒ⁄¥ÊøÈ ˝
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
    uint32_t i;
    if(!mallco_dev.memrdy[memx])mallco_dev.init(memx);//Œ¥≥ı ºªØ,œ»÷¥––≥ı ºªØ
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	4a32      	ldr	r2, [pc, #200]	; (8001f0c <my_mem_malloc+0xe0>)
 8001e44:	4413      	add	r3, r2
 8001e46:	7c1b      	ldrb	r3, [r3, #16]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d104      	bne.n	8001e56 <my_mem_malloc+0x2a>
 8001e4c:	4b2f      	ldr	r3, [pc, #188]	; (8001f0c <my_mem_malloc+0xe0>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	79fa      	ldrb	r2, [r7, #7]
 8001e52:	4610      	mov	r0, r2
 8001e54:	4798      	blx	r3
    if(size==0)return 0XFFFFFFFF;//≤ª–Ë“™∑÷≈‰
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d102      	bne.n	8001e62 <my_mem_malloc+0x36>
 8001e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e60:	e050      	b.n	8001f04 <my_mem_malloc+0xd8>
    nmemb=size/memblksize[memx];  	//ªÒ»°–Ë“™∑÷≈‰µƒ¡¨–¯ƒ⁄¥ÊøÈ ˝
 8001e62:	2220      	movs	r2, #32
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
    if(size%memblksize[memx])nmemb++;  
 8001e6c:	2220      	movs	r2, #32
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	fbb3 f1f2 	udiv	r1, r3, r2
 8001e74:	fb02 f201 	mul.w	r2, r2, r1
 8001e78:	1a9b      	subs	r3, r3, r2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d002      	beq.n	8001e84 <my_mem_malloc+0x58>
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	3301      	adds	r3, #1
 8001e82:	613b      	str	r3, [r7, #16]
    for(offset=memtblsize[memx]-1;offset>=0;offset--)//À—À˜’˚∏ˆƒ⁄¥Êøÿ÷∆«¯
 8001e84:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	617b      	str	r3, [r7, #20]
 8001e8c:	e035      	b.n	8001efa <my_mem_malloc+0xce>
    {     
		if(!mallco_dev.memmap[memx][offset])cmemb++;//¡¨–¯ø’ƒ⁄¥ÊøÈ ˝‘ˆº”
 8001e8e:	79fb      	ldrb	r3, [r7, #7]
 8001e90:	4a1e      	ldr	r2, [pc, #120]	; (8001f0c <my_mem_malloc+0xe0>)
 8001e92:	3302      	adds	r3, #2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4413      	add	r3, r2
 8001e98:	685a      	ldr	r2, [r3, #4]
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	4413      	add	r3, r2
 8001ea0:	881b      	ldrh	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d103      	bne.n	8001eae <my_mem_malloc+0x82>
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	e001      	b.n	8001eb2 <my_mem_malloc+0x86>
		else cmemb=0;								//¡¨–¯ƒ⁄¥ÊøÈ«Â¡„
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
		if(cmemb==nmemb)							//’“µΩ¡À¡¨–¯nmemb∏ˆø’ƒ⁄¥ÊøÈ
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d11c      	bne.n	8001ef4 <my_mem_malloc+0xc8>
		{
            for(i=0;i<nmemb;i++)  					//±Í◊¢ƒ⁄¥ÊøÈ∑«ø’
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
 8001ebe:	e010      	b.n	8001ee2 <my_mem_malloc+0xb6>
            {  
                mallco_dev.memmap[memx][offset+i]=nmemb;  
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	4a12      	ldr	r2, [pc, #72]	; (8001f0c <my_mem_malloc+0xe0>)
 8001ec4:	3302      	adds	r3, #2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	685a      	ldr	r2, [r3, #4]
 8001ecc:	6979      	ldr	r1, [r7, #20]
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	440b      	add	r3, r1
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	b292      	uxth	r2, r2
 8001eda:	801a      	strh	r2, [r3, #0]
            for(i=0;i<nmemb;i++)  					//±Í◊¢ƒ⁄¥ÊøÈ∑«ø’
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	68ba      	ldr	r2, [r7, #8]
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d3ea      	bcc.n	8001ec0 <my_mem_malloc+0x94>
            }  
            return (offset*memblksize[memx]);//∑µªÿ∆´“∆µÿ÷∑
 8001eea:	2220      	movs	r2, #32
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	fb03 f302 	mul.w	r3, r3, r2
 8001ef2:	e007      	b.n	8001f04 <my_mem_malloc+0xd8>
    for(offset=memtblsize[memx]-1;offset>=0;offset--)//À—À˜’˚∏ˆƒ⁄¥Êøÿ÷∆«¯
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	617b      	str	r3, [r7, #20]
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	dac6      	bge.n	8001e8e <my_mem_malloc+0x62>
		}
    }  
    return 0XFFFFFFFF;//Œ¥’“µΩ∑˚∫œ∑÷≈‰Ãıº˛µƒƒ⁄¥ÊøÈ
 8001f00:	f04f 33ff 	mov.w	r3, #4294967295
}  
 8001f04:	4618      	mov	r0, r3
 8001f06:	3718      	adds	r7, #24
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20000074 	.word	0x20000074

08001f10 <my_mem_free>:
// Õ∑≈ƒ⁄¥Ê(ƒ⁄≤øµ˜”√)
//memx:À˘ Ùƒ⁄¥ÊøÈ
//offset:ƒ⁄¥Êµÿ÷∑∆´“∆
//∑µªÿ÷µ:0, Õ∑≈≥…π¶;1, Õ∑≈ ß∞‹;
uint8_t my_mem_free(uint8_t memx,uint32_t offset)
{  
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	6039      	str	r1, [r7, #0]
 8001f1a:	71fb      	strb	r3, [r7, #7]
    int i;  
    if(!mallco_dev.memrdy[memx])//Œ¥≥ı ºªØ,œ»÷¥––≥ı ºªØ
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	4a1f      	ldr	r2, [pc, #124]	; (8001f9c <my_mem_free+0x8c>)
 8001f20:	4413      	add	r3, r2
 8001f22:	7c1b      	ldrb	r3, [r3, #16]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d106      	bne.n	8001f36 <my_mem_free+0x26>
	{
		mallco_dev.init(memx);    
 8001f28:	4b1c      	ldr	r3, [pc, #112]	; (8001f9c <my_mem_free+0x8c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	79fa      	ldrb	r2, [r7, #7]
 8001f2e:	4610      	mov	r0, r2
 8001f30:	4798      	blx	r3
        return 1;//Œ¥≥ı ºªØ
 8001f32:	2301      	movs	r3, #1
 8001f34:	e02e      	b.n	8001f94 <my_mem_free+0x84>
    }  
    if(offset<memsize[memx])//∆´“∆‘⁄ƒ⁄¥Ê≥ÿƒ⁄.
 8001f36:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d228      	bcs.n	8001f92 <my_mem_free+0x82>
    {  
        int index=offset/memblksize[memx];			//∆´“∆À˘‘⁄ƒ⁄¥ÊøÈ∫≈¬Î
 8001f40:	2220      	movs	r2, #32
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        int nmemb=mallco_dev.memmap[memx][index];	//ƒ⁄¥ÊøÈ ˝¡ø
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	4a13      	ldr	r2, [pc, #76]	; (8001f9c <my_mem_free+0x8c>)
 8001f4e:	3302      	adds	r3, #2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4413      	add	r3, r2
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	4413      	add	r3, r2
 8001f5c:	881b      	ldrh	r3, [r3, #0]
 8001f5e:	60fb      	str	r3, [r7, #12]
        for(i=0;i<nmemb;i++)  						//ƒ⁄¥ÊøÈ«Â¡„
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]
 8001f64:	e00f      	b.n	8001f86 <my_mem_free+0x76>
        {  
            mallco_dev.memmap[memx][index+i]=0;  
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	4a0c      	ldr	r2, [pc, #48]	; (8001f9c <my_mem_free+0x8c>)
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	685a      	ldr	r2, [r3, #4]
 8001f72:	6939      	ldr	r1, [r7, #16]
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	440b      	add	r3, r1
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	4413      	add	r3, r2
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	801a      	strh	r2, [r3, #0]
        for(i=0;i<nmemb;i++)  						//ƒ⁄¥ÊøÈ«Â¡„
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	3301      	adds	r3, #1
 8001f84:	617b      	str	r3, [r7, #20]
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	dbeb      	blt.n	8001f66 <my_mem_free+0x56>
        }  
        return 0;  
 8001f8e:	2300      	movs	r3, #0
 8001f90:	e000      	b.n	8001f94 <my_mem_free+0x84>
    }else return 2;//∆´“∆≥¨«¯¡À.
 8001f92:	2302      	movs	r3, #2
}  
 8001f94:	4618      	mov	r0, r3
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20000074 	.word	0x20000074

08001fa0 <myfree>:
// Õ∑≈ƒ⁄¥Ê(Õ‚≤øµ˜”√)
//memx:À˘ Ùƒ⁄¥ÊøÈ
//ptr:ƒ⁄¥Ê ◊µÿ÷∑
void myfree(uint8_t memx,void *ptr)
{  
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	6039      	str	r1, [r7, #0]
 8001faa:	71fb      	strb	r3, [r7, #7]
	uint32_t offset;
	if(ptr==NULL)return;//µÿ÷∑Œ™0.
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d00d      	beq.n	8001fce <myfree+0x2e>
 	offset=(uint32_t)ptr-(uint32_t)mallco_dev.membase[memx];
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	79fa      	ldrb	r2, [r7, #7]
 8001fb6:	4908      	ldr	r1, [pc, #32]	; (8001fd8 <myfree+0x38>)
 8001fb8:	3202      	adds	r2, #2
 8001fba:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001fbe:	1a9b      	subs	r3, r3, r2
 8001fc0:	60fb      	str	r3, [r7, #12]
    my_mem_free(memx,offset);	// Õ∑≈ƒ⁄¥Ê
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	68f9      	ldr	r1, [r7, #12]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff ffa2 	bl	8001f10 <my_mem_free>
 8001fcc:	e000      	b.n	8001fd0 <myfree+0x30>
	if(ptr==NULL)return;//µÿ÷∑Œ™0.
 8001fce:	bf00      	nop
}  
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20000074 	.word	0x20000074

08001fdc <mymalloc>:
//∑÷≈‰ƒ⁄¥Ê(Õ‚≤øµ˜”√)
//memx:À˘ Ùƒ⁄¥ÊøÈ
//size:ƒ⁄¥Ê¥Û–°(◊÷Ω⁄)
//∑µªÿ÷µ:∑÷≈‰µΩµƒƒ⁄¥Ê ◊µÿ÷∑.
void *mymalloc(uint8_t memx,uint32_t size)
{  
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	6039      	str	r1, [r7, #0]
 8001fe6:	71fb      	strb	r3, [r7, #7]
    uint32_t offset;
	offset=my_mem_malloc(memx,size);  	   	 	   
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	6839      	ldr	r1, [r7, #0]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7ff ff1d 	bl	8001e2c <my_mem_malloc>
 8001ff2:	60f8      	str	r0, [r7, #12]
    if(offset==0XFFFFFFFF)return NULL;  
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ffa:	d101      	bne.n	8002000 <mymalloc+0x24>
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	e007      	b.n	8002010 <mymalloc+0x34>
    else return (void*)((uint32_t)mallco_dev.membase[memx]+offset);
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	4a05      	ldr	r2, [pc, #20]	; (8002018 <mymalloc+0x3c>)
 8002004:	3302      	adds	r3, #2
 8002006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200a:	461a      	mov	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	4413      	add	r3, r2
}  
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	20000074 	.word	0x20000074

0800201c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	607b      	str	r3, [r7, #4]
 8002026:	4b10      	ldr	r3, [pc, #64]	; (8002068 <HAL_MspInit+0x4c>)
 8002028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202a:	4a0f      	ldr	r2, [pc, #60]	; (8002068 <HAL_MspInit+0x4c>)
 800202c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002030:	6453      	str	r3, [r2, #68]	; 0x44
 8002032:	4b0d      	ldr	r3, [pc, #52]	; (8002068 <HAL_MspInit+0x4c>)
 8002034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002036:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800203a:	607b      	str	r3, [r7, #4]
 800203c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	603b      	str	r3, [r7, #0]
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <HAL_MspInit+0x4c>)
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	4a08      	ldr	r2, [pc, #32]	; (8002068 <HAL_MspInit+0x4c>)
 8002048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800204c:	6413      	str	r3, [r2, #64]	; 0x40
 800204e:	4b06      	ldr	r3, [pc, #24]	; (8002068 <HAL_MspInit+0x4c>)
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002056:	603b      	str	r3, [r7, #0]
 8002058:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	40023800 	.word	0x40023800

0800206c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b08a      	sub	sp, #40	; 0x28
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002074:	f107 0314 	add.w	r3, r7, #20
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a19      	ldr	r2, [pc, #100]	; (80020f0 <HAL_I2C_MspInit+0x84>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d12b      	bne.n	80020e6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	4b18      	ldr	r3, [pc, #96]	; (80020f4 <HAL_I2C_MspInit+0x88>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	4a17      	ldr	r2, [pc, #92]	; (80020f4 <HAL_I2C_MspInit+0x88>)
 8002098:	f043 0302 	orr.w	r3, r3, #2
 800209c:	6313      	str	r3, [r2, #48]	; 0x30
 800209e:	4b15      	ldr	r3, [pc, #84]	; (80020f4 <HAL_I2C_MspInit+0x88>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020aa:	23c0      	movs	r3, #192	; 0xc0
 80020ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ae:	2312      	movs	r3, #18
 80020b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020b2:	2301      	movs	r3, #1
 80020b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b6:	2303      	movs	r3, #3
 80020b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020ba:	2304      	movs	r3, #4
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020be:	f107 0314 	add.w	r3, r7, #20
 80020c2:	4619      	mov	r1, r3
 80020c4:	480c      	ldr	r0, [pc, #48]	; (80020f8 <HAL_I2C_MspInit+0x8c>)
 80020c6:	f001 f995 	bl	80033f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	4b09      	ldr	r3, [pc, #36]	; (80020f4 <HAL_I2C_MspInit+0x88>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	4a08      	ldr	r2, [pc, #32]	; (80020f4 <HAL_I2C_MspInit+0x88>)
 80020d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020d8:	6413      	str	r3, [r2, #64]	; 0x40
 80020da:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <HAL_I2C_MspInit+0x88>)
 80020dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80020e6:	bf00      	nop
 80020e8:	3728      	adds	r7, #40	; 0x28
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40005400 	.word	0x40005400
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40020400 	.word	0x40020400

080020fc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08e      	sub	sp, #56	; 0x38
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]
 8002112:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002114:	f107 0314 	add.w	r3, r7, #20
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a51      	ldr	r2, [pc, #324]	; (800226c <HAL_I2S_MspInit+0x170>)
 8002128:	4293      	cmp	r3, r2
 800212a:	f040 809a 	bne.w	8002262 <HAL_I2S_MspInit+0x166>
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800212e:	2301      	movs	r3, #1
 8002130:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 109;
 8002132:	236d      	movs	r3, #109	; 0x6d
 8002134:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002136:	2302      	movs	r3, #2
 8002138:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800213a:	f107 0314 	add.w	r3, r7, #20
 800213e:	4618      	mov	r0, r3
 8002140:	f003 f888 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800214a:	f7ff fdf3 	bl	8001d34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	613b      	str	r3, [r7, #16]
 8002152:	4b47      	ldr	r3, [pc, #284]	; (8002270 <HAL_I2S_MspInit+0x174>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002156:	4a46      	ldr	r2, [pc, #280]	; (8002270 <HAL_I2S_MspInit+0x174>)
 8002158:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800215c:	6413      	str	r3, [r2, #64]	; 0x40
 800215e:	4b44      	ldr	r3, [pc, #272]	; (8002270 <HAL_I2S_MspInit+0x174>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002166:	613b      	str	r3, [r7, #16]
 8002168:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	4b40      	ldr	r3, [pc, #256]	; (8002270 <HAL_I2S_MspInit+0x174>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	4a3f      	ldr	r2, [pc, #252]	; (8002270 <HAL_I2S_MspInit+0x174>)
 8002174:	f043 0304 	orr.w	r3, r3, #4
 8002178:	6313      	str	r3, [r2, #48]	; 0x30
 800217a:	4b3d      	ldr	r3, [pc, #244]	; (8002270 <HAL_I2S_MspInit+0x174>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	60bb      	str	r3, [r7, #8]
 800218a:	4b39      	ldr	r3, [pc, #228]	; (8002270 <HAL_I2S_MspInit+0x174>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	4a38      	ldr	r2, [pc, #224]	; (8002270 <HAL_I2S_MspInit+0x174>)
 8002190:	f043 0302 	orr.w	r3, r3, #2
 8002194:	6313      	str	r3, [r2, #48]	; 0x30
 8002196:	4b36      	ldr	r3, [pc, #216]	; (8002270 <HAL_I2S_MspInit+0x174>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	60bb      	str	r3, [r7, #8]
 80021a0:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021a2:	2304      	movs	r3, #4
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a6:	2302      	movs	r3, #2
 80021a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021aa:	2300      	movs	r3, #0
 80021ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ae:	2300      	movs	r3, #0
 80021b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 80021b2:	2306      	movs	r3, #6
 80021b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021ba:	4619      	mov	r1, r3
 80021bc:	482d      	ldr	r0, [pc, #180]	; (8002274 <HAL_I2S_MspInit+0x178>)
 80021be:	f001 f919 	bl	80033f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 80021c2:	2348      	movs	r3, #72	; 0x48
 80021c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c6:	2302      	movs	r3, #2
 80021c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ca:	2300      	movs	r3, #0
 80021cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ce:	2300      	movs	r3, #0
 80021d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021d2:	2305      	movs	r3, #5
 80021d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021da:	4619      	mov	r1, r3
 80021dc:	4825      	ldr	r0, [pc, #148]	; (8002274 <HAL_I2S_MspInit+0x178>)
 80021de:	f001 f909 	bl	80033f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80021e2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80021e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e8:	2302      	movs	r3, #2
 80021ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f0:	2300      	movs	r3, #0
 80021f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021f4:	2305      	movs	r3, #5
 80021f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021fc:	4619      	mov	r1, r3
 80021fe:	481e      	ldr	r0, [pc, #120]	; (8002278 <HAL_I2S_MspInit+0x17c>)
 8002200:	f001 f8f8 	bl	80033f4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002204:	4b1d      	ldr	r3, [pc, #116]	; (800227c <HAL_I2S_MspInit+0x180>)
 8002206:	4a1e      	ldr	r2, [pc, #120]	; (8002280 <HAL_I2S_MspInit+0x184>)
 8002208:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800220a:	4b1c      	ldr	r3, [pc, #112]	; (800227c <HAL_I2S_MspInit+0x180>)
 800220c:	2200      	movs	r2, #0
 800220e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002210:	4b1a      	ldr	r3, [pc, #104]	; (800227c <HAL_I2S_MspInit+0x180>)
 8002212:	2240      	movs	r2, #64	; 0x40
 8002214:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002216:	4b19      	ldr	r3, [pc, #100]	; (800227c <HAL_I2S_MspInit+0x180>)
 8002218:	2200      	movs	r2, #0
 800221a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800221c:	4b17      	ldr	r3, [pc, #92]	; (800227c <HAL_I2S_MspInit+0x180>)
 800221e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002222:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002224:	4b15      	ldr	r3, [pc, #84]	; (800227c <HAL_I2S_MspInit+0x180>)
 8002226:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800222a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800222c:	4b13      	ldr	r3, [pc, #76]	; (800227c <HAL_I2S_MspInit+0x180>)
 800222e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002232:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002234:	4b11      	ldr	r3, [pc, #68]	; (800227c <HAL_I2S_MspInit+0x180>)
 8002236:	2200      	movs	r2, #0
 8002238:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800223a:	4b10      	ldr	r3, [pc, #64]	; (800227c <HAL_I2S_MspInit+0x180>)
 800223c:	2200      	movs	r2, #0
 800223e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002240:	4b0e      	ldr	r3, [pc, #56]	; (800227c <HAL_I2S_MspInit+0x180>)
 8002242:	2200      	movs	r2, #0
 8002244:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002246:	480d      	ldr	r0, [pc, #52]	; (800227c <HAL_I2S_MspInit+0x180>)
 8002248:	f000 fc66 	bl	8002b18 <HAL_DMA_Init>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <HAL_I2S_MspInit+0x15a>
    {
      Error_Handler();
 8002252:	f7ff fd6f 	bl	8001d34 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a08      	ldr	r2, [pc, #32]	; (800227c <HAL_I2S_MspInit+0x180>)
 800225a:	639a      	str	r2, [r3, #56]	; 0x38
 800225c:	4a07      	ldr	r2, [pc, #28]	; (800227c <HAL_I2S_MspInit+0x180>)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002262:	bf00      	nop
 8002264:	3738      	adds	r7, #56	; 0x38
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40003800 	.word	0x40003800
 8002270:	40023800 	.word	0x40023800
 8002274:	40020800 	.word	0x40020800
 8002278:	40020400 	.word	0x40020400
 800227c:	2000079c 	.word	0x2000079c
 8002280:	40026070 	.word	0x40026070

08002284 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800228c:	f107 0308 	add.w	r3, r7, #8
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a0c      	ldr	r2, [pc, #48]	; (80022d0 <HAL_RTC_MspInit+0x4c>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d111      	bne.n	80022c8 <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80022a4:	2302      	movs	r3, #2
 80022a6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80022a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022ac:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022ae:	f107 0308 	add.w	r3, r7, #8
 80022b2:	4618      	mov	r0, r3
 80022b4:	f002 ffce 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80022be:	f7ff fd39 	bl	8001d34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80022c2:	4b04      	ldr	r3, [pc, #16]	; (80022d4 <HAL_RTC_MspInit+0x50>)
 80022c4:	2201      	movs	r2, #1
 80022c6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80022c8:	bf00      	nop
 80022ca:	3718      	adds	r7, #24
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40002800 	.word	0x40002800
 80022d4:	42470e3c 	.word	0x42470e3c

080022d8 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08a      	sub	sp, #40	; 0x28
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e0:	f107 0314 	add.w	r3, r7, #20
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]
 80022ee:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a68      	ldr	r2, [pc, #416]	; (8002498 <HAL_SD_MspInit+0x1c0>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	f040 80c9 	bne.w	800248e <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80022fc:	2300      	movs	r3, #0
 80022fe:	613b      	str	r3, [r7, #16]
 8002300:	4b66      	ldr	r3, [pc, #408]	; (800249c <HAL_SD_MspInit+0x1c4>)
 8002302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002304:	4a65      	ldr	r2, [pc, #404]	; (800249c <HAL_SD_MspInit+0x1c4>)
 8002306:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800230a:	6453      	str	r3, [r2, #68]	; 0x44
 800230c:	4b63      	ldr	r3, [pc, #396]	; (800249c <HAL_SD_MspInit+0x1c4>)
 800230e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002310:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002314:	613b      	str	r3, [r7, #16]
 8002316:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002318:	2300      	movs	r3, #0
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	4b5f      	ldr	r3, [pc, #380]	; (800249c <HAL_SD_MspInit+0x1c4>)
 800231e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002320:	4a5e      	ldr	r2, [pc, #376]	; (800249c <HAL_SD_MspInit+0x1c4>)
 8002322:	f043 0304 	orr.w	r3, r3, #4
 8002326:	6313      	str	r3, [r2, #48]	; 0x30
 8002328:	4b5c      	ldr	r3, [pc, #368]	; (800249c <HAL_SD_MspInit+0x1c4>)
 800232a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002334:	2300      	movs	r3, #0
 8002336:	60bb      	str	r3, [r7, #8]
 8002338:	4b58      	ldr	r3, [pc, #352]	; (800249c <HAL_SD_MspInit+0x1c4>)
 800233a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233c:	4a57      	ldr	r2, [pc, #348]	; (800249c <HAL_SD_MspInit+0x1c4>)
 800233e:	f043 0308 	orr.w	r3, r3, #8
 8002342:	6313      	str	r3, [r2, #48]	; 0x30
 8002344:	4b55      	ldr	r3, [pc, #340]	; (800249c <HAL_SD_MspInit+0x1c4>)
 8002346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002348:	f003 0308 	and.w	r3, r3, #8
 800234c:	60bb      	str	r3, [r7, #8]
 800234e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002350:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002354:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002356:	2302      	movs	r3, #2
 8002358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235e:	2303      	movs	r3, #3
 8002360:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002362:	230c      	movs	r3, #12
 8002364:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002366:	f107 0314 	add.w	r3, r7, #20
 800236a:	4619      	mov	r1, r3
 800236c:	484c      	ldr	r0, [pc, #304]	; (80024a0 <HAL_SD_MspInit+0x1c8>)
 800236e:	f001 f841 	bl	80033f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002372:	2304      	movs	r3, #4
 8002374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002376:	2302      	movs	r3, #2
 8002378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237e:	2303      	movs	r3, #3
 8002380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002382:	230c      	movs	r3, #12
 8002384:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002386:	f107 0314 	add.w	r3, r7, #20
 800238a:	4619      	mov	r1, r3
 800238c:	4845      	ldr	r0, [pc, #276]	; (80024a4 <HAL_SD_MspInit+0x1cc>)
 800238e:	f001 f831 	bl	80033f4 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002392:	4b45      	ldr	r3, [pc, #276]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 8002394:	4a45      	ldr	r2, [pc, #276]	; (80024ac <HAL_SD_MspInit+0x1d4>)
 8002396:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002398:	4b43      	ldr	r3, [pc, #268]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 800239a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800239e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023a0:	4b41      	ldr	r3, [pc, #260]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023a6:	4b40      	ldr	r3, [pc, #256]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023ac:	4b3e      	ldr	r3, [pc, #248]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023b2:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80023b4:	4b3c      	ldr	r3, [pc, #240]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023ba:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80023bc:	4b3a      	ldr	r3, [pc, #232]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023c2:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80023c4:	4b38      	ldr	r3, [pc, #224]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023c6:	2220      	movs	r2, #32
 80023c8:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023ca:	4b37      	ldr	r3, [pc, #220]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80023d0:	4b35      	ldr	r3, [pc, #212]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023d2:	2204      	movs	r2, #4
 80023d4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80023d6:	4b34      	ldr	r3, [pc, #208]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023d8:	2203      	movs	r2, #3
 80023da:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80023dc:	4b32      	ldr	r3, [pc, #200]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023de:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80023e2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80023e4:	4b30      	ldr	r3, [pc, #192]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023e6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80023ea:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80023ec:	482e      	ldr	r0, [pc, #184]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 80023ee:	f000 fb93 	bl	8002b18 <HAL_DMA_Init>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 80023f8:	f7ff fc9c 	bl	8001d34 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a2a      	ldr	r2, [pc, #168]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 8002400:	641a      	str	r2, [r3, #64]	; 0x40
 8002402:	4a29      	ldr	r2, [pc, #164]	; (80024a8 <HAL_SD_MspInit+0x1d0>)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8002408:	4b29      	ldr	r3, [pc, #164]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 800240a:	4a2a      	ldr	r2, [pc, #168]	; (80024b4 <HAL_SD_MspInit+0x1dc>)
 800240c:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800240e:	4b28      	ldr	r3, [pc, #160]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 8002410:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002414:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002416:	4b26      	ldr	r3, [pc, #152]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 8002418:	2240      	movs	r2, #64	; 0x40
 800241a:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800241c:	4b24      	ldr	r3, [pc, #144]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 800241e:	2200      	movs	r2, #0
 8002420:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002422:	4b23      	ldr	r3, [pc, #140]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 8002424:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002428:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800242a:	4b21      	ldr	r3, [pc, #132]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 800242c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002430:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002432:	4b1f      	ldr	r3, [pc, #124]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 8002434:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002438:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800243a:	4b1d      	ldr	r3, [pc, #116]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 800243c:	2220      	movs	r2, #32
 800243e:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002440:	4b1b      	ldr	r3, [pc, #108]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 8002442:	2200      	movs	r2, #0
 8002444:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002446:	4b1a      	ldr	r3, [pc, #104]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 8002448:	2204      	movs	r2, #4
 800244a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800244c:	4b18      	ldr	r3, [pc, #96]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 800244e:	2203      	movs	r2, #3
 8002450:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002452:	4b17      	ldr	r3, [pc, #92]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 8002454:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002458:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800245a:	4b15      	ldr	r3, [pc, #84]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 800245c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002460:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002462:	4813      	ldr	r0, [pc, #76]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 8002464:	f000 fb58 	bl	8002b18 <HAL_DMA_Init>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 800246e:	f7ff fc61 	bl	8001d34 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a0e      	ldr	r2, [pc, #56]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 8002476:	63da      	str	r2, [r3, #60]	; 0x3c
 8002478:	4a0d      	ldr	r2, [pc, #52]	; (80024b0 <HAL_SD_MspInit+0x1d8>)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 2, 0);
 800247e:	2200      	movs	r2, #0
 8002480:	2102      	movs	r1, #2
 8002482:	2031      	movs	r0, #49	; 0x31
 8002484:	f000 fb11 	bl	8002aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002488:	2031      	movs	r0, #49	; 0x31
 800248a:	f000 fb2a 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800248e:	bf00      	nop
 8002490:	3728      	adds	r7, #40	; 0x28
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40012c00 	.word	0x40012c00
 800249c:	40023800 	.word	0x40023800
 80024a0:	40020800 	.word	0x40020800
 80024a4:	40020c00 	.word	0x40020c00
 80024a8:	200004cc 	.word	0x200004cc
 80024ac:	40026458 	.word	0x40026458
 80024b0:	200006b4 	.word	0x200006b4
 80024b4:	400264a0 	.word	0x400264a0

080024b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	; 0x28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c0:	f107 0314 	add.w	r3, r7, #20
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]
 80024ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a19      	ldr	r2, [pc, #100]	; (800253c <HAL_UART_MspInit+0x84>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d12c      	bne.n	8002534 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	613b      	str	r3, [r7, #16]
 80024de:	4b18      	ldr	r3, [pc, #96]	; (8002540 <HAL_UART_MspInit+0x88>)
 80024e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e2:	4a17      	ldr	r2, [pc, #92]	; (8002540 <HAL_UART_MspInit+0x88>)
 80024e4:	f043 0310 	orr.w	r3, r3, #16
 80024e8:	6453      	str	r3, [r2, #68]	; 0x44
 80024ea:	4b15      	ldr	r3, [pc, #84]	; (8002540 <HAL_UART_MspInit+0x88>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ee:	f003 0310 	and.w	r3, r3, #16
 80024f2:	613b      	str	r3, [r7, #16]
 80024f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	4b11      	ldr	r3, [pc, #68]	; (8002540 <HAL_UART_MspInit+0x88>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	4a10      	ldr	r2, [pc, #64]	; (8002540 <HAL_UART_MspInit+0x88>)
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	6313      	str	r3, [r2, #48]	; 0x30
 8002506:	4b0e      	ldr	r3, [pc, #56]	; (8002540 <HAL_UART_MspInit+0x88>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	60fb      	str	r3, [r7, #12]
 8002510:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002512:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002518:	2302      	movs	r3, #2
 800251a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251c:	2300      	movs	r3, #0
 800251e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002520:	2303      	movs	r3, #3
 8002522:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002524:	2307      	movs	r3, #7
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002528:	f107 0314 	add.w	r3, r7, #20
 800252c:	4619      	mov	r1, r3
 800252e:	4805      	ldr	r0, [pc, #20]	; (8002544 <HAL_UART_MspInit+0x8c>)
 8002530:	f000 ff60 	bl	80033f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002534:	bf00      	nop
 8002536:	3728      	adds	r7, #40	; 0x28
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40011000 	.word	0x40011000
 8002540:	40023800 	.word	0x40023800
 8002544:	40020000 	.word	0x40020000

08002548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002556:	b480      	push	{r7}
 8002558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800255a:	e7fe      	b.n	800255a <HardFault_Handler+0x4>

0800255c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002560:	e7fe      	b.n	8002560 <MemManage_Handler+0x4>

08002562 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002562:	b480      	push	{r7}
 8002564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002566:	e7fe      	b.n	8002566 <BusFault_Handler+0x4>

08002568 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800256c:	e7fe      	b.n	800256c <UsageFault_Handler+0x4>

0800256e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800256e:	b480      	push	{r7}
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800259c:	f000 f966 	bl	800286c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <SDIO_IRQHandler+0x10>)
 80025aa:	f003 fbb9 	bl	8005d20 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000718 	.word	0x20000718

080025b8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <DMA2_Stream3_IRQHandler+0x10>)
 80025be:	f000 fc31 	bl	8002e24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200004cc 	.word	0x200004cc

080025cc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <DMA2_Stream6_IRQHandler+0x10>)
 80025d2:	f000 fc27 	bl	8002e24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200006b4 	.word	0x200006b4

080025e0 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80025ea:	f009 fe59 	bl	800c2a0 <__errno>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2216      	movs	r2, #22
 80025f2:	601a      	str	r2, [r3, #0]
	return -1;
 80025f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <_exit>:

void _exit (int status)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002608:	f04f 31ff 	mov.w	r1, #4294967295
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f7ff ffe7 	bl	80025e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002612:	e7fe      	b.n	8002612 <_exit+0x12>

08002614 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	e00a      	b.n	800263c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002626:	f3af 8000 	nop.w
 800262a:	4601      	mov	r1, r0
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	1c5a      	adds	r2, r3, #1
 8002630:	60ba      	str	r2, [r7, #8]
 8002632:	b2ca      	uxtb	r2, r1
 8002634:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	3301      	adds	r3, #1
 800263a:	617b      	str	r3, [r7, #20]
 800263c:	697a      	ldr	r2, [r7, #20]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	429a      	cmp	r2, r3
 8002642:	dbf0      	blt.n	8002626 <_read+0x12>
	}

return len;
 8002644:	687b      	ldr	r3, [r7, #4]
}
 8002646:	4618      	mov	r0, r3
 8002648:	3718      	adds	r7, #24
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b086      	sub	sp, #24
 8002652:	af00      	add	r7, sp, #0
 8002654:	60f8      	str	r0, [r7, #12]
 8002656:	60b9      	str	r1, [r7, #8]
 8002658:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	e009      	b.n	8002674 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	1c5a      	adds	r2, r3, #1
 8002664:	60ba      	str	r2, [r7, #8]
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff fb51 	bl	8001d10 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	3301      	adds	r3, #1
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	429a      	cmp	r2, r3
 800267a:	dbf1      	blt.n	8002660 <_write+0x12>
	}
	return len;
 800267c:	687b      	ldr	r3, [r7, #4]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <_close>:

int _close(int file)
{
 8002686:	b480      	push	{r7}
 8002688:	b083      	sub	sp, #12
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
	return -1;
 800268e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002692:	4618      	mov	r0, r3
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr

0800269e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
 80026a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026ae:	605a      	str	r2, [r3, #4]
	return 0;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <_isatty>:

int _isatty(int file)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
	return 1;
 80026c6:	2301      	movs	r3, #1
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
	return 0;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
	...

080026f0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80026f8:	4b11      	ldr	r3, [pc, #68]	; (8002740 <_sbrk+0x50>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d102      	bne.n	8002706 <_sbrk+0x16>
		heap_end = &end;
 8002700:	4b0f      	ldr	r3, [pc, #60]	; (8002740 <_sbrk+0x50>)
 8002702:	4a10      	ldr	r2, [pc, #64]	; (8002744 <_sbrk+0x54>)
 8002704:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002706:	4b0e      	ldr	r3, [pc, #56]	; (8002740 <_sbrk+0x50>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800270c:	4b0c      	ldr	r3, [pc, #48]	; (8002740 <_sbrk+0x50>)
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4413      	add	r3, r2
 8002714:	466a      	mov	r2, sp
 8002716:	4293      	cmp	r3, r2
 8002718:	d907      	bls.n	800272a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800271a:	f009 fdc1 	bl	800c2a0 <__errno>
 800271e:	4603      	mov	r3, r0
 8002720:	220c      	movs	r2, #12
 8002722:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002724:	f04f 33ff 	mov.w	r3, #4294967295
 8002728:	e006      	b.n	8002738 <_sbrk+0x48>
	}

	heap_end += incr;
 800272a:	4b05      	ldr	r3, [pc, #20]	; (8002740 <_sbrk+0x50>)
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4413      	add	r3, r2
 8002732:	4a03      	ldr	r2, [pc, #12]	; (8002740 <_sbrk+0x50>)
 8002734:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002736:	68fb      	ldr	r3, [r7, #12]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	20000374 	.word	0x20000374
 8002744:	200160c8 	.word	0x200160c8

08002748 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800274c:	4b08      	ldr	r3, [pc, #32]	; (8002770 <SystemInit+0x28>)
 800274e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002752:	4a07      	ldr	r2, [pc, #28]	; (8002770 <SystemInit+0x28>)
 8002754:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002758:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800275c:	4b04      	ldr	r3, [pc, #16]	; (8002770 <SystemInit+0x28>)
 800275e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002762:	609a      	str	r2, [r3, #8]
#endif
}
 8002764:	bf00      	nop
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	e000ed00 	.word	0xe000ed00

08002774 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002774:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027ac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002778:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800277a:	e003      	b.n	8002784 <LoopCopyDataInit>

0800277c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800277c:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800277e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002780:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002782:	3104      	adds	r1, #4

08002784 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002784:	480b      	ldr	r0, [pc, #44]	; (80027b4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002786:	4b0c      	ldr	r3, [pc, #48]	; (80027b8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002788:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800278a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800278c:	d3f6      	bcc.n	800277c <CopyDataInit>
  ldr  r2, =_sbss
 800278e:	4a0b      	ldr	r2, [pc, #44]	; (80027bc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002790:	e002      	b.n	8002798 <LoopFillZerobss>

08002792 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002792:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002794:	f842 3b04 	str.w	r3, [r2], #4

08002798 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002798:	4b09      	ldr	r3, [pc, #36]	; (80027c0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800279a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800279c:	d3f9      	bcc.n	8002792 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800279e:	f7ff ffd3 	bl	8002748 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027a2:	f009 fd97 	bl	800c2d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027a6:	f7fe fec1 	bl	800152c <main>
  bx  lr    
 80027aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027ac:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80027b0:	080384b0 	.word	0x080384b0
  ldr  r0, =_sdata
 80027b4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80027b8:	200000f8 	.word	0x200000f8
  ldr  r2, =_sbss
 80027bc:	200000f8 	.word	0x200000f8
  ldr  r3, = _ebss
 80027c0:	200160c8 	.word	0x200160c8

080027c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027c4:	e7fe      	b.n	80027c4 <ADC_IRQHandler>
	...

080027c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027cc:	4b0e      	ldr	r3, [pc, #56]	; (8002808 <HAL_Init+0x40>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a0d      	ldr	r2, [pc, #52]	; (8002808 <HAL_Init+0x40>)
 80027d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027d8:	4b0b      	ldr	r3, [pc, #44]	; (8002808 <HAL_Init+0x40>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a0a      	ldr	r2, [pc, #40]	; (8002808 <HAL_Init+0x40>)
 80027de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027e4:	4b08      	ldr	r3, [pc, #32]	; (8002808 <HAL_Init+0x40>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a07      	ldr	r2, [pc, #28]	; (8002808 <HAL_Init+0x40>)
 80027ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027f0:	2003      	movs	r0, #3
 80027f2:	f000 f94f 	bl	8002a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027f6:	2000      	movs	r0, #0
 80027f8:	f000 f808 	bl	800280c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027fc:	f7ff fc0e 	bl	800201c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40023c00 	.word	0x40023c00

0800280c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002814:	4b12      	ldr	r3, [pc, #72]	; (8002860 <HAL_InitTick+0x54>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	4b12      	ldr	r3, [pc, #72]	; (8002864 <HAL_InitTick+0x58>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	4619      	mov	r1, r3
 800281e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002822:	fbb3 f3f1 	udiv	r3, r3, r1
 8002826:	fbb2 f3f3 	udiv	r3, r2, r3
 800282a:	4618      	mov	r0, r3
 800282c:	f000 f967 	bl	8002afe <HAL_SYSTICK_Config>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e00e      	b.n	8002858 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2b0f      	cmp	r3, #15
 800283e:	d80a      	bhi.n	8002856 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002840:	2200      	movs	r2, #0
 8002842:	6879      	ldr	r1, [r7, #4]
 8002844:	f04f 30ff 	mov.w	r0, #4294967295
 8002848:	f000 f92f 	bl	8002aaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800284c:	4a06      	ldr	r2, [pc, #24]	; (8002868 <HAL_InitTick+0x5c>)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002852:	2300      	movs	r3, #0
 8002854:	e000      	b.n	8002858 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
}
 8002858:	4618      	mov	r0, r3
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	20000088 	.word	0x20000088
 8002864:	20000090 	.word	0x20000090
 8002868:	2000008c 	.word	0x2000008c

0800286c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002870:	4b06      	ldr	r3, [pc, #24]	; (800288c <HAL_IncTick+0x20>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	461a      	mov	r2, r3
 8002876:	4b06      	ldr	r3, [pc, #24]	; (8002890 <HAL_IncTick+0x24>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4413      	add	r3, r2
 800287c:	4a04      	ldr	r2, [pc, #16]	; (8002890 <HAL_IncTick+0x24>)
 800287e:	6013      	str	r3, [r2, #0]
}
 8002880:	bf00      	nop
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	20000090 	.word	0x20000090
 8002890:	20015c48 	.word	0x20015c48

08002894 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  return uwTick;
 8002898:	4b03      	ldr	r3, [pc, #12]	; (80028a8 <HAL_GetTick+0x14>)
 800289a:	681b      	ldr	r3, [r3, #0]
}
 800289c:	4618      	mov	r0, r3
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20015c48 	.word	0x20015c48

080028ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028b4:	f7ff ffee 	bl	8002894 <HAL_GetTick>
 80028b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c4:	d005      	beq.n	80028d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028c6:	4b0a      	ldr	r3, [pc, #40]	; (80028f0 <HAL_Delay+0x44>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	461a      	mov	r2, r3
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	4413      	add	r3, r2
 80028d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028d2:	bf00      	nop
 80028d4:	f7ff ffde 	bl	8002894 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	68fa      	ldr	r2, [r7, #12]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d8f7      	bhi.n	80028d4 <HAL_Delay+0x28>
  {
  }
}
 80028e4:	bf00      	nop
 80028e6:	bf00      	nop
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20000090 	.word	0x20000090

080028f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002904:	4b0c      	ldr	r3, [pc, #48]	; (8002938 <__NVIC_SetPriorityGrouping+0x44>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002910:	4013      	ands	r3, r2
 8002912:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800291c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002924:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002926:	4a04      	ldr	r2, [pc, #16]	; (8002938 <__NVIC_SetPriorityGrouping+0x44>)
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	60d3      	str	r3, [r2, #12]
}
 800292c:	bf00      	nop
 800292e:	3714      	adds	r7, #20
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	e000ed00 	.word	0xe000ed00

0800293c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002940:	4b04      	ldr	r3, [pc, #16]	; (8002954 <__NVIC_GetPriorityGrouping+0x18>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	0a1b      	lsrs	r3, r3, #8
 8002946:	f003 0307 	and.w	r3, r3, #7
}
 800294a:	4618      	mov	r0, r3
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	4603      	mov	r3, r0
 8002960:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002966:	2b00      	cmp	r3, #0
 8002968:	db0b      	blt.n	8002982 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800296a:	79fb      	ldrb	r3, [r7, #7]
 800296c:	f003 021f 	and.w	r2, r3, #31
 8002970:	4907      	ldr	r1, [pc, #28]	; (8002990 <__NVIC_EnableIRQ+0x38>)
 8002972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002976:	095b      	lsrs	r3, r3, #5
 8002978:	2001      	movs	r0, #1
 800297a:	fa00 f202 	lsl.w	r2, r0, r2
 800297e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002982:	bf00      	nop
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	e000e100 	.word	0xe000e100

08002994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	6039      	str	r1, [r7, #0]
 800299e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	db0a      	blt.n	80029be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	b2da      	uxtb	r2, r3
 80029ac:	490c      	ldr	r1, [pc, #48]	; (80029e0 <__NVIC_SetPriority+0x4c>)
 80029ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b2:	0112      	lsls	r2, r2, #4
 80029b4:	b2d2      	uxtb	r2, r2
 80029b6:	440b      	add	r3, r1
 80029b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029bc:	e00a      	b.n	80029d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	b2da      	uxtb	r2, r3
 80029c2:	4908      	ldr	r1, [pc, #32]	; (80029e4 <__NVIC_SetPriority+0x50>)
 80029c4:	79fb      	ldrb	r3, [r7, #7]
 80029c6:	f003 030f 	and.w	r3, r3, #15
 80029ca:	3b04      	subs	r3, #4
 80029cc:	0112      	lsls	r2, r2, #4
 80029ce:	b2d2      	uxtb	r2, r2
 80029d0:	440b      	add	r3, r1
 80029d2:	761a      	strb	r2, [r3, #24]
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	e000e100 	.word	0xe000e100
 80029e4:	e000ed00 	.word	0xe000ed00

080029e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b089      	sub	sp, #36	; 0x24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f003 0307 	and.w	r3, r3, #7
 80029fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	f1c3 0307 	rsb	r3, r3, #7
 8002a02:	2b04      	cmp	r3, #4
 8002a04:	bf28      	it	cs
 8002a06:	2304      	movcs	r3, #4
 8002a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	2b06      	cmp	r3, #6
 8002a10:	d902      	bls.n	8002a18 <NVIC_EncodePriority+0x30>
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	3b03      	subs	r3, #3
 8002a16:	e000      	b.n	8002a1a <NVIC_EncodePriority+0x32>
 8002a18:	2300      	movs	r3, #0
 8002a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43da      	mvns	r2, r3
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	401a      	ands	r2, r3
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a30:	f04f 31ff 	mov.w	r1, #4294967295
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3a:	43d9      	mvns	r1, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a40:	4313      	orrs	r3, r2
         );
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3724      	adds	r7, #36	; 0x24
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
	...

08002a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a60:	d301      	bcc.n	8002a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a62:	2301      	movs	r3, #1
 8002a64:	e00f      	b.n	8002a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a66:	4a0a      	ldr	r2, [pc, #40]	; (8002a90 <SysTick_Config+0x40>)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a6e:	210f      	movs	r1, #15
 8002a70:	f04f 30ff 	mov.w	r0, #4294967295
 8002a74:	f7ff ff8e 	bl	8002994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a78:	4b05      	ldr	r3, [pc, #20]	; (8002a90 <SysTick_Config+0x40>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a7e:	4b04      	ldr	r3, [pc, #16]	; (8002a90 <SysTick_Config+0x40>)
 8002a80:	2207      	movs	r2, #7
 8002a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	e000e010 	.word	0xe000e010

08002a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f7ff ff29 	bl	80028f4 <__NVIC_SetPriorityGrouping>
}
 8002aa2:	bf00      	nop
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b086      	sub	sp, #24
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	60b9      	str	r1, [r7, #8]
 8002ab4:	607a      	str	r2, [r7, #4]
 8002ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002abc:	f7ff ff3e 	bl	800293c <__NVIC_GetPriorityGrouping>
 8002ac0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	68b9      	ldr	r1, [r7, #8]
 8002ac6:	6978      	ldr	r0, [r7, #20]
 8002ac8:	f7ff ff8e 	bl	80029e8 <NVIC_EncodePriority>
 8002acc:	4602      	mov	r2, r0
 8002ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff ff5d 	bl	8002994 <__NVIC_SetPriority>
}
 8002ada:	bf00      	nop
 8002adc:	3718      	adds	r7, #24
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b082      	sub	sp, #8
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	4603      	mov	r3, r0
 8002aea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff ff31 	bl	8002958 <__NVIC_EnableIRQ>
}
 8002af6:	bf00      	nop
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7ff ffa2 	bl	8002a50 <SysTick_Config>
 8002b0c:	4603      	mov	r3, r0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b086      	sub	sp, #24
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b20:	2300      	movs	r3, #0
 8002b22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b24:	f7ff feb6 	bl	8002894 <HAL_GetTick>
 8002b28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d101      	bne.n	8002b34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e099      	b.n	8002c68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2202      	movs	r2, #2
 8002b38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 0201 	bic.w	r2, r2, #1
 8002b52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b54:	e00f      	b.n	8002b76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b56:	f7ff fe9d 	bl	8002894 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b05      	cmp	r3, #5
 8002b62:	d908      	bls.n	8002b76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2220      	movs	r2, #32
 8002b68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2203      	movs	r2, #3
 8002b6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e078      	b.n	8002c68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1e8      	bne.n	8002b56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	4b38      	ldr	r3, [pc, #224]	; (8002c70 <HAL_DMA_Init+0x158>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ba2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bc2:	697a      	ldr	r2, [r7, #20]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bcc:	2b04      	cmp	r3, #4
 8002bce:	d107      	bne.n	8002be0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	697a      	ldr	r2, [r7, #20]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	f023 0307 	bic.w	r3, r3, #7
 8002bf6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfc:	697a      	ldr	r2, [r7, #20]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c06:	2b04      	cmp	r3, #4
 8002c08:	d117      	bne.n	8002c3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00e      	beq.n	8002c3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 fafb 	bl	8003218 <DMA_CheckFifoParam>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d008      	beq.n	8002c3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2240      	movs	r2, #64	; 0x40
 8002c2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c36:	2301      	movs	r3, #1
 8002c38:	e016      	b.n	8002c68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	697a      	ldr	r2, [r7, #20]
 8002c40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f000 fab2 	bl	80031ac <DMA_CalcBaseAndBitshift>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c50:	223f      	movs	r2, #63	; 0x3f
 8002c52:	409a      	lsls	r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3718      	adds	r7, #24
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	f010803f 	.word	0xf010803f

08002c74 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e050      	b.n	8002d28 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d101      	bne.n	8002c96 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002c92:	2302      	movs	r3, #2
 8002c94:	e048      	b.n	8002d28 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0201 	bic.w	r2, r2, #1
 8002ca4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2200      	movs	r2, #0
 8002cac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2221      	movs	r2, #33	; 0x21
 8002cd4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fa68 	bl	80031ac <DMA_CalcBaseAndBitshift>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d08:	223f      	movs	r2, #63	; 0x3f
 8002d0a:	409a      	lsls	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b086      	sub	sp, #24
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
 8002d3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d46:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d101      	bne.n	8002d56 <HAL_DMA_Start_IT+0x26>
 8002d52:	2302      	movs	r3, #2
 8002d54:	e040      	b.n	8002dd8 <HAL_DMA_Start_IT+0xa8>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d12f      	bne.n	8002dca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	68b9      	ldr	r1, [r7, #8]
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 f9e6 	bl	8003150 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d88:	223f      	movs	r2, #63	; 0x3f
 8002d8a:	409a      	lsls	r2, r3
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f042 0216 	orr.w	r2, r2, #22
 8002d9e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d007      	beq.n	8002db8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0208 	orr.w	r2, r2, #8
 8002db6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f042 0201 	orr.w	r2, r2, #1
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	e005      	b.n	8002dd6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002dd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d004      	beq.n	8002dfe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2280      	movs	r2, #128	; 0x80
 8002df8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e00c      	b.n	8002e18 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2205      	movs	r2, #5
 8002e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0201 	bic.w	r2, r2, #1
 8002e14:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e30:	4b92      	ldr	r3, [pc, #584]	; (800307c <HAL_DMA_IRQHandler+0x258>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a92      	ldr	r2, [pc, #584]	; (8003080 <HAL_DMA_IRQHandler+0x25c>)
 8002e36:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3a:	0a9b      	lsrs	r3, r3, #10
 8002e3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e4e:	2208      	movs	r2, #8
 8002e50:	409a      	lsls	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d01a      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0304 	and.w	r3, r3, #4
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d013      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f022 0204 	bic.w	r2, r2, #4
 8002e76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e7c:	2208      	movs	r2, #8
 8002e7e:	409a      	lsls	r2, r3
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e88:	f043 0201 	orr.w	r2, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e94:	2201      	movs	r2, #1
 8002e96:	409a      	lsls	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d012      	beq.n	8002ec6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00b      	beq.n	8002ec6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	409a      	lsls	r2, r3
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ebe:	f043 0202 	orr.w	r2, r3, #2
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eca:	2204      	movs	r2, #4
 8002ecc:	409a      	lsls	r2, r3
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d012      	beq.n	8002efc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00b      	beq.n	8002efc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee8:	2204      	movs	r2, #4
 8002eea:	409a      	lsls	r2, r3
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef4:	f043 0204 	orr.w	r2, r3, #4
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f00:	2210      	movs	r2, #16
 8002f02:	409a      	lsls	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	4013      	ands	r3, r2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d043      	beq.n	8002f94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0308 	and.w	r3, r3, #8
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d03c      	beq.n	8002f94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f1e:	2210      	movs	r2, #16
 8002f20:	409a      	lsls	r2, r3
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d018      	beq.n	8002f66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d108      	bne.n	8002f54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d024      	beq.n	8002f94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	4798      	blx	r3
 8002f52:	e01f      	b.n	8002f94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d01b      	beq.n	8002f94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	4798      	blx	r3
 8002f64:	e016      	b.n	8002f94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d107      	bne.n	8002f84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 0208 	bic.w	r2, r2, #8
 8002f82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d003      	beq.n	8002f94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f98:	2220      	movs	r2, #32
 8002f9a:	409a      	lsls	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	f000 808e 	beq.w	80030c2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0310 	and.w	r3, r3, #16
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	f000 8086 	beq.w	80030c2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fba:	2220      	movs	r2, #32
 8002fbc:	409a      	lsls	r2, r3
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b05      	cmp	r3, #5
 8002fcc:	d136      	bne.n	800303c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f022 0216 	bic.w	r2, r2, #22
 8002fdc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	695a      	ldr	r2, [r3, #20]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d103      	bne.n	8002ffe <HAL_DMA_IRQHandler+0x1da>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d007      	beq.n	800300e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f022 0208 	bic.w	r2, r2, #8
 800300c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003012:	223f      	movs	r2, #63	; 0x3f
 8003014:	409a      	lsls	r2, r3
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2201      	movs	r2, #1
 800301e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800302e:	2b00      	cmp	r3, #0
 8003030:	d07d      	beq.n	800312e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	4798      	blx	r3
        }
        return;
 800303a:	e078      	b.n	800312e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d01c      	beq.n	8003084 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d108      	bne.n	800306a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305c:	2b00      	cmp	r3, #0
 800305e:	d030      	beq.n	80030c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	4798      	blx	r3
 8003068:	e02b      	b.n	80030c2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800306e:	2b00      	cmp	r3, #0
 8003070:	d027      	beq.n	80030c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	4798      	blx	r3
 800307a:	e022      	b.n	80030c2 <HAL_DMA_IRQHandler+0x29e>
 800307c:	20000088 	.word	0x20000088
 8003080:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800308e:	2b00      	cmp	r3, #0
 8003090:	d10f      	bne.n	80030b2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 0210 	bic.w	r2, r2, #16
 80030a0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d032      	beq.n	8003130 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d022      	beq.n	800311c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2205      	movs	r2, #5
 80030da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f022 0201 	bic.w	r2, r2, #1
 80030ec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	3301      	adds	r3, #1
 80030f2:	60bb      	str	r3, [r7, #8]
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d307      	bcc.n	800310a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1f2      	bne.n	80030ee <HAL_DMA_IRQHandler+0x2ca>
 8003108:	e000      	b.n	800310c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800310a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003120:	2b00      	cmp	r3, #0
 8003122:	d005      	beq.n	8003130 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	4798      	blx	r3
 800312c:	e000      	b.n	8003130 <HAL_DMA_IRQHandler+0x30c>
        return;
 800312e:	bf00      	nop
    }
  }
}
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop

08003138 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003144:	4618      	mov	r0, r3
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003150:	b480      	push	{r7}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	607a      	str	r2, [r7, #4]
 800315c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800316c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	683a      	ldr	r2, [r7, #0]
 8003174:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	2b40      	cmp	r3, #64	; 0x40
 800317c:	d108      	bne.n	8003190 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68ba      	ldr	r2, [r7, #8]
 800318c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800318e:	e007      	b.n	80031a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68ba      	ldr	r2, [r7, #8]
 8003196:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	60da      	str	r2, [r3, #12]
}
 80031a0:	bf00      	nop
 80031a2:	3714      	adds	r7, #20
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	3b10      	subs	r3, #16
 80031bc:	4a14      	ldr	r2, [pc, #80]	; (8003210 <DMA_CalcBaseAndBitshift+0x64>)
 80031be:	fba2 2303 	umull	r2, r3, r2, r3
 80031c2:	091b      	lsrs	r3, r3, #4
 80031c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80031c6:	4a13      	ldr	r2, [pc, #76]	; (8003214 <DMA_CalcBaseAndBitshift+0x68>)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4413      	add	r3, r2
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	461a      	mov	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2b03      	cmp	r3, #3
 80031d8:	d909      	bls.n	80031ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031e2:	f023 0303 	bic.w	r3, r3, #3
 80031e6:	1d1a      	adds	r2, r3, #4
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	659a      	str	r2, [r3, #88]	; 0x58
 80031ec:	e007      	b.n	80031fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031f6:	f023 0303 	bic.w	r3, r3, #3
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003202:	4618      	mov	r0, r3
 8003204:	3714      	adds	r7, #20
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	aaaaaaab 	.word	0xaaaaaaab
 8003214:	0800d824 	.word	0x0800d824

08003218 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003220:	2300      	movs	r3, #0
 8003222:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003228:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d11f      	bne.n	8003272 <DMA_CheckFifoParam+0x5a>
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	2b03      	cmp	r3, #3
 8003236:	d856      	bhi.n	80032e6 <DMA_CheckFifoParam+0xce>
 8003238:	a201      	add	r2, pc, #4	; (adr r2, 8003240 <DMA_CheckFifoParam+0x28>)
 800323a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800323e:	bf00      	nop
 8003240:	08003251 	.word	0x08003251
 8003244:	08003263 	.word	0x08003263
 8003248:	08003251 	.word	0x08003251
 800324c:	080032e7 	.word	0x080032e7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003254:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d046      	beq.n	80032ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003260:	e043      	b.n	80032ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003266:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800326a:	d140      	bne.n	80032ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003270:	e03d      	b.n	80032ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800327a:	d121      	bne.n	80032c0 <DMA_CheckFifoParam+0xa8>
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b03      	cmp	r3, #3
 8003280:	d837      	bhi.n	80032f2 <DMA_CheckFifoParam+0xda>
 8003282:	a201      	add	r2, pc, #4	; (adr r2, 8003288 <DMA_CheckFifoParam+0x70>)
 8003284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003288:	08003299 	.word	0x08003299
 800328c:	0800329f 	.word	0x0800329f
 8003290:	08003299 	.word	0x08003299
 8003294:	080032b1 	.word	0x080032b1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	73fb      	strb	r3, [r7, #15]
      break;
 800329c:	e030      	b.n	8003300 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d025      	beq.n	80032f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032ae:	e022      	b.n	80032f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032b8:	d11f      	bne.n	80032fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80032be:	e01c      	b.n	80032fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d903      	bls.n	80032ce <DMA_CheckFifoParam+0xb6>
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	2b03      	cmp	r3, #3
 80032ca:	d003      	beq.n	80032d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80032cc:	e018      	b.n	8003300 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	73fb      	strb	r3, [r7, #15]
      break;
 80032d2:	e015      	b.n	8003300 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00e      	beq.n	80032fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	73fb      	strb	r3, [r7, #15]
      break;
 80032e4:	e00b      	b.n	80032fe <DMA_CheckFifoParam+0xe6>
      break;
 80032e6:	bf00      	nop
 80032e8:	e00a      	b.n	8003300 <DMA_CheckFifoParam+0xe8>
      break;
 80032ea:	bf00      	nop
 80032ec:	e008      	b.n	8003300 <DMA_CheckFifoParam+0xe8>
      break;
 80032ee:	bf00      	nop
 80032f0:	e006      	b.n	8003300 <DMA_CheckFifoParam+0xe8>
      break;
 80032f2:	bf00      	nop
 80032f4:	e004      	b.n	8003300 <DMA_CheckFifoParam+0xe8>
      break;
 80032f6:	bf00      	nop
 80032f8:	e002      	b.n	8003300 <DMA_CheckFifoParam+0xe8>
      break;   
 80032fa:	bf00      	nop
 80032fc:	e000      	b.n	8003300 <DMA_CheckFifoParam+0xe8>
      break;
 80032fe:	bf00      	nop
    }
  } 
  
  return status; 
 8003300:	7bfb      	ldrb	r3, [r7, #15]
}
 8003302:	4618      	mov	r0, r3
 8003304:	3714      	adds	r7, #20
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop

08003310 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b086      	sub	sp, #24
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
 800331c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	2b80      	cmp	r3, #128	; 0x80
 8003328:	d106      	bne.n	8003338 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003330:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	75fb      	strb	r3, [r7, #23]
 8003336:	e031      	b.n	800339c <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800333e:	2b01      	cmp	r3, #1
 8003340:	d101      	bne.n	8003346 <HAL_DMAEx_MultiBufferStart+0x36>
 8003342:	2302      	movs	r3, #2
 8003344:	e02b      	b.n	800339e <HAL_DMAEx_MultiBufferStart+0x8e>
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b01      	cmp	r3, #1
 8003358:	d11e      	bne.n	8003398 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2202      	movs	r2, #2
 800335e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003370:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800337a:	6a3b      	ldr	r3, [r7, #32]
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	68b9      	ldr	r1, [r7, #8]
 8003380:	68f8      	ldr	r0, [r7, #12]
 8003382:	f000 f810 	bl	80033a6 <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f042 0201 	orr.w	r2, r2, #1
 8003394:	601a      	str	r2, [r3, #0]
 8003396:	e001      	b.n	800339c <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8003398:	2302      	movs	r3, #2
 800339a:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 800339c:	7dfb      	ldrb	r3, [r7, #23]
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3718      	adds	r7, #24
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80033a6:	b480      	push	{r7}
 80033a8:	b085      	sub	sp, #20
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	60b9      	str	r1, [r7, #8]
 80033b0:	607a      	str	r2, [r7, #4]
 80033b2:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	2b40      	cmp	r3, #64	; 0x40
 80033c2:	d108      	bne.n	80033d6 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68ba      	ldr	r2, [r7, #8]
 80033d2:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80033d4:	e007      	b.n	80033e6 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	60da      	str	r2, [r3, #12]
}
 80033e6:	bf00      	nop
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
	...

080033f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b089      	sub	sp, #36	; 0x24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003402:	2300      	movs	r3, #0
 8003404:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003406:	2300      	movs	r3, #0
 8003408:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800340a:	2300      	movs	r3, #0
 800340c:	61fb      	str	r3, [r7, #28]
 800340e:	e16b      	b.n	80036e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003410:	2201      	movs	r2, #1
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	697a      	ldr	r2, [r7, #20]
 8003420:	4013      	ands	r3, r2
 8003422:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	429a      	cmp	r2, r3
 800342a:	f040 815a 	bne.w	80036e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	2b01      	cmp	r3, #1
 8003438:	d005      	beq.n	8003446 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003442:	2b02      	cmp	r3, #2
 8003444:	d130      	bne.n	80034a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	2203      	movs	r2, #3
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	43db      	mvns	r3, r3
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	4013      	ands	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	68da      	ldr	r2, [r3, #12]
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	4313      	orrs	r3, r2
 800346e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800347c:	2201      	movs	r2, #1
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	4013      	ands	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	091b      	lsrs	r3, r3, #4
 8003492:	f003 0201 	and.w	r2, r3, #1
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	2b03      	cmp	r3, #3
 80034b2:	d017      	beq.n	80034e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	2203      	movs	r2, #3
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43db      	mvns	r3, r3
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	4013      	ands	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f003 0303 	and.w	r3, r3, #3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d123      	bne.n	8003538 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	08da      	lsrs	r2, r3, #3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3208      	adds	r2, #8
 80034f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	220f      	movs	r2, #15
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	43db      	mvns	r3, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	691a      	ldr	r2, [r3, #16]
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	f003 0307 	and.w	r3, r3, #7
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	fa02 f303 	lsl.w	r3, r2, r3
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	4313      	orrs	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	08da      	lsrs	r2, r3, #3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	3208      	adds	r2, #8
 8003532:	69b9      	ldr	r1, [r7, #24]
 8003534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	2203      	movs	r2, #3
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	43db      	mvns	r3, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4013      	ands	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f003 0203 	and.w	r2, r3, #3
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003574:	2b00      	cmp	r3, #0
 8003576:	f000 80b4 	beq.w	80036e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
 800357e:	4b60      	ldr	r3, [pc, #384]	; (8003700 <HAL_GPIO_Init+0x30c>)
 8003580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003582:	4a5f      	ldr	r2, [pc, #380]	; (8003700 <HAL_GPIO_Init+0x30c>)
 8003584:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003588:	6453      	str	r3, [r2, #68]	; 0x44
 800358a:	4b5d      	ldr	r3, [pc, #372]	; (8003700 <HAL_GPIO_Init+0x30c>)
 800358c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003592:	60fb      	str	r3, [r7, #12]
 8003594:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003596:	4a5b      	ldr	r2, [pc, #364]	; (8003704 <HAL_GPIO_Init+0x310>)
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	089b      	lsrs	r3, r3, #2
 800359c:	3302      	adds	r3, #2
 800359e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	f003 0303 	and.w	r3, r3, #3
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	220f      	movs	r2, #15
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43db      	mvns	r3, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4013      	ands	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a52      	ldr	r2, [pc, #328]	; (8003708 <HAL_GPIO_Init+0x314>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d02b      	beq.n	800361a <HAL_GPIO_Init+0x226>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a51      	ldr	r2, [pc, #324]	; (800370c <HAL_GPIO_Init+0x318>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d025      	beq.n	8003616 <HAL_GPIO_Init+0x222>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a50      	ldr	r2, [pc, #320]	; (8003710 <HAL_GPIO_Init+0x31c>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d01f      	beq.n	8003612 <HAL_GPIO_Init+0x21e>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a4f      	ldr	r2, [pc, #316]	; (8003714 <HAL_GPIO_Init+0x320>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d019      	beq.n	800360e <HAL_GPIO_Init+0x21a>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a4e      	ldr	r2, [pc, #312]	; (8003718 <HAL_GPIO_Init+0x324>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d013      	beq.n	800360a <HAL_GPIO_Init+0x216>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a4d      	ldr	r2, [pc, #308]	; (800371c <HAL_GPIO_Init+0x328>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d00d      	beq.n	8003606 <HAL_GPIO_Init+0x212>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a4c      	ldr	r2, [pc, #304]	; (8003720 <HAL_GPIO_Init+0x32c>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d007      	beq.n	8003602 <HAL_GPIO_Init+0x20e>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a4b      	ldr	r2, [pc, #300]	; (8003724 <HAL_GPIO_Init+0x330>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d101      	bne.n	80035fe <HAL_GPIO_Init+0x20a>
 80035fa:	2307      	movs	r3, #7
 80035fc:	e00e      	b.n	800361c <HAL_GPIO_Init+0x228>
 80035fe:	2308      	movs	r3, #8
 8003600:	e00c      	b.n	800361c <HAL_GPIO_Init+0x228>
 8003602:	2306      	movs	r3, #6
 8003604:	e00a      	b.n	800361c <HAL_GPIO_Init+0x228>
 8003606:	2305      	movs	r3, #5
 8003608:	e008      	b.n	800361c <HAL_GPIO_Init+0x228>
 800360a:	2304      	movs	r3, #4
 800360c:	e006      	b.n	800361c <HAL_GPIO_Init+0x228>
 800360e:	2303      	movs	r3, #3
 8003610:	e004      	b.n	800361c <HAL_GPIO_Init+0x228>
 8003612:	2302      	movs	r3, #2
 8003614:	e002      	b.n	800361c <HAL_GPIO_Init+0x228>
 8003616:	2301      	movs	r3, #1
 8003618:	e000      	b.n	800361c <HAL_GPIO_Init+0x228>
 800361a:	2300      	movs	r3, #0
 800361c:	69fa      	ldr	r2, [r7, #28]
 800361e:	f002 0203 	and.w	r2, r2, #3
 8003622:	0092      	lsls	r2, r2, #2
 8003624:	4093      	lsls	r3, r2
 8003626:	69ba      	ldr	r2, [r7, #24]
 8003628:	4313      	orrs	r3, r2
 800362a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800362c:	4935      	ldr	r1, [pc, #212]	; (8003704 <HAL_GPIO_Init+0x310>)
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	089b      	lsrs	r3, r3, #2
 8003632:	3302      	adds	r3, #2
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800363a:	4b3b      	ldr	r3, [pc, #236]	; (8003728 <HAL_GPIO_Init+0x334>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	43db      	mvns	r3, r3
 8003644:	69ba      	ldr	r2, [r7, #24]
 8003646:	4013      	ands	r3, r2
 8003648:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d003      	beq.n	800365e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003656:	69ba      	ldr	r2, [r7, #24]
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	4313      	orrs	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800365e:	4a32      	ldr	r2, [pc, #200]	; (8003728 <HAL_GPIO_Init+0x334>)
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003664:	4b30      	ldr	r3, [pc, #192]	; (8003728 <HAL_GPIO_Init+0x334>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	43db      	mvns	r3, r3
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	4013      	ands	r3, r2
 8003672:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d003      	beq.n	8003688 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	4313      	orrs	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003688:	4a27      	ldr	r2, [pc, #156]	; (8003728 <HAL_GPIO_Init+0x334>)
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800368e:	4b26      	ldr	r3, [pc, #152]	; (8003728 <HAL_GPIO_Init+0x334>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	43db      	mvns	r3, r3
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	4013      	ands	r3, r2
 800369c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d003      	beq.n	80036b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036b2:	4a1d      	ldr	r2, [pc, #116]	; (8003728 <HAL_GPIO_Init+0x334>)
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036b8:	4b1b      	ldr	r3, [pc, #108]	; (8003728 <HAL_GPIO_Init+0x334>)
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	43db      	mvns	r3, r3
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	4013      	ands	r3, r2
 80036c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d003      	beq.n	80036dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	4313      	orrs	r3, r2
 80036da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036dc:	4a12      	ldr	r2, [pc, #72]	; (8003728 <HAL_GPIO_Init+0x334>)
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	3301      	adds	r3, #1
 80036e6:	61fb      	str	r3, [r7, #28]
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	2b0f      	cmp	r3, #15
 80036ec:	f67f ae90 	bls.w	8003410 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036f0:	bf00      	nop
 80036f2:	bf00      	nop
 80036f4:	3724      	adds	r7, #36	; 0x24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	40023800 	.word	0x40023800
 8003704:	40013800 	.word	0x40013800
 8003708:	40020000 	.word	0x40020000
 800370c:	40020400 	.word	0x40020400
 8003710:	40020800 	.word	0x40020800
 8003714:	40020c00 	.word	0x40020c00
 8003718:	40021000 	.word	0x40021000
 800371c:	40021400 	.word	0x40021400
 8003720:	40021800 	.word	0x40021800
 8003724:	40021c00 	.word	0x40021c00
 8003728:	40013c00 	.word	0x40013c00

0800372c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	460b      	mov	r3, r1
 8003736:	807b      	strh	r3, [r7, #2]
 8003738:	4613      	mov	r3, r2
 800373a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800373c:	787b      	ldrb	r3, [r7, #1]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003742:	887a      	ldrh	r2, [r7, #2]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003748:	e003      	b.n	8003752 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800374a:	887b      	ldrh	r3, [r7, #2]
 800374c:	041a      	lsls	r2, r3, #16
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	619a      	str	r2, [r3, #24]
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800375e:	b480      	push	{r7}
 8003760:	b085      	sub	sp, #20
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
 8003766:	460b      	mov	r3, r1
 8003768:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003770:	887a      	ldrh	r2, [r7, #2]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	4013      	ands	r3, r2
 8003776:	041a      	lsls	r2, r3, #16
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	43d9      	mvns	r1, r3
 800377c:	887b      	ldrh	r3, [r7, #2]
 800377e:	400b      	ands	r3, r1
 8003780:	431a      	orrs	r2, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	619a      	str	r2, [r3, #24]
}
 8003786:	bf00      	nop
 8003788:	3714      	adds	r7, #20
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
	...

08003794 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e12b      	b.n	80039fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d106      	bne.n	80037c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7fe fc56 	bl	800206c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2224      	movs	r2, #36	; 0x24
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0201 	bic.w	r2, r2, #1
 80037d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80037e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037f8:	f001 fd04 	bl	8005204 <HAL_RCC_GetPCLK1Freq>
 80037fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	4a81      	ldr	r2, [pc, #516]	; (8003a08 <HAL_I2C_Init+0x274>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d807      	bhi.n	8003818 <HAL_I2C_Init+0x84>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	4a80      	ldr	r2, [pc, #512]	; (8003a0c <HAL_I2C_Init+0x278>)
 800380c:	4293      	cmp	r3, r2
 800380e:	bf94      	ite	ls
 8003810:	2301      	movls	r3, #1
 8003812:	2300      	movhi	r3, #0
 8003814:	b2db      	uxtb	r3, r3
 8003816:	e006      	b.n	8003826 <HAL_I2C_Init+0x92>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	4a7d      	ldr	r2, [pc, #500]	; (8003a10 <HAL_I2C_Init+0x27c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	bf94      	ite	ls
 8003820:	2301      	movls	r3, #1
 8003822:	2300      	movhi	r3, #0
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e0e7      	b.n	80039fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	4a78      	ldr	r2, [pc, #480]	; (8003a14 <HAL_I2C_Init+0x280>)
 8003832:	fba2 2303 	umull	r2, r3, r2, r3
 8003836:	0c9b      	lsrs	r3, r3, #18
 8003838:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68ba      	ldr	r2, [r7, #8]
 800384a:	430a      	orrs	r2, r1
 800384c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	4a6a      	ldr	r2, [pc, #424]	; (8003a08 <HAL_I2C_Init+0x274>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d802      	bhi.n	8003868 <HAL_I2C_Init+0xd4>
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	3301      	adds	r3, #1
 8003866:	e009      	b.n	800387c <HAL_I2C_Init+0xe8>
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800386e:	fb02 f303 	mul.w	r3, r2, r3
 8003872:	4a69      	ldr	r2, [pc, #420]	; (8003a18 <HAL_I2C_Init+0x284>)
 8003874:	fba2 2303 	umull	r2, r3, r2, r3
 8003878:	099b      	lsrs	r3, r3, #6
 800387a:	3301      	adds	r3, #1
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6812      	ldr	r2, [r2, #0]
 8003880:	430b      	orrs	r3, r1
 8003882:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800388e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	495c      	ldr	r1, [pc, #368]	; (8003a08 <HAL_I2C_Init+0x274>)
 8003898:	428b      	cmp	r3, r1
 800389a:	d819      	bhi.n	80038d0 <HAL_I2C_Init+0x13c>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	1e59      	subs	r1, r3, #1
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80038aa:	1c59      	adds	r1, r3, #1
 80038ac:	f640 73fc 	movw	r3, #4092	; 0xffc
 80038b0:	400b      	ands	r3, r1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00a      	beq.n	80038cc <HAL_I2C_Init+0x138>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	1e59      	subs	r1, r3, #1
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80038c4:	3301      	adds	r3, #1
 80038c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ca:	e051      	b.n	8003970 <HAL_I2C_Init+0x1dc>
 80038cc:	2304      	movs	r3, #4
 80038ce:	e04f      	b.n	8003970 <HAL_I2C_Init+0x1dc>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d111      	bne.n	80038fc <HAL_I2C_Init+0x168>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	1e58      	subs	r0, r3, #1
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6859      	ldr	r1, [r3, #4]
 80038e0:	460b      	mov	r3, r1
 80038e2:	005b      	lsls	r3, r3, #1
 80038e4:	440b      	add	r3, r1
 80038e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80038ea:	3301      	adds	r3, #1
 80038ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	bf0c      	ite	eq
 80038f4:	2301      	moveq	r3, #1
 80038f6:	2300      	movne	r3, #0
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	e012      	b.n	8003922 <HAL_I2C_Init+0x18e>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	1e58      	subs	r0, r3, #1
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6859      	ldr	r1, [r3, #4]
 8003904:	460b      	mov	r3, r1
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	0099      	lsls	r1, r3, #2
 800390c:	440b      	add	r3, r1
 800390e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003912:	3301      	adds	r3, #1
 8003914:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003918:	2b00      	cmp	r3, #0
 800391a:	bf0c      	ite	eq
 800391c:	2301      	moveq	r3, #1
 800391e:	2300      	movne	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <HAL_I2C_Init+0x196>
 8003926:	2301      	movs	r3, #1
 8003928:	e022      	b.n	8003970 <HAL_I2C_Init+0x1dc>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10e      	bne.n	8003950 <HAL_I2C_Init+0x1bc>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	1e58      	subs	r0, r3, #1
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6859      	ldr	r1, [r3, #4]
 800393a:	460b      	mov	r3, r1
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	440b      	add	r3, r1
 8003940:	fbb0 f3f3 	udiv	r3, r0, r3
 8003944:	3301      	adds	r3, #1
 8003946:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800394a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800394e:	e00f      	b.n	8003970 <HAL_I2C_Init+0x1dc>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	1e58      	subs	r0, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6859      	ldr	r1, [r3, #4]
 8003958:	460b      	mov	r3, r1
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	0099      	lsls	r1, r3, #2
 8003960:	440b      	add	r3, r1
 8003962:	fbb0 f3f3 	udiv	r3, r0, r3
 8003966:	3301      	adds	r3, #1
 8003968:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800396c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	6809      	ldr	r1, [r1, #0]
 8003974:	4313      	orrs	r3, r2
 8003976:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69da      	ldr	r2, [r3, #28]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800399e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	6911      	ldr	r1, [r2, #16]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	68d2      	ldr	r2, [r2, #12]
 80039aa:	4311      	orrs	r1, r2
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	6812      	ldr	r2, [r2, #0]
 80039b0:	430b      	orrs	r3, r1
 80039b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f042 0201 	orr.w	r2, r2, #1
 80039de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2220      	movs	r2, #32
 80039ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	000186a0 	.word	0x000186a0
 8003a0c:	001e847f 	.word	0x001e847f
 8003a10:	003d08ff 	.word	0x003d08ff
 8003a14:	431bde83 	.word	0x431bde83
 8003a18:	10624dd3 	.word	0x10624dd3

08003a1c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b088      	sub	sp, #32
 8003a20:	af02      	add	r7, sp, #8
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	607a      	str	r2, [r7, #4]
 8003a26:	461a      	mov	r2, r3
 8003a28:	460b      	mov	r3, r1
 8003a2a:	817b      	strh	r3, [r7, #10]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a30:	f7fe ff30 	bl	8002894 <HAL_GetTick>
 8003a34:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b20      	cmp	r3, #32
 8003a40:	f040 80e0 	bne.w	8003c04 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	2319      	movs	r3, #25
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	4970      	ldr	r1, [pc, #448]	; (8003c10 <HAL_I2C_Master_Transmit+0x1f4>)
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 f964 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	e0d3      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_I2C_Master_Transmit+0x50>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e0cc      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d007      	beq.n	8003a92 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0201 	orr.w	r2, r2, #1
 8003a90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aa0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2221      	movs	r2, #33	; 0x21
 8003aa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2210      	movs	r2, #16
 8003aae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	893a      	ldrh	r2, [r7, #8]
 8003ac2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	4a50      	ldr	r2, [pc, #320]	; (8003c14 <HAL_I2C_Master_Transmit+0x1f8>)
 8003ad2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003ad4:	8979      	ldrh	r1, [r7, #10]
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	6a3a      	ldr	r2, [r7, #32]
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 f89c 	bl	8003c18 <I2C_MasterRequestWrite>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e08d      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aea:	2300      	movs	r3, #0
 8003aec:	613b      	str	r3, [r7, #16]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	613b      	str	r3, [r7, #16]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	613b      	str	r3, [r7, #16]
 8003afe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003b00:	e066      	b.n	8003bd0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	6a39      	ldr	r1, [r7, #32]
 8003b06:	68f8      	ldr	r0, [r7, #12]
 8003b08:	f000 f9de 	bl	8003ec8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d00d      	beq.n	8003b2e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d107      	bne.n	8003b2a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b28:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e06b      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	781a      	ldrb	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3e:	1c5a      	adds	r2, r3, #1
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b56:	3b01      	subs	r3, #1
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	f003 0304 	and.w	r3, r3, #4
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d11b      	bne.n	8003ba4 <HAL_I2C_Master_Transmit+0x188>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d017      	beq.n	8003ba4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b78:	781a      	ldrb	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b84:	1c5a      	adds	r2, r3, #1
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	3b01      	subs	r3, #1
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	6a39      	ldr	r1, [r7, #32]
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 f9ce 	bl	8003f4a <I2C_WaitOnBTFFlagUntilTimeout>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00d      	beq.n	8003bd0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb8:	2b04      	cmp	r3, #4
 8003bba:	d107      	bne.n	8003bcc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e01a      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d194      	bne.n	8003b02 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003be6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2220      	movs	r2, #32
 8003bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c00:	2300      	movs	r3, #0
 8003c02:	e000      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003c04:	2302      	movs	r3, #2
  }
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3718      	adds	r7, #24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	00100002 	.word	0x00100002
 8003c14:	ffff0000 	.word	0xffff0000

08003c18 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b088      	sub	sp, #32
 8003c1c:	af02      	add	r7, sp, #8
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	607a      	str	r2, [r7, #4]
 8003c22:	603b      	str	r3, [r7, #0]
 8003c24:	460b      	mov	r3, r1
 8003c26:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2b08      	cmp	r3, #8
 8003c32:	d006      	beq.n	8003c42 <I2C_MasterRequestWrite+0x2a>
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d003      	beq.n	8003c42 <I2C_MasterRequestWrite+0x2a>
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003c40:	d108      	bne.n	8003c54 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	e00b      	b.n	8003c6c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c58:	2b12      	cmp	r3, #18
 8003c5a:	d107      	bne.n	8003c6c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c6a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	9300      	str	r3, [sp, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 f84f 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00d      	beq.n	8003ca0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c92:	d103      	bne.n	8003c9c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e035      	b.n	8003d0c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ca8:	d108      	bne.n	8003cbc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003caa:	897b      	ldrh	r3, [r7, #10]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	461a      	mov	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003cb8:	611a      	str	r2, [r3, #16]
 8003cba:	e01b      	b.n	8003cf4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003cbc:	897b      	ldrh	r3, [r7, #10]
 8003cbe:	11db      	asrs	r3, r3, #7
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	f003 0306 	and.w	r3, r3, #6
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	f063 030f 	orn	r3, r3, #15
 8003ccc:	b2da      	uxtb	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	490e      	ldr	r1, [pc, #56]	; (8003d14 <I2C_MasterRequestWrite+0xfc>)
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f000 f875 	bl	8003dca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e010      	b.n	8003d0c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003cea:	897b      	ldrh	r3, [r7, #10]
 8003cec:	b2da      	uxtb	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	4907      	ldr	r1, [pc, #28]	; (8003d18 <I2C_MasterRequestWrite+0x100>)
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 f865 	bl	8003dca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e000      	b.n	8003d0c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	00010008 	.word	0x00010008
 8003d18:	00010002 	.word	0x00010002

08003d1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	603b      	str	r3, [r7, #0]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d2c:	e025      	b.n	8003d7a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d34:	d021      	beq.n	8003d7a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d36:	f7fe fdad 	bl	8002894 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d302      	bcc.n	8003d4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d116      	bne.n	8003d7a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2220      	movs	r2, #32
 8003d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	f043 0220 	orr.w	r2, r3, #32
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e023      	b.n	8003dc2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	0c1b      	lsrs	r3, r3, #16
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d10d      	bne.n	8003da0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	43da      	mvns	r2, r3
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	bf0c      	ite	eq
 8003d96:	2301      	moveq	r3, #1
 8003d98:	2300      	movne	r3, #0
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	e00c      	b.n	8003dba <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	43da      	mvns	r2, r3
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	4013      	ands	r3, r2
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	bf0c      	ite	eq
 8003db2:	2301      	moveq	r3, #1
 8003db4:	2300      	movne	r3, #0
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	461a      	mov	r2, r3
 8003dba:	79fb      	ldrb	r3, [r7, #7]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d0b6      	beq.n	8003d2e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b084      	sub	sp, #16
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	60f8      	str	r0, [r7, #12]
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	607a      	str	r2, [r7, #4]
 8003dd6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003dd8:	e051      	b.n	8003e7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	695b      	ldr	r3, [r3, #20]
 8003de0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003de4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003de8:	d123      	bne.n	8003e32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003df8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e02:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2220      	movs	r2, #32
 8003e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1e:	f043 0204 	orr.w	r2, r3, #4
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e046      	b.n	8003ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e38:	d021      	beq.n	8003e7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e3a:	f7fe fd2b 	bl	8002894 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d302      	bcc.n	8003e50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d116      	bne.n	8003e7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2220      	movs	r2, #32
 8003e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6a:	f043 0220 	orr.w	r2, r3, #32
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e020      	b.n	8003ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	0c1b      	lsrs	r3, r3, #16
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d10c      	bne.n	8003ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	43da      	mvns	r2, r3
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	4013      	ands	r3, r2
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	bf14      	ite	ne
 8003e9a:	2301      	movne	r3, #1
 8003e9c:	2300      	moveq	r3, #0
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	e00b      	b.n	8003eba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	699b      	ldr	r3, [r3, #24]
 8003ea8:	43da      	mvns	r2, r3
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	4013      	ands	r3, r2
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	bf14      	ite	ne
 8003eb4:	2301      	movne	r3, #1
 8003eb6:	2300      	moveq	r3, #0
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d18d      	bne.n	8003dda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3710      	adds	r7, #16
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	60b9      	str	r1, [r7, #8]
 8003ed2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ed4:	e02d      	b.n	8003f32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 f878 	bl	8003fcc <I2C_IsAcknowledgeFailed>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e02d      	b.n	8003f42 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eec:	d021      	beq.n	8003f32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eee:	f7fe fcd1 	bl	8002894 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d302      	bcc.n	8003f04 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d116      	bne.n	8003f32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2220      	movs	r2, #32
 8003f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1e:	f043 0220 	orr.w	r2, r3, #32
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e007      	b.n	8003f42 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f3c:	2b80      	cmp	r3, #128	; 0x80
 8003f3e:	d1ca      	bne.n	8003ed6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3710      	adds	r7, #16
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b084      	sub	sp, #16
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	60f8      	str	r0, [r7, #12]
 8003f52:	60b9      	str	r1, [r7, #8]
 8003f54:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f56:	e02d      	b.n	8003fb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f000 f837 	bl	8003fcc <I2C_IsAcknowledgeFailed>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e02d      	b.n	8003fc4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f6e:	d021      	beq.n	8003fb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f70:	f7fe fc90 	bl	8002894 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	68ba      	ldr	r2, [r7, #8]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d302      	bcc.n	8003f86 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d116      	bne.n	8003fb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa0:	f043 0220 	orr.w	r2, r3, #32
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e007      	b.n	8003fc4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	f003 0304 	and.w	r3, r3, #4
 8003fbe:	2b04      	cmp	r3, #4
 8003fc0:	d1ca      	bne.n	8003f58 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fe2:	d11b      	bne.n	800401c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004008:	f043 0204 	orr.w	r2, r3, #4
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e000      	b.n	800401e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
	...

0800402c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b088      	sub	sp, #32
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e128      	b.n	8004290 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a90      	ldr	r2, [pc, #576]	; (8004298 <HAL_I2S_Init+0x26c>)
 8004056:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f7fe f84f 	bl	80020fc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2202      	movs	r2, #2
 8004062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	6812      	ldr	r2, [r2, #0]
 8004070:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004074:	f023 030f 	bic.w	r3, r3, #15
 8004078:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2202      	movs	r2, #2
 8004080:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d060      	beq.n	800414c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d102      	bne.n	8004098 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004092:	2310      	movs	r3, #16
 8004094:	617b      	str	r3, [r7, #20]
 8004096:	e001      	b.n	800409c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004098:	2320      	movs	r3, #32
 800409a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	2b20      	cmp	r3, #32
 80040a2:	d802      	bhi.n	80040aa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	005b      	lsls	r3, r3, #1
 80040a8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80040aa:	2001      	movs	r0, #1
 80040ac:	f001 f9b4 	bl	8005418 <HAL_RCCEx_GetPeriphCLKFreq>
 80040b0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040ba:	d125      	bne.n	8004108 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d010      	beq.n	80040e6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80040ce:	4613      	mov	r3, r2
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4413      	add	r3, r2
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	461a      	mov	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e0:	3305      	adds	r3, #5
 80040e2:	613b      	str	r3, [r7, #16]
 80040e4:	e01f      	b.n	8004126 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80040f0:	4613      	mov	r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	4413      	add	r3, r2
 80040f6:	005b      	lsls	r3, r3, #1
 80040f8:	461a      	mov	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004102:	3305      	adds	r3, #5
 8004104:	613b      	str	r3, [r7, #16]
 8004106:	e00e      	b.n	8004126 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004110:	4613      	mov	r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	4413      	add	r3, r2
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	461a      	mov	r2, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004122:	3305      	adds	r3, #5
 8004124:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	4a5c      	ldr	r2, [pc, #368]	; (800429c <HAL_I2S_Init+0x270>)
 800412a:	fba2 2303 	umull	r2, r3, r2, r3
 800412e:	08db      	lsrs	r3, r3, #3
 8004130:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	085b      	lsrs	r3, r3, #1
 8004142:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	021b      	lsls	r3, r3, #8
 8004148:	61bb      	str	r3, [r7, #24]
 800414a:	e003      	b.n	8004154 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800414c:	2302      	movs	r3, #2
 800414e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d902      	bls.n	8004160 <HAL_I2S_Init+0x134>
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	2bff      	cmp	r3, #255	; 0xff
 800415e:	d907      	bls.n	8004170 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004164:	f043 0210 	orr.w	r2, r3, #16
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e08f      	b.n	8004290 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	691a      	ldr	r2, [r3, #16]
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	ea42 0103 	orr.w	r1, r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	69fa      	ldr	r2, [r7, #28]
 8004180:	430a      	orrs	r2, r1
 8004182:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800418e:	f023 030f 	bic.w	r3, r3, #15
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6851      	ldr	r1, [r2, #4]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	6892      	ldr	r2, [r2, #8]
 800419a:	4311      	orrs	r1, r2
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	68d2      	ldr	r2, [r2, #12]
 80041a0:	4311      	orrs	r1, r2
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6992      	ldr	r2, [r2, #24]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	431a      	orrs	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041b2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d161      	bne.n	8004280 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a38      	ldr	r2, [pc, #224]	; (80042a0 <HAL_I2S_Init+0x274>)
 80041c0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a37      	ldr	r2, [pc, #220]	; (80042a4 <HAL_I2S_Init+0x278>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d101      	bne.n	80041d0 <HAL_I2S_Init+0x1a4>
 80041cc:	4b36      	ldr	r3, [pc, #216]	; (80042a8 <HAL_I2S_Init+0x27c>)
 80041ce:	e001      	b.n	80041d4 <HAL_I2S_Init+0x1a8>
 80041d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041d4:	69db      	ldr	r3, [r3, #28]
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	6812      	ldr	r2, [r2, #0]
 80041da:	4932      	ldr	r1, [pc, #200]	; (80042a4 <HAL_I2S_Init+0x278>)
 80041dc:	428a      	cmp	r2, r1
 80041de:	d101      	bne.n	80041e4 <HAL_I2S_Init+0x1b8>
 80041e0:	4a31      	ldr	r2, [pc, #196]	; (80042a8 <HAL_I2S_Init+0x27c>)
 80041e2:	e001      	b.n	80041e8 <HAL_I2S_Init+0x1bc>
 80041e4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80041e8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80041ec:	f023 030f 	bic.w	r3, r3, #15
 80041f0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a2b      	ldr	r2, [pc, #172]	; (80042a4 <HAL_I2S_Init+0x278>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d101      	bne.n	8004200 <HAL_I2S_Init+0x1d4>
 80041fc:	4b2a      	ldr	r3, [pc, #168]	; (80042a8 <HAL_I2S_Init+0x27c>)
 80041fe:	e001      	b.n	8004204 <HAL_I2S_Init+0x1d8>
 8004200:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004204:	2202      	movs	r2, #2
 8004206:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a25      	ldr	r2, [pc, #148]	; (80042a4 <HAL_I2S_Init+0x278>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d101      	bne.n	8004216 <HAL_I2S_Init+0x1ea>
 8004212:	4b25      	ldr	r3, [pc, #148]	; (80042a8 <HAL_I2S_Init+0x27c>)
 8004214:	e001      	b.n	800421a <HAL_I2S_Init+0x1ee>
 8004216:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800421a:	69db      	ldr	r3, [r3, #28]
 800421c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004226:	d003      	beq.n	8004230 <HAL_I2S_Init+0x204>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d103      	bne.n	8004238 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004230:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004234:	613b      	str	r3, [r7, #16]
 8004236:	e001      	b.n	800423c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004238:	2300      	movs	r3, #0
 800423a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004246:	4313      	orrs	r3, r2
 8004248:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004250:	4313      	orrs	r3, r2
 8004252:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800425a:	4313      	orrs	r3, r2
 800425c:	b29a      	uxth	r2, r3
 800425e:	897b      	ldrh	r3, [r7, #10]
 8004260:	4313      	orrs	r3, r2
 8004262:	b29b      	uxth	r3, r3
 8004264:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004268:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a0d      	ldr	r2, [pc, #52]	; (80042a4 <HAL_I2S_Init+0x278>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d101      	bne.n	8004278 <HAL_I2S_Init+0x24c>
 8004274:	4b0c      	ldr	r3, [pc, #48]	; (80042a8 <HAL_I2S_Init+0x27c>)
 8004276:	e001      	b.n	800427c <HAL_I2S_Init+0x250>
 8004278:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800427c:	897a      	ldrh	r2, [r7, #10]
 800427e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3720      	adds	r7, #32
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	080043a3 	.word	0x080043a3
 800429c:	cccccccd 	.word	0xcccccccd
 80042a0:	080044b9 	.word	0x080044b9
 80042a4:	40003800 	.word	0x40003800
 80042a8:	40003400 	.word	0x40003400

080042ac <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	881a      	ldrh	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004300:	1c9a      	adds	r2, r3, #2
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004318:	b29b      	uxth	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10e      	bne.n	800433c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685a      	ldr	r2, [r3, #4]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800432c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7ff ffb8 	bl	80042ac <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800433c:	bf00      	nop
 800433e:	3708      	adds	r7, #8
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68da      	ldr	r2, [r3, #12]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004356:	b292      	uxth	r2, r2
 8004358:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800435e:	1c9a      	adds	r2, r3, #2
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004368:	b29b      	uxth	r3, r3
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10e      	bne.n	800439a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800438a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f7ff ff93 	bl	80042c0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800439a:	bf00      	nop
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b086      	sub	sp, #24
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	2b04      	cmp	r3, #4
 80043bc:	d13a      	bne.n	8004434 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d109      	bne.n	80043dc <I2S_IRQHandler+0x3a>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d2:	2b40      	cmp	r3, #64	; 0x40
 80043d4:	d102      	bne.n	80043dc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f7ff ffb4 	bl	8004344 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e2:	2b40      	cmp	r3, #64	; 0x40
 80043e4:	d126      	bne.n	8004434 <I2S_IRQHandler+0x92>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f003 0320 	and.w	r3, r3, #32
 80043f0:	2b20      	cmp	r3, #32
 80043f2:	d11f      	bne.n	8004434 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004402:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004404:	2300      	movs	r3, #0
 8004406:	613b      	str	r3, [r7, #16]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	613b      	str	r3, [r7, #16]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	613b      	str	r3, [r7, #16]
 8004418:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004426:	f043 0202 	orr.w	r2, r3, #2
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f7ff ff50 	bl	80042d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b03      	cmp	r3, #3
 800443e:	d136      	bne.n	80044ae <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b02      	cmp	r3, #2
 8004448:	d109      	bne.n	800445e <I2S_IRQHandler+0xbc>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004454:	2b80      	cmp	r3, #128	; 0x80
 8004456:	d102      	bne.n	800445e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f7ff ff45 	bl	80042e8 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f003 0308 	and.w	r3, r3, #8
 8004464:	2b08      	cmp	r3, #8
 8004466:	d122      	bne.n	80044ae <I2S_IRQHandler+0x10c>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b20      	cmp	r3, #32
 8004474:	d11b      	bne.n	80044ae <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004484:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004486:	2300      	movs	r3, #0
 8004488:	60fb      	str	r3, [r7, #12]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	60fb      	str	r3, [r7, #12]
 8004492:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a0:	f043 0204 	orr.w	r2, r3, #4
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f7ff ff13 	bl	80042d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044ae:	bf00      	nop
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
	...

080044b8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b088      	sub	sp, #32
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4aa2      	ldr	r2, [pc, #648]	; (8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d101      	bne.n	80044d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80044d2:	4ba2      	ldr	r3, [pc, #648]	; (800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044d4:	e001      	b.n	80044da <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80044d6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a9b      	ldr	r2, [pc, #620]	; (8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d101      	bne.n	80044f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80044f0:	4b9a      	ldr	r3, [pc, #616]	; (800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044f2:	e001      	b.n	80044f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80044f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004504:	d004      	beq.n	8004510 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	f040 8099 	bne.w	8004642 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b02      	cmp	r3, #2
 8004518:	d107      	bne.n	800452a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004520:	2b00      	cmp	r3, #0
 8004522:	d002      	beq.n	800452a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 f925 	bl	8004774 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	2b01      	cmp	r3, #1
 8004532:	d107      	bne.n	8004544 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800453a:	2b00      	cmp	r3, #0
 800453c:	d002      	beq.n	8004544 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 f9c8 	bl	80048d4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800454a:	2b40      	cmp	r3, #64	; 0x40
 800454c:	d13a      	bne.n	80045c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	f003 0320 	and.w	r3, r3, #32
 8004554:	2b00      	cmp	r3, #0
 8004556:	d035      	beq.n	80045c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a7e      	ldr	r2, [pc, #504]	; (8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d101      	bne.n	8004566 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004562:	4b7e      	ldr	r3, [pc, #504]	; (800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004564:	e001      	b.n	800456a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004566:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4979      	ldr	r1, [pc, #484]	; (8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004572:	428b      	cmp	r3, r1
 8004574:	d101      	bne.n	800457a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004576:	4b79      	ldr	r3, [pc, #484]	; (800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004578:	e001      	b.n	800457e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800457a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800457e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004582:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004592:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004594:	2300      	movs	r3, #0
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	60fb      	str	r3, [r7, #12]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	60fb      	str	r3, [r7, #12]
 80045a8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b6:	f043 0202 	orr.w	r2, r3, #2
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7ff fe88 	bl	80042d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	f003 0308 	and.w	r3, r3, #8
 80045ca:	2b08      	cmp	r3, #8
 80045cc:	f040 80be 	bne.w	800474c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	f003 0320 	and.w	r3, r3, #32
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f000 80b8 	beq.w	800474c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80045ea:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a59      	ldr	r2, [pc, #356]	; (8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d101      	bne.n	80045fa <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80045f6:	4b59      	ldr	r3, [pc, #356]	; (800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80045f8:	e001      	b.n	80045fe <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80045fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4954      	ldr	r1, [pc, #336]	; (8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004606:	428b      	cmp	r3, r1
 8004608:	d101      	bne.n	800460e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800460a:	4b54      	ldr	r3, [pc, #336]	; (800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800460c:	e001      	b.n	8004612 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800460e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004612:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004616:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004618:	2300      	movs	r3, #0
 800461a:	60bb      	str	r3, [r7, #8]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	60bb      	str	r3, [r7, #8]
 8004624:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2201      	movs	r2, #1
 800462a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004632:	f043 0204 	orr.w	r2, r3, #4
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7ff fe4a 	bl	80042d4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004640:	e084      	b.n	800474c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	f003 0302 	and.w	r3, r3, #2
 8004648:	2b02      	cmp	r3, #2
 800464a:	d107      	bne.n	800465c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004652:	2b00      	cmp	r3, #0
 8004654:	d002      	beq.n	800465c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f8be 	bl	80047d8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b01      	cmp	r3, #1
 8004664:	d107      	bne.n	8004676 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800466c:	2b00      	cmp	r3, #0
 800466e:	d002      	beq.n	8004676 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 f8fd 	bl	8004870 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800467c:	2b40      	cmp	r3, #64	; 0x40
 800467e:	d12f      	bne.n	80046e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	f003 0320 	and.w	r3, r3, #32
 8004686:	2b00      	cmp	r3, #0
 8004688:	d02a      	beq.n	80046e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004698:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a2e      	ldr	r2, [pc, #184]	; (8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d101      	bne.n	80046a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80046a4:	4b2d      	ldr	r3, [pc, #180]	; (800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80046a6:	e001      	b.n	80046ac <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80046a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4929      	ldr	r1, [pc, #164]	; (8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80046b4:	428b      	cmp	r3, r1
 80046b6:	d101      	bne.n	80046bc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80046b8:	4b28      	ldr	r3, [pc, #160]	; (800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80046ba:	e001      	b.n	80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80046bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80046c4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046d2:	f043 0202 	orr.w	r2, r3, #2
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7ff fdfa 	bl	80042d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	f003 0308 	and.w	r3, r3, #8
 80046e6:	2b08      	cmp	r3, #8
 80046e8:	d131      	bne.n	800474e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	f003 0320 	and.w	r3, r3, #32
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d02c      	beq.n	800474e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a17      	ldr	r2, [pc, #92]	; (8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d101      	bne.n	8004702 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80046fe:	4b17      	ldr	r3, [pc, #92]	; (800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004700:	e001      	b.n	8004706 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004702:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4912      	ldr	r1, [pc, #72]	; (8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800470e:	428b      	cmp	r3, r1
 8004710:	d101      	bne.n	8004716 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8004712:	4b12      	ldr	r3, [pc, #72]	; (800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004714:	e001      	b.n	800471a <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8004716:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800471a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800471e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800472e:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473c:	f043 0204 	orr.w	r2, r3, #4
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f7ff fdc5 	bl	80042d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800474a:	e000      	b.n	800474e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800474c:	bf00      	nop
}
 800474e:	bf00      	nop
 8004750:	3720      	adds	r7, #32
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	40003800 	.word	0x40003800
 800475c:	40003400 	.word	0x40003400

08004760 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004780:	1c99      	adds	r1, r3, #2
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	6251      	str	r1, [r2, #36]	; 0x24
 8004786:	881a      	ldrh	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004792:	b29b      	uxth	r3, r3
 8004794:	3b01      	subs	r3, #1
 8004796:	b29a      	uxth	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d113      	bne.n	80047ce <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80047b4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d106      	bne.n	80047ce <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f7ff ffc9 	bl	8004760 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80047ce:	bf00      	nop
 80047d0:	3708      	adds	r7, #8
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
	...

080047d8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e4:	1c99      	adds	r1, r3, #2
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	6251      	str	r1, [r2, #36]	; 0x24
 80047ea:	8819      	ldrh	r1, [r3, #0]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a1d      	ldr	r2, [pc, #116]	; (8004868 <I2SEx_TxISR_I2SExt+0x90>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d101      	bne.n	80047fa <I2SEx_TxISR_I2SExt+0x22>
 80047f6:	4b1d      	ldr	r3, [pc, #116]	; (800486c <I2SEx_TxISR_I2SExt+0x94>)
 80047f8:	e001      	b.n	80047fe <I2SEx_TxISR_I2SExt+0x26>
 80047fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047fe:	460a      	mov	r2, r1
 8004800:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004806:	b29b      	uxth	r3, r3
 8004808:	3b01      	subs	r3, #1
 800480a:	b29a      	uxth	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004814:	b29b      	uxth	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d121      	bne.n	800485e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a12      	ldr	r2, [pc, #72]	; (8004868 <I2SEx_TxISR_I2SExt+0x90>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d101      	bne.n	8004828 <I2SEx_TxISR_I2SExt+0x50>
 8004824:	4b11      	ldr	r3, [pc, #68]	; (800486c <I2SEx_TxISR_I2SExt+0x94>)
 8004826:	e001      	b.n	800482c <I2SEx_TxISR_I2SExt+0x54>
 8004828:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	490d      	ldr	r1, [pc, #52]	; (8004868 <I2SEx_TxISR_I2SExt+0x90>)
 8004834:	428b      	cmp	r3, r1
 8004836:	d101      	bne.n	800483c <I2SEx_TxISR_I2SExt+0x64>
 8004838:	4b0c      	ldr	r3, [pc, #48]	; (800486c <I2SEx_TxISR_I2SExt+0x94>)
 800483a:	e001      	b.n	8004840 <I2SEx_TxISR_I2SExt+0x68>
 800483c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004840:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004844:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800484a:	b29b      	uxth	r3, r3
 800484c:	2b00      	cmp	r3, #0
 800484e:	d106      	bne.n	800485e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7ff ff81 	bl	8004760 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800485e:	bf00      	nop
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	40003800 	.word	0x40003800
 800486c:	40003400 	.word	0x40003400

08004870 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68d8      	ldr	r0, [r3, #12]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004882:	1c99      	adds	r1, r3, #2
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004888:	b282      	uxth	r2, r0
 800488a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004890:	b29b      	uxth	r3, r3
 8004892:	3b01      	subs	r3, #1
 8004894:	b29a      	uxth	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800489e:	b29b      	uxth	r3, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d113      	bne.n	80048cc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	685a      	ldr	r2, [r3, #4]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80048b2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d106      	bne.n	80048cc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f7ff ff4a 	bl	8004760 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80048cc:	bf00      	nop
 80048ce:	3708      	adds	r7, #8
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a20      	ldr	r2, [pc, #128]	; (8004964 <I2SEx_RxISR_I2SExt+0x90>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d101      	bne.n	80048ea <I2SEx_RxISR_I2SExt+0x16>
 80048e6:	4b20      	ldr	r3, [pc, #128]	; (8004968 <I2SEx_RxISR_I2SExt+0x94>)
 80048e8:	e001      	b.n	80048ee <I2SEx_RxISR_I2SExt+0x1a>
 80048ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80048ee:	68d8      	ldr	r0, [r3, #12]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f4:	1c99      	adds	r1, r3, #2
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	62d1      	str	r1, [r2, #44]	; 0x2c
 80048fa:	b282      	uxth	r2, r0
 80048fc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004902:	b29b      	uxth	r3, r3
 8004904:	3b01      	subs	r3, #1
 8004906:	b29a      	uxth	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004910:	b29b      	uxth	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d121      	bne.n	800495a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a12      	ldr	r2, [pc, #72]	; (8004964 <I2SEx_RxISR_I2SExt+0x90>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d101      	bne.n	8004924 <I2SEx_RxISR_I2SExt+0x50>
 8004920:	4b11      	ldr	r3, [pc, #68]	; (8004968 <I2SEx_RxISR_I2SExt+0x94>)
 8004922:	e001      	b.n	8004928 <I2SEx_RxISR_I2SExt+0x54>
 8004924:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	490d      	ldr	r1, [pc, #52]	; (8004964 <I2SEx_RxISR_I2SExt+0x90>)
 8004930:	428b      	cmp	r3, r1
 8004932:	d101      	bne.n	8004938 <I2SEx_RxISR_I2SExt+0x64>
 8004934:	4b0c      	ldr	r3, [pc, #48]	; (8004968 <I2SEx_RxISR_I2SExt+0x94>)
 8004936:	e001      	b.n	800493c <I2SEx_RxISR_I2SExt+0x68>
 8004938:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800493c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004940:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004946:	b29b      	uxth	r3, r3
 8004948:	2b00      	cmp	r3, #0
 800494a:	d106      	bne.n	800495a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f7ff ff03 	bl	8004760 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800495a:	bf00      	nop
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40003800 	.word	0x40003800
 8004968:	40003400 	.word	0x40003400

0800496c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b086      	sub	sp, #24
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e264      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b00      	cmp	r3, #0
 8004988:	d075      	beq.n	8004a76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800498a:	4ba3      	ldr	r3, [pc, #652]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f003 030c 	and.w	r3, r3, #12
 8004992:	2b04      	cmp	r3, #4
 8004994:	d00c      	beq.n	80049b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004996:	4ba0      	ldr	r3, [pc, #640]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800499e:	2b08      	cmp	r3, #8
 80049a0:	d112      	bne.n	80049c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049a2:	4b9d      	ldr	r3, [pc, #628]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049ae:	d10b      	bne.n	80049c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049b0:	4b99      	ldr	r3, [pc, #612]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d05b      	beq.n	8004a74 <HAL_RCC_OscConfig+0x108>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d157      	bne.n	8004a74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e23f      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049d0:	d106      	bne.n	80049e0 <HAL_RCC_OscConfig+0x74>
 80049d2:	4b91      	ldr	r3, [pc, #580]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a90      	ldr	r2, [pc, #576]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 80049d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049dc:	6013      	str	r3, [r2, #0]
 80049de:	e01d      	b.n	8004a1c <HAL_RCC_OscConfig+0xb0>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049e8:	d10c      	bne.n	8004a04 <HAL_RCC_OscConfig+0x98>
 80049ea:	4b8b      	ldr	r3, [pc, #556]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a8a      	ldr	r2, [pc, #552]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 80049f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049f4:	6013      	str	r3, [r2, #0]
 80049f6:	4b88      	ldr	r3, [pc, #544]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a87      	ldr	r2, [pc, #540]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 80049fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a00:	6013      	str	r3, [r2, #0]
 8004a02:	e00b      	b.n	8004a1c <HAL_RCC_OscConfig+0xb0>
 8004a04:	4b84      	ldr	r3, [pc, #528]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a83      	ldr	r2, [pc, #524]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004a0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a0e:	6013      	str	r3, [r2, #0]
 8004a10:	4b81      	ldr	r3, [pc, #516]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a80      	ldr	r2, [pc, #512]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004a16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d013      	beq.n	8004a4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a24:	f7fd ff36 	bl	8002894 <HAL_GetTick>
 8004a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a2c:	f7fd ff32 	bl	8002894 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b64      	cmp	r3, #100	; 0x64
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e204      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a3e:	4b76      	ldr	r3, [pc, #472]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d0f0      	beq.n	8004a2c <HAL_RCC_OscConfig+0xc0>
 8004a4a:	e014      	b.n	8004a76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a4c:	f7fd ff22 	bl	8002894 <HAL_GetTick>
 8004a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a52:	e008      	b.n	8004a66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a54:	f7fd ff1e 	bl	8002894 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	2b64      	cmp	r3, #100	; 0x64
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e1f0      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a66:	4b6c      	ldr	r3, [pc, #432]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1f0      	bne.n	8004a54 <HAL_RCC_OscConfig+0xe8>
 8004a72:	e000      	b.n	8004a76 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d063      	beq.n	8004b4a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a82:	4b65      	ldr	r3, [pc, #404]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f003 030c 	and.w	r3, r3, #12
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00b      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a8e:	4b62      	ldr	r3, [pc, #392]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a96:	2b08      	cmp	r3, #8
 8004a98:	d11c      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a9a:	4b5f      	ldr	r3, [pc, #380]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d116      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aa6:	4b5c      	ldr	r3, [pc, #368]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d005      	beq.n	8004abe <HAL_RCC_OscConfig+0x152>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d001      	beq.n	8004abe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e1c4      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004abe:	4b56      	ldr	r3, [pc, #344]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	4952      	ldr	r1, [pc, #328]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ad2:	e03a      	b.n	8004b4a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d020      	beq.n	8004b1e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004adc:	4b4f      	ldr	r3, [pc, #316]	; (8004c1c <HAL_RCC_OscConfig+0x2b0>)
 8004ade:	2201      	movs	r2, #1
 8004ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae2:	f7fd fed7 	bl	8002894 <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ae8:	e008      	b.n	8004afc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004aea:	f7fd fed3 	bl	8002894 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e1a5      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004afc:	4b46      	ldr	r3, [pc, #280]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0f0      	beq.n	8004aea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b08:	4b43      	ldr	r3, [pc, #268]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	00db      	lsls	r3, r3, #3
 8004b16:	4940      	ldr	r1, [pc, #256]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	600b      	str	r3, [r1, #0]
 8004b1c:	e015      	b.n	8004b4a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b1e:	4b3f      	ldr	r3, [pc, #252]	; (8004c1c <HAL_RCC_OscConfig+0x2b0>)
 8004b20:	2200      	movs	r2, #0
 8004b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b24:	f7fd feb6 	bl	8002894 <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b2c:	f7fd feb2 	bl	8002894 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e184      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b3e:	4b36      	ldr	r3, [pc, #216]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0302 	and.w	r3, r3, #2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1f0      	bne.n	8004b2c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0308 	and.w	r3, r3, #8
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d030      	beq.n	8004bb8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d016      	beq.n	8004b8c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b5e:	4b30      	ldr	r3, [pc, #192]	; (8004c20 <HAL_RCC_OscConfig+0x2b4>)
 8004b60:	2201      	movs	r2, #1
 8004b62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b64:	f7fd fe96 	bl	8002894 <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b6a:	e008      	b.n	8004b7e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b6c:	f7fd fe92 	bl	8002894 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e164      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b7e:	4b26      	ldr	r3, [pc, #152]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004b80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d0f0      	beq.n	8004b6c <HAL_RCC_OscConfig+0x200>
 8004b8a:	e015      	b.n	8004bb8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b8c:	4b24      	ldr	r3, [pc, #144]	; (8004c20 <HAL_RCC_OscConfig+0x2b4>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b92:	f7fd fe7f 	bl	8002894 <HAL_GetTick>
 8004b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b98:	e008      	b.n	8004bac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b9a:	f7fd fe7b 	bl	8002894 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d901      	bls.n	8004bac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e14d      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bac:	4b1a      	ldr	r3, [pc, #104]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004bae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bb0:	f003 0302 	and.w	r3, r3, #2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1f0      	bne.n	8004b9a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f000 80a0 	beq.w	8004d06 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bca:	4b13      	ldr	r3, [pc, #76]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10f      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	60bb      	str	r3, [r7, #8]
 8004bda:	4b0f      	ldr	r3, [pc, #60]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bde:	4a0e      	ldr	r2, [pc, #56]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004be0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004be4:	6413      	str	r3, [r2, #64]	; 0x40
 8004be6:	4b0c      	ldr	r3, [pc, #48]	; (8004c18 <HAL_RCC_OscConfig+0x2ac>)
 8004be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bee:	60bb      	str	r3, [r7, #8]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bf6:	4b0b      	ldr	r3, [pc, #44]	; (8004c24 <HAL_RCC_OscConfig+0x2b8>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d121      	bne.n	8004c46 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c02:	4b08      	ldr	r3, [pc, #32]	; (8004c24 <HAL_RCC_OscConfig+0x2b8>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a07      	ldr	r2, [pc, #28]	; (8004c24 <HAL_RCC_OscConfig+0x2b8>)
 8004c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c0e:	f7fd fe41 	bl	8002894 <HAL_GetTick>
 8004c12:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c14:	e011      	b.n	8004c3a <HAL_RCC_OscConfig+0x2ce>
 8004c16:	bf00      	nop
 8004c18:	40023800 	.word	0x40023800
 8004c1c:	42470000 	.word	0x42470000
 8004c20:	42470e80 	.word	0x42470e80
 8004c24:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c28:	f7fd fe34 	bl	8002894 <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d901      	bls.n	8004c3a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e106      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c3a:	4b85      	ldr	r3, [pc, #532]	; (8004e50 <HAL_RCC_OscConfig+0x4e4>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d0f0      	beq.n	8004c28 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d106      	bne.n	8004c5c <HAL_RCC_OscConfig+0x2f0>
 8004c4e:	4b81      	ldr	r3, [pc, #516]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c52:	4a80      	ldr	r2, [pc, #512]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004c54:	f043 0301 	orr.w	r3, r3, #1
 8004c58:	6713      	str	r3, [r2, #112]	; 0x70
 8004c5a:	e01c      	b.n	8004c96 <HAL_RCC_OscConfig+0x32a>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	2b05      	cmp	r3, #5
 8004c62:	d10c      	bne.n	8004c7e <HAL_RCC_OscConfig+0x312>
 8004c64:	4b7b      	ldr	r3, [pc, #492]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004c66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c68:	4a7a      	ldr	r2, [pc, #488]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004c6a:	f043 0304 	orr.w	r3, r3, #4
 8004c6e:	6713      	str	r3, [r2, #112]	; 0x70
 8004c70:	4b78      	ldr	r3, [pc, #480]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c74:	4a77      	ldr	r2, [pc, #476]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004c76:	f043 0301 	orr.w	r3, r3, #1
 8004c7a:	6713      	str	r3, [r2, #112]	; 0x70
 8004c7c:	e00b      	b.n	8004c96 <HAL_RCC_OscConfig+0x32a>
 8004c7e:	4b75      	ldr	r3, [pc, #468]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c82:	4a74      	ldr	r2, [pc, #464]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004c84:	f023 0301 	bic.w	r3, r3, #1
 8004c88:	6713      	str	r3, [r2, #112]	; 0x70
 8004c8a:	4b72      	ldr	r3, [pc, #456]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c8e:	4a71      	ldr	r2, [pc, #452]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004c90:	f023 0304 	bic.w	r3, r3, #4
 8004c94:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d015      	beq.n	8004cca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c9e:	f7fd fdf9 	bl	8002894 <HAL_GetTick>
 8004ca2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ca4:	e00a      	b.n	8004cbc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ca6:	f7fd fdf5 	bl	8002894 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e0c5      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cbc:	4b65      	ldr	r3, [pc, #404]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc0:	f003 0302 	and.w	r3, r3, #2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d0ee      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x33a>
 8004cc8:	e014      	b.n	8004cf4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cca:	f7fd fde3 	bl	8002894 <HAL_GetTick>
 8004cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cd0:	e00a      	b.n	8004ce8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cd2:	f7fd fddf 	bl	8002894 <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d901      	bls.n	8004ce8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e0af      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ce8:	4b5a      	ldr	r3, [pc, #360]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1ee      	bne.n	8004cd2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cf4:	7dfb      	ldrb	r3, [r7, #23]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d105      	bne.n	8004d06 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cfa:	4b56      	ldr	r3, [pc, #344]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	4a55      	ldr	r2, [pc, #340]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004d00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d04:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f000 809b 	beq.w	8004e46 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d10:	4b50      	ldr	r3, [pc, #320]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	f003 030c 	and.w	r3, r3, #12
 8004d18:	2b08      	cmp	r3, #8
 8004d1a:	d05c      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d141      	bne.n	8004da8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d24:	4b4c      	ldr	r3, [pc, #304]	; (8004e58 <HAL_RCC_OscConfig+0x4ec>)
 8004d26:	2200      	movs	r2, #0
 8004d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d2a:	f7fd fdb3 	bl	8002894 <HAL_GetTick>
 8004d2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d30:	e008      	b.n	8004d44 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d32:	f7fd fdaf 	bl	8002894 <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d901      	bls.n	8004d44 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e081      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d44:	4b43      	ldr	r3, [pc, #268]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1f0      	bne.n	8004d32 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	69da      	ldr	r2, [r3, #28]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5e:	019b      	lsls	r3, r3, #6
 8004d60:	431a      	orrs	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d66:	085b      	lsrs	r3, r3, #1
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	041b      	lsls	r3, r3, #16
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d72:	061b      	lsls	r3, r3, #24
 8004d74:	4937      	ldr	r1, [pc, #220]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d7a:	4b37      	ldr	r3, [pc, #220]	; (8004e58 <HAL_RCC_OscConfig+0x4ec>)
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d80:	f7fd fd88 	bl	8002894 <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d88:	f7fd fd84 	bl	8002894 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e056      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d9a:	4b2e      	ldr	r3, [pc, #184]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d0f0      	beq.n	8004d88 <HAL_RCC_OscConfig+0x41c>
 8004da6:	e04e      	b.n	8004e46 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004da8:	4b2b      	ldr	r3, [pc, #172]	; (8004e58 <HAL_RCC_OscConfig+0x4ec>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dae:	f7fd fd71 	bl	8002894 <HAL_GetTick>
 8004db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004db4:	e008      	b.n	8004dc8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004db6:	f7fd fd6d 	bl	8002894 <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d901      	bls.n	8004dc8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e03f      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc8:	4b22      	ldr	r3, [pc, #136]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d1f0      	bne.n	8004db6 <HAL_RCC_OscConfig+0x44a>
 8004dd4:	e037      	b.n	8004e46 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d101      	bne.n	8004de2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e032      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004de2:	4b1c      	ldr	r3, [pc, #112]	; (8004e54 <HAL_RCC_OscConfig+0x4e8>)
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	699b      	ldr	r3, [r3, #24]
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d028      	beq.n	8004e42 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d121      	bne.n	8004e42 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d11a      	bne.n	8004e42 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e12:	4013      	ands	r3, r2
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e18:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d111      	bne.n	8004e42 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e28:	085b      	lsrs	r3, r3, #1
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d107      	bne.n	8004e42 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d001      	beq.n	8004e46 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e000      	b.n	8004e48 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3718      	adds	r7, #24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	40007000 	.word	0x40007000
 8004e54:	40023800 	.word	0x40023800
 8004e58:	42470060 	.word	0x42470060

08004e5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d101      	bne.n	8004e70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e0cc      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e70:	4b68      	ldr	r3, [pc, #416]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	683a      	ldr	r2, [r7, #0]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d90c      	bls.n	8004e98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e7e:	4b65      	ldr	r3, [pc, #404]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	b2d2      	uxtb	r2, r2
 8004e84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e86:	4b63      	ldr	r3, [pc, #396]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0307 	and.w	r3, r3, #7
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d001      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e0b8      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d020      	beq.n	8004ee6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0304 	and.w	r3, r3, #4
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d005      	beq.n	8004ebc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004eb0:	4b59      	ldr	r3, [pc, #356]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	4a58      	ldr	r2, [pc, #352]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004eba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0308 	and.w	r3, r3, #8
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d005      	beq.n	8004ed4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ec8:	4b53      	ldr	r3, [pc, #332]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	4a52      	ldr	r2, [pc, #328]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004ece:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ed2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ed4:	4b50      	ldr	r3, [pc, #320]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	494d      	ldr	r1, [pc, #308]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d044      	beq.n	8004f7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d107      	bne.n	8004f0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004efa:	4b47      	ldr	r3, [pc, #284]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d119      	bne.n	8004f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e07f      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d003      	beq.n	8004f1a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f16:	2b03      	cmp	r3, #3
 8004f18:	d107      	bne.n	8004f2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f1a:	4b3f      	ldr	r3, [pc, #252]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d109      	bne.n	8004f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e06f      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f2a:	4b3b      	ldr	r3, [pc, #236]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e067      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f3a:	4b37      	ldr	r3, [pc, #220]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f023 0203 	bic.w	r2, r3, #3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	4934      	ldr	r1, [pc, #208]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f4c:	f7fd fca2 	bl	8002894 <HAL_GetTick>
 8004f50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f52:	e00a      	b.n	8004f6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f54:	f7fd fc9e 	bl	8002894 <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d901      	bls.n	8004f6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e04f      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f6a:	4b2b      	ldr	r3, [pc, #172]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f003 020c 	and.w	r2, r3, #12
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d1eb      	bne.n	8004f54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f7c:	4b25      	ldr	r3, [pc, #148]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0307 	and.w	r3, r3, #7
 8004f84:	683a      	ldr	r2, [r7, #0]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d20c      	bcs.n	8004fa4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f8a:	4b22      	ldr	r3, [pc, #136]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f92:	4b20      	ldr	r3, [pc, #128]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0307 	and.w	r3, r3, #7
 8004f9a:	683a      	ldr	r2, [r7, #0]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d001      	beq.n	8004fa4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e032      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0304 	and.w	r3, r3, #4
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d008      	beq.n	8004fc2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fb0:	4b19      	ldr	r3, [pc, #100]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	4916      	ldr	r1, [pc, #88]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0308 	and.w	r3, r3, #8
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d009      	beq.n	8004fe2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fce:	4b12      	ldr	r3, [pc, #72]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	490e      	ldr	r1, [pc, #56]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004fe2:	f000 f821 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	4b0b      	ldr	r3, [pc, #44]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	091b      	lsrs	r3, r3, #4
 8004fee:	f003 030f 	and.w	r3, r3, #15
 8004ff2:	490a      	ldr	r1, [pc, #40]	; (800501c <HAL_RCC_ClockConfig+0x1c0>)
 8004ff4:	5ccb      	ldrb	r3, [r1, r3]
 8004ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8004ffa:	4a09      	ldr	r2, [pc, #36]	; (8005020 <HAL_RCC_ClockConfig+0x1c4>)
 8004ffc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ffe:	4b09      	ldr	r3, [pc, #36]	; (8005024 <HAL_RCC_ClockConfig+0x1c8>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4618      	mov	r0, r3
 8005004:	f7fd fc02 	bl	800280c <HAL_InitTick>

  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	40023c00 	.word	0x40023c00
 8005018:	40023800 	.word	0x40023800
 800501c:	0800d80c 	.word	0x0800d80c
 8005020:	20000088 	.word	0x20000088
 8005024:	2000008c 	.word	0x2000008c

08005028 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005028:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800502c:	b084      	sub	sp, #16
 800502e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	607b      	str	r3, [r7, #4]
 8005034:	2300      	movs	r3, #0
 8005036:	60fb      	str	r3, [r7, #12]
 8005038:	2300      	movs	r3, #0
 800503a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800503c:	2300      	movs	r3, #0
 800503e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005040:	4b67      	ldr	r3, [pc, #412]	; (80051e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f003 030c 	and.w	r3, r3, #12
 8005048:	2b08      	cmp	r3, #8
 800504a:	d00d      	beq.n	8005068 <HAL_RCC_GetSysClockFreq+0x40>
 800504c:	2b08      	cmp	r3, #8
 800504e:	f200 80bd 	bhi.w	80051cc <HAL_RCC_GetSysClockFreq+0x1a4>
 8005052:	2b00      	cmp	r3, #0
 8005054:	d002      	beq.n	800505c <HAL_RCC_GetSysClockFreq+0x34>
 8005056:	2b04      	cmp	r3, #4
 8005058:	d003      	beq.n	8005062 <HAL_RCC_GetSysClockFreq+0x3a>
 800505a:	e0b7      	b.n	80051cc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800505c:	4b61      	ldr	r3, [pc, #388]	; (80051e4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800505e:	60bb      	str	r3, [r7, #8]
       break;
 8005060:	e0b7      	b.n	80051d2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005062:	4b61      	ldr	r3, [pc, #388]	; (80051e8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005064:	60bb      	str	r3, [r7, #8]
      break;
 8005066:	e0b4      	b.n	80051d2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005068:	4b5d      	ldr	r3, [pc, #372]	; (80051e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005070:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005072:	4b5b      	ldr	r3, [pc, #364]	; (80051e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d04d      	beq.n	800511a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800507e:	4b58      	ldr	r3, [pc, #352]	; (80051e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	099b      	lsrs	r3, r3, #6
 8005084:	461a      	mov	r2, r3
 8005086:	f04f 0300 	mov.w	r3, #0
 800508a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800508e:	f04f 0100 	mov.w	r1, #0
 8005092:	ea02 0800 	and.w	r8, r2, r0
 8005096:	ea03 0901 	and.w	r9, r3, r1
 800509a:	4640      	mov	r0, r8
 800509c:	4649      	mov	r1, r9
 800509e:	f04f 0200 	mov.w	r2, #0
 80050a2:	f04f 0300 	mov.w	r3, #0
 80050a6:	014b      	lsls	r3, r1, #5
 80050a8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80050ac:	0142      	lsls	r2, r0, #5
 80050ae:	4610      	mov	r0, r2
 80050b0:	4619      	mov	r1, r3
 80050b2:	ebb0 0008 	subs.w	r0, r0, r8
 80050b6:	eb61 0109 	sbc.w	r1, r1, r9
 80050ba:	f04f 0200 	mov.w	r2, #0
 80050be:	f04f 0300 	mov.w	r3, #0
 80050c2:	018b      	lsls	r3, r1, #6
 80050c4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80050c8:	0182      	lsls	r2, r0, #6
 80050ca:	1a12      	subs	r2, r2, r0
 80050cc:	eb63 0301 	sbc.w	r3, r3, r1
 80050d0:	f04f 0000 	mov.w	r0, #0
 80050d4:	f04f 0100 	mov.w	r1, #0
 80050d8:	00d9      	lsls	r1, r3, #3
 80050da:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80050de:	00d0      	lsls	r0, r2, #3
 80050e0:	4602      	mov	r2, r0
 80050e2:	460b      	mov	r3, r1
 80050e4:	eb12 0208 	adds.w	r2, r2, r8
 80050e8:	eb43 0309 	adc.w	r3, r3, r9
 80050ec:	f04f 0000 	mov.w	r0, #0
 80050f0:	f04f 0100 	mov.w	r1, #0
 80050f4:	0259      	lsls	r1, r3, #9
 80050f6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80050fa:	0250      	lsls	r0, r2, #9
 80050fc:	4602      	mov	r2, r0
 80050fe:	460b      	mov	r3, r1
 8005100:	4610      	mov	r0, r2
 8005102:	4619      	mov	r1, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	461a      	mov	r2, r3
 8005108:	f04f 0300 	mov.w	r3, #0
 800510c:	f7fb f8b8 	bl	8000280 <__aeabi_uldivmod>
 8005110:	4602      	mov	r2, r0
 8005112:	460b      	mov	r3, r1
 8005114:	4613      	mov	r3, r2
 8005116:	60fb      	str	r3, [r7, #12]
 8005118:	e04a      	b.n	80051b0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800511a:	4b31      	ldr	r3, [pc, #196]	; (80051e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	099b      	lsrs	r3, r3, #6
 8005120:	461a      	mov	r2, r3
 8005122:	f04f 0300 	mov.w	r3, #0
 8005126:	f240 10ff 	movw	r0, #511	; 0x1ff
 800512a:	f04f 0100 	mov.w	r1, #0
 800512e:	ea02 0400 	and.w	r4, r2, r0
 8005132:	ea03 0501 	and.w	r5, r3, r1
 8005136:	4620      	mov	r0, r4
 8005138:	4629      	mov	r1, r5
 800513a:	f04f 0200 	mov.w	r2, #0
 800513e:	f04f 0300 	mov.w	r3, #0
 8005142:	014b      	lsls	r3, r1, #5
 8005144:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005148:	0142      	lsls	r2, r0, #5
 800514a:	4610      	mov	r0, r2
 800514c:	4619      	mov	r1, r3
 800514e:	1b00      	subs	r0, r0, r4
 8005150:	eb61 0105 	sbc.w	r1, r1, r5
 8005154:	f04f 0200 	mov.w	r2, #0
 8005158:	f04f 0300 	mov.w	r3, #0
 800515c:	018b      	lsls	r3, r1, #6
 800515e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005162:	0182      	lsls	r2, r0, #6
 8005164:	1a12      	subs	r2, r2, r0
 8005166:	eb63 0301 	sbc.w	r3, r3, r1
 800516a:	f04f 0000 	mov.w	r0, #0
 800516e:	f04f 0100 	mov.w	r1, #0
 8005172:	00d9      	lsls	r1, r3, #3
 8005174:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005178:	00d0      	lsls	r0, r2, #3
 800517a:	4602      	mov	r2, r0
 800517c:	460b      	mov	r3, r1
 800517e:	1912      	adds	r2, r2, r4
 8005180:	eb45 0303 	adc.w	r3, r5, r3
 8005184:	f04f 0000 	mov.w	r0, #0
 8005188:	f04f 0100 	mov.w	r1, #0
 800518c:	0299      	lsls	r1, r3, #10
 800518e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005192:	0290      	lsls	r0, r2, #10
 8005194:	4602      	mov	r2, r0
 8005196:	460b      	mov	r3, r1
 8005198:	4610      	mov	r0, r2
 800519a:	4619      	mov	r1, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	461a      	mov	r2, r3
 80051a0:	f04f 0300 	mov.w	r3, #0
 80051a4:	f7fb f86c 	bl	8000280 <__aeabi_uldivmod>
 80051a8:	4602      	mov	r2, r0
 80051aa:	460b      	mov	r3, r1
 80051ac:	4613      	mov	r3, r2
 80051ae:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80051b0:	4b0b      	ldr	r3, [pc, #44]	; (80051e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	0c1b      	lsrs	r3, r3, #16
 80051b6:	f003 0303 	and.w	r3, r3, #3
 80051ba:	3301      	adds	r3, #1
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80051c0:	68fa      	ldr	r2, [r7, #12]
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c8:	60bb      	str	r3, [r7, #8]
      break;
 80051ca:	e002      	b.n	80051d2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051cc:	4b05      	ldr	r3, [pc, #20]	; (80051e4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80051ce:	60bb      	str	r3, [r7, #8]
      break;
 80051d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051d2:	68bb      	ldr	r3, [r7, #8]
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3710      	adds	r7, #16
 80051d8:	46bd      	mov	sp, r7
 80051da:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80051de:	bf00      	nop
 80051e0:	40023800 	.word	0x40023800
 80051e4:	00f42400 	.word	0x00f42400
 80051e8:	007a1200 	.word	0x007a1200

080051ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051ec:	b480      	push	{r7}
 80051ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051f0:	4b03      	ldr	r3, [pc, #12]	; (8005200 <HAL_RCC_GetHCLKFreq+0x14>)
 80051f2:	681b      	ldr	r3, [r3, #0]
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	20000088 	.word	0x20000088

08005204 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005208:	f7ff fff0 	bl	80051ec <HAL_RCC_GetHCLKFreq>
 800520c:	4602      	mov	r2, r0
 800520e:	4b05      	ldr	r3, [pc, #20]	; (8005224 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	0a9b      	lsrs	r3, r3, #10
 8005214:	f003 0307 	and.w	r3, r3, #7
 8005218:	4903      	ldr	r1, [pc, #12]	; (8005228 <HAL_RCC_GetPCLK1Freq+0x24>)
 800521a:	5ccb      	ldrb	r3, [r1, r3]
 800521c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005220:	4618      	mov	r0, r3
 8005222:	bd80      	pop	{r7, pc}
 8005224:	40023800 	.word	0x40023800
 8005228:	0800d81c 	.word	0x0800d81c

0800522c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005230:	f7ff ffdc 	bl	80051ec <HAL_RCC_GetHCLKFreq>
 8005234:	4602      	mov	r2, r0
 8005236:	4b05      	ldr	r3, [pc, #20]	; (800524c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	0b5b      	lsrs	r3, r3, #13
 800523c:	f003 0307 	and.w	r3, r3, #7
 8005240:	4903      	ldr	r1, [pc, #12]	; (8005250 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005242:	5ccb      	ldrb	r3, [r1, r3]
 8005244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005248:	4618      	mov	r0, r3
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40023800 	.word	0x40023800
 8005250:	0800d81c 	.word	0x0800d81c

08005254 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b086      	sub	sp, #24
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800525c:	2300      	movs	r3, #0
 800525e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005260:	2300      	movs	r3, #0
 8005262:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0301 	and.w	r3, r3, #1
 800526c:	2b00      	cmp	r3, #0
 800526e:	d105      	bne.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005278:	2b00      	cmp	r3, #0
 800527a:	d035      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800527c:	4b62      	ldr	r3, [pc, #392]	; (8005408 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800527e:	2200      	movs	r2, #0
 8005280:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005282:	f7fd fb07 	bl	8002894 <HAL_GetTick>
 8005286:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005288:	e008      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800528a:	f7fd fb03 	bl	8002894 <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	2b02      	cmp	r3, #2
 8005296:	d901      	bls.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e0b0      	b.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800529c:	4b5b      	ldr	r3, [pc, #364]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1f0      	bne.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	019a      	lsls	r2, r3, #6
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	071b      	lsls	r3, r3, #28
 80052b4:	4955      	ldr	r1, [pc, #340]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80052bc:	4b52      	ldr	r3, [pc, #328]	; (8005408 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80052be:	2201      	movs	r2, #1
 80052c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052c2:	f7fd fae7 	bl	8002894 <HAL_GetTick>
 80052c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052c8:	e008      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80052ca:	f7fd fae3 	bl	8002894 <HAL_GetTick>
 80052ce:	4602      	mov	r2, r0
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d901      	bls.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052d8:	2303      	movs	r3, #3
 80052da:	e090      	b.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052dc:	4b4b      	ldr	r3, [pc, #300]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d0f0      	beq.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f000 8083 	beq.w	80053fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80052f6:	2300      	movs	r3, #0
 80052f8:	60fb      	str	r3, [r7, #12]
 80052fa:	4b44      	ldr	r3, [pc, #272]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fe:	4a43      	ldr	r2, [pc, #268]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005304:	6413      	str	r3, [r2, #64]	; 0x40
 8005306:	4b41      	ldr	r3, [pc, #260]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800530e:	60fb      	str	r3, [r7, #12]
 8005310:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005312:	4b3f      	ldr	r3, [pc, #252]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a3e      	ldr	r2, [pc, #248]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005318:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800531c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800531e:	f7fd fab9 	bl	8002894 <HAL_GetTick>
 8005322:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005324:	e008      	b.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005326:	f7fd fab5 	bl	8002894 <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	2b02      	cmp	r3, #2
 8005332:	d901      	bls.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005334:	2303      	movs	r3, #3
 8005336:	e062      	b.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005338:	4b35      	ldr	r3, [pc, #212]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005340:	2b00      	cmp	r3, #0
 8005342:	d0f0      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005344:	4b31      	ldr	r3, [pc, #196]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005348:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800534c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d02f      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	429a      	cmp	r2, r3
 8005360:	d028      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005362:	4b2a      	ldr	r3, [pc, #168]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005366:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800536a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800536c:	4b29      	ldr	r3, [pc, #164]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800536e:	2201      	movs	r2, #1
 8005370:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005372:	4b28      	ldr	r3, [pc, #160]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005374:	2200      	movs	r2, #0
 8005376:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005378:	4a24      	ldr	r2, [pc, #144]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800537e:	4b23      	ldr	r3, [pc, #140]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b01      	cmp	r3, #1
 8005388:	d114      	bne.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800538a:	f7fd fa83 	bl	8002894 <HAL_GetTick>
 800538e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005390:	e00a      	b.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005392:	f7fd fa7f 	bl	8002894 <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	f241 3288 	movw	r2, #5000	; 0x1388
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d901      	bls.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e02a      	b.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053a8:	4b18      	ldr	r3, [pc, #96]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0ee      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053c0:	d10d      	bne.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80053c2:	4b12      	ldr	r3, [pc, #72]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80053d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053d6:	490d      	ldr	r1, [pc, #52]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	608b      	str	r3, [r1, #8]
 80053dc:	e005      	b.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 80053de:	4b0b      	ldr	r3, [pc, #44]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	4a0a      	ldr	r2, [pc, #40]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053e4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80053e8:	6093      	str	r3, [r2, #8]
 80053ea:	4b08      	ldr	r3, [pc, #32]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053f6:	4905      	ldr	r1, [pc, #20]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3718      	adds	r7, #24
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	42470068 	.word	0x42470068
 800540c:	40023800 	.word	0x40023800
 8005410:	40007000 	.word	0x40007000
 8005414:	42470e40 	.word	0x42470e40

08005418 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005418:	b480      	push	{r7}
 800541a:	b087      	sub	sp, #28
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005420:	2300      	movs	r3, #0
 8005422:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005424:	2300      	movs	r3, #0
 8005426:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005428:	2300      	movs	r3, #0
 800542a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800542c:	2300      	movs	r3, #0
 800542e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d13e      	bne.n	80054b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005436:	4b23      	ldr	r3, [pc, #140]	; (80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800543e:	60fb      	str	r3, [r7, #12]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d005      	beq.n	8005452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2b01      	cmp	r3, #1
 800544a:	d12f      	bne.n	80054ac <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800544c:	4b1e      	ldr	r3, [pc, #120]	; (80054c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800544e:	617b      	str	r3, [r7, #20]
          break;
 8005450:	e02f      	b.n	80054b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005452:	4b1c      	ldr	r3, [pc, #112]	; (80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800545a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800545e:	d108      	bne.n	8005472 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005460:	4b18      	ldr	r3, [pc, #96]	; (80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005468:	4a18      	ldr	r2, [pc, #96]	; (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800546a:	fbb2 f3f3 	udiv	r3, r2, r3
 800546e:	613b      	str	r3, [r7, #16]
 8005470:	e007      	b.n	8005482 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005472:	4b14      	ldr	r3, [pc, #80]	; (80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800547a:	4a15      	ldr	r2, [pc, #84]	; (80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800547c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005480:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005482:	4b10      	ldr	r3, [pc, #64]	; (80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005484:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005488:	099b      	lsrs	r3, r3, #6
 800548a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	fb02 f303 	mul.w	r3, r2, r3
 8005494:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005496:	4b0b      	ldr	r3, [pc, #44]	; (80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005498:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800549c:	0f1b      	lsrs	r3, r3, #28
 800549e:	f003 0307 	and.w	r3, r3, #7
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054a8:	617b      	str	r3, [r7, #20]
          break;
 80054aa:	e002      	b.n	80054b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80054ac:	2300      	movs	r3, #0
 80054ae:	617b      	str	r3, [r7, #20]
          break;
 80054b0:	bf00      	nop
        }
      }
      break;
 80054b2:	bf00      	nop
    }
  }
  return frequency;
 80054b4:	697b      	ldr	r3, [r7, #20]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	371c      	adds	r7, #28
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	40023800 	.word	0x40023800
 80054c8:	00bb8000 	.word	0x00bb8000
 80054cc:	007a1200 	.word	0x007a1200
 80054d0:	00f42400 	.word	0x00f42400

080054d4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e083      	b.n	80055ee <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	7f5b      	ldrb	r3, [r3, #29]
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d105      	bne.n	80054fc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7fc fec4 	bl	8002284 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2202      	movs	r2, #2
 8005500:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	22ca      	movs	r2, #202	; 0xca
 8005508:	625a      	str	r2, [r3, #36]	; 0x24
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2253      	movs	r2, #83	; 0x53
 8005510:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f944 	bl	80057a0 <RTC_EnterInitMode>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d008      	beq.n	8005530 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	22ff      	movs	r2, #255	; 0xff
 8005524:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2204      	movs	r2, #4
 800552a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e05e      	b.n	80055ee <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	6812      	ldr	r2, [r2, #0]
 800553a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800553e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005542:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6899      	ldr	r1, [r3, #8]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685a      	ldr	r2, [r3, #4]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	431a      	orrs	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	431a      	orrs	r2, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	430a      	orrs	r2, r1
 8005560:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	68d2      	ldr	r2, [r2, #12]
 800556a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	6919      	ldr	r1, [r3, #16]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	041a      	lsls	r2, r3, #16
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	430a      	orrs	r2, r1
 800557e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68da      	ldr	r2, [r3, #12]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800558e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f003 0320 	and.w	r3, r3, #32
 800559a:	2b00      	cmp	r3, #0
 800559c:	d10e      	bne.n	80055bc <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 f8d6 	bl	8005750 <HAL_RTC_WaitForSynchro>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d008      	beq.n	80055bc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	22ff      	movs	r2, #255	; 0xff
 80055b0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2204      	movs	r2, #4
 80055b6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e018      	b.n	80055ee <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80055ca:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	699a      	ldr	r2, [r3, #24]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	430a      	orrs	r2, r1
 80055dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	22ff      	movs	r2, #255	; 0xff
 80055e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80055ec:	2300      	movs	r3, #0
  }
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b086      	sub	sp, #24
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	60f8      	str	r0, [r7, #12]
 80055fe:	60b9      	str	r1, [r7, #8]
 8005600:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005602:	2300      	movs	r3, #0
 8005604:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005628:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800562c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	0c1b      	lsrs	r3, r3, #16
 8005632:	b2db      	uxtb	r3, r3
 8005634:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005638:	b2da      	uxtb	r2, r3
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	0a1b      	lsrs	r3, r3, #8
 8005642:	b2db      	uxtb	r3, r3
 8005644:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005648:	b2da      	uxtb	r2, r3
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	b2db      	uxtb	r3, r3
 8005652:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005656:	b2da      	uxtb	r2, r3
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	0c1b      	lsrs	r3, r3, #16
 8005660:	b2db      	uxtb	r3, r3
 8005662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005666:	b2da      	uxtb	r2, r3
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d11a      	bne.n	80056a8 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	4618      	mov	r0, r3
 8005678:	f000 f8be 	bl	80057f8 <RTC_Bcd2ToByte>
 800567c:	4603      	mov	r3, r0
 800567e:	461a      	mov	r2, r3
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	785b      	ldrb	r3, [r3, #1]
 8005688:	4618      	mov	r0, r3
 800568a:	f000 f8b5 	bl	80057f8 <RTC_Bcd2ToByte>
 800568e:	4603      	mov	r3, r0
 8005690:	461a      	mov	r2, r3
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	789b      	ldrb	r3, [r3, #2]
 800569a:	4618      	mov	r0, r3
 800569c:	f000 f8ac 	bl	80057f8 <RTC_Bcd2ToByte>
 80056a0:	4603      	mov	r3, r0
 80056a2:	461a      	mov	r2, r3
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3718      	adds	r7, #24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}

080056b2 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b086      	sub	sp, #24
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	60f8      	str	r0, [r7, #12]
 80056ba:	60b9      	str	r1, [r7, #8]
 80056bc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80056be:	2300      	movs	r3, #0
 80056c0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80056cc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80056d0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	0c1b      	lsrs	r3, r3, #16
 80056d6:	b2da      	uxtb	r2, r3
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	0a1b      	lsrs	r3, r3, #8
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	f003 031f 	and.w	r3, r3, #31
 80056e6:	b2da      	uxtb	r2, r3
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056f4:	b2da      	uxtb	r2, r3
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	0b5b      	lsrs	r3, r3, #13
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	f003 0307 	and.w	r3, r3, #7
 8005704:	b2da      	uxtb	r2, r3
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d11a      	bne.n	8005746 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	78db      	ldrb	r3, [r3, #3]
 8005714:	4618      	mov	r0, r3
 8005716:	f000 f86f 	bl	80057f8 <RTC_Bcd2ToByte>
 800571a:	4603      	mov	r3, r0
 800571c:	461a      	mov	r2, r3
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	785b      	ldrb	r3, [r3, #1]
 8005726:	4618      	mov	r0, r3
 8005728:	f000 f866 	bl	80057f8 <RTC_Bcd2ToByte>
 800572c:	4603      	mov	r3, r0
 800572e:	461a      	mov	r2, r3
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	789b      	ldrb	r3, [r3, #2]
 8005738:	4618      	mov	r0, r3
 800573a:	f000 f85d 	bl	80057f8 <RTC_Bcd2ToByte>
 800573e:	4603      	mov	r3, r0
 8005740:	461a      	mov	r2, r3
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	3718      	adds	r7, #24
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005758:	2300      	movs	r3, #0
 800575a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68da      	ldr	r2, [r3, #12]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800576a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800576c:	f7fd f892 	bl	8002894 <HAL_GetTick>
 8005770:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005772:	e009      	b.n	8005788 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005774:	f7fd f88e 	bl	8002894 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005782:	d901      	bls.n	8005788 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e007      	b.n	8005798 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	f003 0320 	and.w	r3, r3, #32
 8005792:	2b00      	cmp	r3, #0
 8005794:	d0ee      	beq.n	8005774 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3710      	adds	r7, #16
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057a8:	2300      	movs	r3, #0
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d119      	bne.n	80057ee <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f04f 32ff 	mov.w	r2, #4294967295
 80057c2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80057c4:	f7fd f866 	bl	8002894 <HAL_GetTick>
 80057c8:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80057ca:	e009      	b.n	80057e0 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80057cc:	f7fd f862 	bl	8002894 <HAL_GetTick>
 80057d0:	4602      	mov	r2, r0
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057da:	d901      	bls.n	80057e0 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80057dc:	2303      	movs	r3, #3
 80057de:	e007      	b.n	80057f0 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d0ee      	beq.n	80057cc <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	4603      	mov	r3, r0
 8005800:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005806:	79fb      	ldrb	r3, [r7, #7]
 8005808:	091b      	lsrs	r3, r3, #4
 800580a:	b2db      	uxtb	r3, r3
 800580c:	461a      	mov	r2, r3
 800580e:	4613      	mov	r3, r2
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	4413      	add	r3, r2
 8005814:	005b      	lsls	r3, r3, #1
 8005816:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005818:	79fb      	ldrb	r3, [r7, #7]
 800581a:	f003 030f 	and.w	r3, r3, #15
 800581e:	b2da      	uxtb	r2, r3
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	b2db      	uxtb	r3, r3
 8005824:	4413      	add	r3, r2
 8005826:	b2db      	uxtb	r3, r3
}
 8005828:	4618      	mov	r0, r3
 800582a:	3714      	adds	r7, #20
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e022      	b.n	800588c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d105      	bne.n	800585e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f7fc fd3d 	bl	80022d8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2203      	movs	r2, #3
 8005862:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f814 	bl	8005894 <HAL_SD_InitCard>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e00a      	b.n	800588c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800588a:	2300      	movs	r3, #0
}
 800588c:	4618      	mov	r0, r3
 800588e:	3708      	adds	r7, #8
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005894:	b5b0      	push	{r4, r5, r7, lr}
 8005896:	b08e      	sub	sp, #56	; 0x38
 8005898:	af04      	add	r7, sp, #16
 800589a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800589c:	2300      	movs	r3, #0
 800589e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80058a0:	2300      	movs	r3, #0
 80058a2:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80058a4:	2300      	movs	r3, #0
 80058a6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80058a8:	2300      	movs	r3, #0
 80058aa:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80058ac:	2300      	movs	r3, #0
 80058ae:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80058b0:	2376      	movs	r3, #118	; 0x76
 80058b2:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681d      	ldr	r5, [r3, #0]
 80058b8:	466c      	mov	r4, sp
 80058ba:	f107 0314 	add.w	r3, r7, #20
 80058be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80058c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80058c6:	f107 0308 	add.w	r3, r7, #8
 80058ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058cc:	4628      	mov	r0, r5
 80058ce:	f001 fdf5 	bl	80074bc <SDIO_Init>
 80058d2:	4603      	mov	r3, r0
 80058d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80058d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d001      	beq.n	80058e4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e04c      	b.n	800597e <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80058e4:	4b28      	ldr	r3, [pc, #160]	; (8005988 <HAL_SD_InitCard+0xf4>)
 80058e6:	2200      	movs	r2, #0
 80058e8:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4618      	mov	r0, r3
 80058f0:	f001 fe2d 	bl	800754e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80058f4:	4b24      	ldr	r3, [pc, #144]	; (8005988 <HAL_SD_InitCard+0xf4>)
 80058f6:	2201      	movs	r2, #1
 80058f8:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f001 f804 	bl	8006908 <SD_PowerON>
 8005900:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005902:	6a3b      	ldr	r3, [r7, #32]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00b      	beq.n	8005920 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	431a      	orrs	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e02e      	b.n	800597e <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 ff25 	bl	8006770 <SD_InitCard>
 8005926:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005928:	6a3b      	ldr	r3, [r7, #32]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00b      	beq.n	8005946 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800593a:	6a3b      	ldr	r3, [r7, #32]
 800593c:	431a      	orrs	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	e01b      	b.n	800597e <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800594e:	4618      	mov	r0, r3
 8005950:	f001 fe90 	bl	8007674 <SDMMC_CmdBlockLength>
 8005954:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005956:	6a3b      	ldr	r3, [r7, #32]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d00f      	beq.n	800597c <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a0a      	ldr	r2, [pc, #40]	; (800598c <HAL_SD_InitCard+0xf8>)
 8005962:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005968:	6a3b      	ldr	r3, [r7, #32]
 800596a:	431a      	orrs	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e000      	b.n	800597e <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3728      	adds	r7, #40	; 0x28
 8005982:	46bd      	mov	sp, r7
 8005984:	bdb0      	pop	{r4, r5, r7, pc}
 8005986:	bf00      	nop
 8005988:	422580a0 	.word	0x422580a0
 800598c:	004005ff 	.word	0x004005ff

08005990 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b08c      	sub	sp, #48	; 0x30
 8005994:	af00      	add	r7, sp, #0
 8005996:	60f8      	str	r0, [r7, #12]
 8005998:	60b9      	str	r1, [r7, #8]
 800599a:	607a      	str	r2, [r7, #4]
 800599c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d107      	bne.n	80059b8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ac:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e0c0      	b.n	8005b3a <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	f040 80b9 	bne.w	8005b38 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2200      	movs	r2, #0
 80059ca:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80059cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	441a      	add	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d907      	bls.n	80059ea <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059de:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e0a7      	b.n	8005b3a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2203      	movs	r2, #3
 80059ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2200      	movs	r2, #0
 80059f8:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	6812      	ldr	r2, [r2, #0]
 8005a04:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8005a08:	f043 0302 	orr.w	r3, r3, #2
 8005a0c:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a12:	4a4c      	ldr	r2, [pc, #304]	; (8005b44 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8005a14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1a:	4a4b      	ldr	r2, [pc, #300]	; (8005b48 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8005a1c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a22:	2200      	movs	r2, #0
 8005a24:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3e:	689a      	ldr	r2, [r3, #8]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	3380      	adds	r3, #128	; 0x80
 8005a54:	4619      	mov	r1, r3
 8005a56:	68ba      	ldr	r2, [r7, #8]
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	025b      	lsls	r3, r3, #9
 8005a5c:	089b      	lsrs	r3, r3, #2
 8005a5e:	f7fd f967 	bl	8002d30 <HAL_DMA_Start_IT>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d017      	beq.n	8005a98 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8005a76:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a33      	ldr	r2, [pc, #204]	; (8005b4c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8005a7e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a84:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e050      	b.n	8005b3a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8005a98:	4b2d      	ldr	r3, [pc, #180]	; (8005b50 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d002      	beq.n	8005aac <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8005aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aa8:	025b      	lsls	r3, r3, #9
 8005aaa:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005aac:	f04f 33ff 	mov.w	r3, #4294967295
 8005ab0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	025b      	lsls	r3, r3, #9
 8005ab6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005ab8:	2390      	movs	r3, #144	; 0x90
 8005aba:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005abc:	2302      	movs	r3, #2
 8005abe:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f107 0210 	add.w	r2, r7, #16
 8005ad0:	4611      	mov	r1, r2
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f001 fda2 	bl	800761c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d90a      	bls.n	8005af4 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2282      	movs	r2, #130	; 0x82
 8005ae2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005aea:	4618      	mov	r0, r3
 8005aec:	f001 fe06 	bl	80076fc <SDMMC_CmdReadMultiBlock>
 8005af0:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005af2:	e009      	b.n	8005b08 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2281      	movs	r2, #129	; 0x81
 8005af8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b00:	4618      	mov	r0, r3
 8005b02:	f001 fdd9 	bl	80076b8 <SDMMC_CmdReadSingleBlock>
 8005b06:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8005b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d012      	beq.n	8005b34 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a0e      	ldr	r2, [pc, #56]	; (8005b4c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8005b14:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e002      	b.n	8005b3a <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8005b34:	2300      	movs	r3, #0
 8005b36:	e000      	b.n	8005b3a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8005b38:	2302      	movs	r3, #2
  }
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3730      	adds	r7, #48	; 0x30
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	0800657f 	.word	0x0800657f
 8005b48:	080065f1 	.word	0x080065f1
 8005b4c:	004005ff 	.word	0x004005ff
 8005b50:	4225858c 	.word	0x4225858c

08005b54 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b08c      	sub	sp, #48	; 0x30
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	607a      	str	r2, [r7, #4]
 8005b60:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d107      	bne.n	8005b7c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b70:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e0c5      	b.n	8005d08 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	f040 80be 	bne.w	8005d06 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005b90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	441a      	add	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d907      	bls.n	8005bae <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e0ac      	b.n	8005d08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2203      	movs	r2, #3
 8005bb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	6812      	ldr	r2, [r2, #0]
 8005bc8:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8005bcc:	f043 0302 	orr.w	r3, r3, #2
 8005bd0:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bd6:	4a4e      	ldr	r2, [pc, #312]	; (8005d10 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8005bd8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bde:	4a4d      	ldr	r2, [pc, #308]	; (8005d14 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8005be0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005be6:	2200      	movs	r2, #0
 8005be8:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d002      	beq.n	8005bf8 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8005bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf4:	025b      	lsls	r3, r3, #9
 8005bf6:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d90a      	bls.n	8005c14 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	22a0      	movs	r2, #160	; 0xa0
 8005c02:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f001 fdba 	bl	8007784 <SDMMC_CmdWriteMultiBlock>
 8005c10:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005c12:	e009      	b.n	8005c28 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2290      	movs	r2, #144	; 0x90
 8005c18:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c20:	4618      	mov	r0, r3
 8005c22:	f001 fd8d 	bl	8007740 <SDMMC_CmdWriteSingleBlock>
 8005c26:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d012      	beq.n	8005c54 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a39      	ldr	r2, [pc, #228]	; (8005d18 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8005c34:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c3c:	431a      	orrs	r2, r3
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2201      	movs	r2, #1
 8005c46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e059      	b.n	8005d08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8005c54:	4b31      	ldr	r3, [pc, #196]	; (8005d1c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8005c56:	2201      	movs	r2, #1
 8005c58:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c5e:	2240      	movs	r2, #64	; 0x40
 8005c60:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	430a      	orrs	r2, r1
 8005c7c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005c82:	68b9      	ldr	r1, [r7, #8]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	3380      	adds	r3, #128	; 0x80
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	025b      	lsls	r3, r3, #9
 8005c90:	089b      	lsrs	r3, r3, #2
 8005c92:	f7fd f84d 	bl	8002d30 <HAL_DMA_Start_IT>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d01c      	beq.n	8005cd6 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	6812      	ldr	r2, [r2, #0]
 8005ca6:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8005caa:	f023 0302 	bic.w	r3, r3, #2
 8005cae:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a18      	ldr	r2, [pc, #96]	; (8005d18 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8005cb6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cbc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e018      	b.n	8005d08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cda:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	025b      	lsls	r3, r3, #9
 8005ce0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005ce2:	2390      	movs	r3, #144	; 0x90
 8005ce4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005cea:	2300      	movs	r3, #0
 8005cec:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f107 0210 	add.w	r2, r7, #16
 8005cfa:	4611      	mov	r1, r2
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f001 fc8d 	bl	800761c <SDIO_ConfigData>

      return HAL_OK;
 8005d02:	2300      	movs	r3, #0
 8005d04:	e000      	b.n	8005d08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8005d06:	2302      	movs	r3, #2
  }
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3730      	adds	r7, #48	; 0x30
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	08006555 	.word	0x08006555
 8005d14:	080065f1 	.word	0x080065f1
 8005d18:	004005ff 	.word	0x004005ff
 8005d1c:	4225858c 	.word	0x4225858c

08005d20 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d008      	beq.n	8005d4e <HAL_SD_IRQHandler+0x2e>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f003 0308 	and.w	r3, r3, #8
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d003      	beq.n	8005d4e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 fffd 	bl	8006d46 <SD_Read_IT>
 8005d4c:	e165      	b.n	800601a <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 808f 	beq.w	8005e7c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d66:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	6812      	ldr	r2, [r2, #0]
 8005d72:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8005d76:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8005d7a:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f022 0201 	bic.w	r2, r2, #1
 8005d8a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f003 0308 	and.w	r3, r3, #8
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d039      	beq.n	8005e0a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f003 0302 	and.w	r3, r3, #2
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d104      	bne.n	8005daa <HAL_SD_IRQHandler+0x8a>
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f003 0320 	and.w	r3, r3, #32
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d011      	beq.n	8005dce <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4618      	mov	r0, r3
 8005db0:	f001 fd0a 	bl	80077c8 <SDMMC_CmdStopTransfer>
 8005db4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d008      	beq.n	8005dce <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	431a      	orrs	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f000 f92f 	bl	800602c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f240 523a 	movw	r2, #1338	; 0x53a
 8005dd6:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d104      	bne.n	8005dfa <HAL_SD_IRQHandler+0xda>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f003 0302 	and.w	r3, r3, #2
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f002 f978 	bl	80080f0 <HAL_SD_RxCpltCallback>
 8005e00:	e10b      	b.n	800601a <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f002 f96a 	bl	80080dc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005e08:	e107      	b.n	800601a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f000 8102 	beq.w	800601a <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f003 0320 	and.w	r3, r3, #32
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d011      	beq.n	8005e44 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4618      	mov	r0, r3
 8005e26:	f001 fccf 	bl	80077c8 <SDMMC_CmdStopTransfer>
 8005e2a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d008      	beq.n	8005e44 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	431a      	orrs	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 f8f4 	bl	800602c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	f040 80e5 	bne.w	800601a <HAL_SD_IRQHandler+0x2fa>
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f040 80df 	bne.w	800601a <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f022 0208 	bic.w	r2, r2, #8
 8005e6a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f002 f931 	bl	80080dc <HAL_SD_TxCpltCallback>
}
 8005e7a:	e0ce      	b.n	800601a <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d008      	beq.n	8005e9c <HAL_SD_IRQHandler+0x17c>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f003 0308 	and.w	r3, r3, #8
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d003      	beq.n	8005e9c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f000 ffa7 	bl	8006de8 <SD_Write_IT>
 8005e9a:	e0be      	b.n	800601a <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ea2:	f240 233a 	movw	r3, #570	; 0x23a
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	f000 80b6 	beq.w	800601a <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d005      	beq.n	8005ec8 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec0:	f043 0202 	orr.w	r2, r3, #2
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ece:	f003 0308 	and.w	r3, r3, #8
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d005      	beq.n	8005ee2 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eda:	f043 0208 	orr.w	r2, r3, #8
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ee8:	f003 0320 	and.w	r3, r3, #32
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d005      	beq.n	8005efc <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ef4:	f043 0220 	orr.w	r2, r3, #32
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f02:	f003 0310 	and.w	r3, r3, #16
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d005      	beq.n	8005f16 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0e:	f043 0210 	orr.w	r2, r3, #16
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d005      	beq.n	8005f30 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f28:	f043 0208 	orr.w	r2, r3, #8
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f240 723a 	movw	r2, #1850	; 0x73a
 8005f38:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	6812      	ldr	r2, [r2, #0]
 8005f44:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8005f48:	f023 0302 	bic.w	r3, r3, #2
 8005f4c:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4618      	mov	r0, r3
 8005f54:	f001 fc38 	bl	80077c8 <SDMMC_CmdStopTransfer>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f5e:	431a      	orrs	r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f003 0308 	and.w	r3, r3, #8
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00a      	beq.n	8005f84 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f000 f855 	bl	800602c <HAL_SD_ErrorCallback>
}
 8005f82:	e04a      	b.n	800601a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d045      	beq.n	800601a <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f003 0310 	and.w	r3, r3, #16
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d104      	bne.n	8005fa2 <HAL_SD_IRQHandler+0x282>
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f003 0320 	and.w	r3, r3, #32
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d011      	beq.n	8005fc6 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fa6:	4a1f      	ldr	r2, [pc, #124]	; (8006024 <HAL_SD_IRQHandler+0x304>)
 8005fa8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f7fc ff16 	bl	8002de0 <HAL_DMA_Abort_IT>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d02f      	beq.n	800601a <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 fb68 	bl	8006694 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005fc4:	e029      	b.n	800601a <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f003 0301 	and.w	r3, r3, #1
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d104      	bne.n	8005fda <HAL_SD_IRQHandler+0x2ba>
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f003 0302 	and.w	r3, r3, #2
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d011      	beq.n	8005ffe <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fde:	4a12      	ldr	r2, [pc, #72]	; (8006028 <HAL_SD_IRQHandler+0x308>)
 8005fe0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f7fc fefa 	bl	8002de0 <HAL_DMA_Abort_IT>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d013      	beq.n	800601a <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f000 fb83 	bl	8006702 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005ffc:	e00d      	b.n	800601a <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f002 f858 	bl	80080c8 <HAL_SD_AbortCallback>
}
 8006018:	e7ff      	b.n	800601a <HAL_SD_IRQHandler+0x2fa>
 800601a:	bf00      	nop
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	08006695 	.word	0x08006695
 8006028:	08006703 	.word	0x08006703

0800602c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8006034:	bf00      	nop
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800604e:	0f9b      	lsrs	r3, r3, #30
 8006050:	b2da      	uxtb	r2, r3
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800605a:	0e9b      	lsrs	r3, r3, #26
 800605c:	b2db      	uxtb	r3, r3
 800605e:	f003 030f 	and.w	r3, r3, #15
 8006062:	b2da      	uxtb	r2, r3
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800606c:	0e1b      	lsrs	r3, r3, #24
 800606e:	b2db      	uxtb	r3, r3
 8006070:	f003 0303 	and.w	r3, r3, #3
 8006074:	b2da      	uxtb	r2, r3
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800607e:	0c1b      	lsrs	r3, r3, #16
 8006080:	b2da      	uxtb	r2, r3
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800608a:	0a1b      	lsrs	r3, r3, #8
 800608c:	b2da      	uxtb	r2, r3
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006096:	b2da      	uxtb	r2, r3
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060a0:	0d1b      	lsrs	r3, r3, #20
 80060a2:	b29a      	uxth	r2, r3
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060ac:	0c1b      	lsrs	r3, r3, #16
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	f003 030f 	and.w	r3, r3, #15
 80060b4:	b2da      	uxtb	r2, r3
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060be:	0bdb      	lsrs	r3, r3, #15
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	b2da      	uxtb	r2, r3
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060d0:	0b9b      	lsrs	r3, r3, #14
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	f003 0301 	and.w	r3, r3, #1
 80060d8:	b2da      	uxtb	r2, r3
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060e2:	0b5b      	lsrs	r3, r3, #13
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	b2da      	uxtb	r2, r3
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060f4:	0b1b      	lsrs	r3, r3, #12
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	b2da      	uxtb	r2, r3
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	2200      	movs	r2, #0
 8006106:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800610c:	2b00      	cmp	r3, #0
 800610e:	d163      	bne.n	80061d8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006114:	009a      	lsls	r2, r3, #2
 8006116:	f640 73fc 	movw	r3, #4092	; 0xffc
 800611a:	4013      	ands	r3, r2
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006120:	0f92      	lsrs	r2, r2, #30
 8006122:	431a      	orrs	r2, r3
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800612c:	0edb      	lsrs	r3, r3, #27
 800612e:	b2db      	uxtb	r3, r3
 8006130:	f003 0307 	and.w	r3, r3, #7
 8006134:	b2da      	uxtb	r2, r3
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800613e:	0e1b      	lsrs	r3, r3, #24
 8006140:	b2db      	uxtb	r3, r3
 8006142:	f003 0307 	and.w	r3, r3, #7
 8006146:	b2da      	uxtb	r2, r3
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006150:	0d5b      	lsrs	r3, r3, #21
 8006152:	b2db      	uxtb	r3, r3
 8006154:	f003 0307 	and.w	r3, r3, #7
 8006158:	b2da      	uxtb	r2, r3
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006162:	0c9b      	lsrs	r3, r3, #18
 8006164:	b2db      	uxtb	r3, r3
 8006166:	f003 0307 	and.w	r3, r3, #7
 800616a:	b2da      	uxtb	r2, r3
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006174:	0bdb      	lsrs	r3, r3, #15
 8006176:	b2db      	uxtb	r3, r3
 8006178:	f003 0307 	and.w	r3, r3, #7
 800617c:	b2da      	uxtb	r2, r3
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	1c5a      	adds	r2, r3, #1
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	7e1b      	ldrb	r3, [r3, #24]
 8006190:	b2db      	uxtb	r3, r3
 8006192:	f003 0307 	and.w	r3, r3, #7
 8006196:	3302      	adds	r3, #2
 8006198:	2201      	movs	r2, #1
 800619a:	fa02 f303 	lsl.w	r3, r2, r3
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80061a2:	fb02 f203 	mul.w	r2, r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	7a1b      	ldrb	r3, [r3, #8]
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	f003 030f 	and.w	r3, r3, #15
 80061b4:	2201      	movs	r2, #1
 80061b6:	409a      	lsls	r2, r3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80061c4:	0a52      	lsrs	r2, r2, #9
 80061c6:	fb02 f203 	mul.w	r2, r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061d4:	661a      	str	r2, [r3, #96]	; 0x60
 80061d6:	e031      	b.n	800623c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d11d      	bne.n	800621c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80061e4:	041b      	lsls	r3, r3, #16
 80061e6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061ee:	0c1b      	lsrs	r3, r3, #16
 80061f0:	431a      	orrs	r2, r3
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	691b      	ldr	r3, [r3, #16]
 80061fa:	3301      	adds	r3, #1
 80061fc:	029a      	lsls	r2, r3, #10
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006210:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	661a      	str	r2, [r3, #96]	; 0x60
 800621a:	e00f      	b.n	800623c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a58      	ldr	r2, [pc, #352]	; (8006384 <HAL_SD_GetCardCSD+0x344>)
 8006222:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006228:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e09d      	b.n	8006378 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006240:	0b9b      	lsrs	r3, r3, #14
 8006242:	b2db      	uxtb	r3, r3
 8006244:	f003 0301 	and.w	r3, r3, #1
 8006248:	b2da      	uxtb	r2, r3
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006252:	09db      	lsrs	r3, r3, #7
 8006254:	b2db      	uxtb	r3, r3
 8006256:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800625a:	b2da      	uxtb	r2, r3
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006264:	b2db      	uxtb	r3, r3
 8006266:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800626a:	b2da      	uxtb	r2, r3
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006274:	0fdb      	lsrs	r3, r3, #31
 8006276:	b2da      	uxtb	r2, r3
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006280:	0f5b      	lsrs	r3, r3, #29
 8006282:	b2db      	uxtb	r3, r3
 8006284:	f003 0303 	and.w	r3, r3, #3
 8006288:	b2da      	uxtb	r2, r3
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006292:	0e9b      	lsrs	r3, r3, #26
 8006294:	b2db      	uxtb	r3, r3
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	b2da      	uxtb	r2, r3
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062a4:	0d9b      	lsrs	r3, r3, #22
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	f003 030f 	and.w	r3, r3, #15
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062b6:	0d5b      	lsrs	r3, r3, #21
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	f003 0301 	and.w	r3, r3, #1
 80062be:	b2da      	uxtb	r2, r3
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062d2:	0c1b      	lsrs	r3, r3, #16
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062e6:	0bdb      	lsrs	r3, r3, #15
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	b2da      	uxtb	r2, r3
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062fa:	0b9b      	lsrs	r3, r3, #14
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	f003 0301 	and.w	r3, r3, #1
 8006302:	b2da      	uxtb	r2, r3
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800630e:	0b5b      	lsrs	r3, r3, #13
 8006310:	b2db      	uxtb	r3, r3
 8006312:	f003 0301 	and.w	r3, r3, #1
 8006316:	b2da      	uxtb	r2, r3
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006322:	0b1b      	lsrs	r3, r3, #12
 8006324:	b2db      	uxtb	r3, r3
 8006326:	f003 0301 	and.w	r3, r3, #1
 800632a:	b2da      	uxtb	r2, r3
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006336:	0a9b      	lsrs	r3, r3, #10
 8006338:	b2db      	uxtb	r3, r3
 800633a:	f003 0303 	and.w	r3, r3, #3
 800633e:	b2da      	uxtb	r2, r3
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800634a:	0a1b      	lsrs	r3, r3, #8
 800634c:	b2db      	uxtb	r3, r3
 800634e:	f003 0303 	and.w	r3, r3, #3
 8006352:	b2da      	uxtb	r2, r3
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800635e:	085b      	lsrs	r3, r3, #1
 8006360:	b2db      	uxtb	r3, r3
 8006362:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006366:	b2da      	uxtb	r2, r3
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006376:	2300      	movs	r3, #0
}
 8006378:	4618      	mov	r0, r3
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr
 8006384:	004005ff 	.word	0x004005ff

08006388 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80063d2:	2300      	movs	r3, #0
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	370c      	adds	r7, #12
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80063e0:	b5b0      	push	{r4, r5, r7, lr}
 80063e2:	b08e      	sub	sp, #56	; 0x38
 80063e4:	af04      	add	r7, sp, #16
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80063ea:	2300      	movs	r3, #0
 80063ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2203      	movs	r2, #3
 80063f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063fc:	2b03      	cmp	r3, #3
 80063fe:	d02e      	beq.n	800645e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006406:	d106      	bne.n	8006416 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800640c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	639a      	str	r2, [r3, #56]	; 0x38
 8006414:	e029      	b.n	800646a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800641c:	d10a      	bne.n	8006434 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 fb28 	bl	8006a74 <SD_WideBus_Enable>
 8006424:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800642a:	6a3b      	ldr	r3, [r7, #32]
 800642c:	431a      	orrs	r2, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	639a      	str	r2, [r3, #56]	; 0x38
 8006432:	e01a      	b.n	800646a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d10a      	bne.n	8006450 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 fb65 	bl	8006b0a <SD_WideBus_Disable>
 8006440:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006446:	6a3b      	ldr	r3, [r7, #32]
 8006448:	431a      	orrs	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	639a      	str	r2, [r3, #56]	; 0x38
 800644e:	e00c      	b.n	800646a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006454:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	639a      	str	r2, [r3, #56]	; 0x38
 800645c:	e005      	b.n	800646a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006462:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00b      	beq.n	800648a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a26      	ldr	r2, [pc, #152]	; (8006510 <HAL_SD_ConfigWideBusOperation+0x130>)
 8006478:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2201      	movs	r2, #1
 800647e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006488:	e01f      	b.n	80064ca <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	695b      	ldr	r3, [r3, #20]
 80064a4:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681d      	ldr	r5, [r3, #0]
 80064b0:	466c      	mov	r4, sp
 80064b2:	f107 0314 	add.w	r3, r7, #20
 80064b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80064ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80064be:	f107 0308 	add.w	r3, r7, #8
 80064c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80064c4:	4628      	mov	r0, r5
 80064c6:	f000 fff9 	bl	80074bc <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80064d2:	4618      	mov	r0, r3
 80064d4:	f001 f8ce 	bl	8007674 <SDMMC_CmdBlockLength>
 80064d8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80064da:	6a3b      	ldr	r3, [r7, #32]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d00c      	beq.n	80064fa <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a0a      	ldr	r2, [pc, #40]	; (8006510 <HAL_SD_ConfigWideBusOperation+0x130>)
 80064e6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064ec:	6a3b      	ldr	r3, [r7, #32]
 80064ee:	431a      	orrs	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2201      	movs	r2, #1
 80064fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8006502:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006506:	4618      	mov	r0, r3
 8006508:	3728      	adds	r7, #40	; 0x28
 800650a:	46bd      	mov	sp, r7
 800650c:	bdb0      	pop	{r4, r5, r7, pc}
 800650e:	bf00      	nop
 8006510:	004005ff 	.word	0x004005ff

08006514 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b086      	sub	sp, #24
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800651c:	2300      	movs	r3, #0
 800651e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006520:	f107 030c 	add.w	r3, r7, #12
 8006524:	4619      	mov	r1, r3
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 fa7c 	bl	8006a24 <SD_SendStatus>
 800652c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d005      	beq.n	8006540 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	431a      	orrs	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	0a5b      	lsrs	r3, r3, #9
 8006544:	f003 030f 	and.w	r3, r3, #15
 8006548:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800654a:	693b      	ldr	r3, [r7, #16]
}
 800654c:	4618      	mov	r0, r3
 800654e:	3718      	adds	r7, #24
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006554:	b480      	push	{r7}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006560:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006570:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006572:	bf00      	nop
 8006574:	3714      	adds	r7, #20
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr

0800657e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b084      	sub	sp, #16
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006590:	2b82      	cmp	r3, #130	; 0x82
 8006592:	d111      	bne.n	80065b8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4618      	mov	r0, r3
 800659a:	f001 f915 	bl	80077c8 <SDMMC_CmdStopTransfer>
 800659e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d008      	beq.n	80065b8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	431a      	orrs	r2, r3
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80065b2:	68f8      	ldr	r0, [r7, #12]
 80065b4:	f7ff fd3a 	bl	800602c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f022 0208 	bic.w	r2, r2, #8
 80065c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f240 523a 	movw	r2, #1338	; 0x53a
 80065d0:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2201      	movs	r2, #1
 80065d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2200      	movs	r2, #0
 80065de:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80065e0:	68f8      	ldr	r0, [r7, #12]
 80065e2:	f001 fd85 	bl	80080f0 <HAL_SD_RxCpltCallback>
#endif
}
 80065e6:	bf00      	nop
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
	...

080065f0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b086      	sub	sp, #24
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f7fc fd9a 	bl	8003138 <HAL_DMA_GetError>
 8006604:	4603      	mov	r3, r0
 8006606:	2b02      	cmp	r3, #2
 8006608:	d03e      	beq.n	8006688 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006610:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006618:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d002      	beq.n	8006626 <SD_DMAError+0x36>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2b01      	cmp	r3, #1
 8006624:	d12d      	bne.n	8006682 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a19      	ldr	r2, [pc, #100]	; (8006690 <SD_DMAError+0xa0>)
 800662c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800663c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006642:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800664a:	6978      	ldr	r0, [r7, #20]
 800664c:	f7ff ff62 	bl	8006514 <HAL_SD_GetCardState>
 8006650:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	2b06      	cmp	r3, #6
 8006656:	d002      	beq.n	800665e <SD_DMAError+0x6e>
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	2b05      	cmp	r3, #5
 800665c:	d10a      	bne.n	8006674 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4618      	mov	r0, r3
 8006664:	f001 f8b0 	bl	80077c8 <SDMMC_CmdStopTransfer>
 8006668:	4602      	mov	r2, r0
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800666e:	431a      	orrs	r2, r3
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	2200      	movs	r2, #0
 8006680:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8006682:	6978      	ldr	r0, [r7, #20]
 8006684:	f7ff fcd2 	bl	800602c <HAL_SD_ErrorCallback>
#endif
  }
}
 8006688:	bf00      	nop
 800668a:	3718      	adds	r7, #24
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	004005ff 	.word	0x004005ff

08006694 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f240 523a 	movw	r2, #1338	; 0x53a
 80066aa:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f7ff ff31 	bl	8006514 <HAL_SD_GetCardState>
 80066b2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	2b06      	cmp	r3, #6
 80066c6:	d002      	beq.n	80066ce <SD_DMATxAbort+0x3a>
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	2b05      	cmp	r3, #5
 80066cc:	d10a      	bne.n	80066e4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f001 f878 	bl	80077c8 <SDMMC_CmdStopTransfer>
 80066d8:	4602      	mov	r2, r0
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066de:	431a      	orrs	r2, r3
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d103      	bne.n	80066f4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f001 fceb 	bl	80080c8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80066f2:	e002      	b.n	80066fa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f7ff fc99 	bl	800602c <HAL_SD_ErrorCallback>
}
 80066fa:	bf00      	nop
 80066fc:	3710      	adds	r7, #16
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8006702:	b580      	push	{r7, lr}
 8006704:	b084      	sub	sp, #16
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800670e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f240 523a 	movw	r2, #1338	; 0x53a
 8006718:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800671a:	68f8      	ldr	r0, [r7, #12]
 800671c:	f7ff fefa 	bl	8006514 <HAL_SD_GetCardState>
 8006720:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2201      	movs	r2, #1
 8006726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	2b06      	cmp	r3, #6
 8006734:	d002      	beq.n	800673c <SD_DMARxAbort+0x3a>
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	2b05      	cmp	r3, #5
 800673a:	d10a      	bne.n	8006752 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4618      	mov	r0, r3
 8006742:	f001 f841 	bl	80077c8 <SDMMC_CmdStopTransfer>
 8006746:	4602      	mov	r2, r0
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800674c:	431a      	orrs	r2, r3
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006756:	2b00      	cmp	r3, #0
 8006758:	d103      	bne.n	8006762 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f001 fcb4 	bl	80080c8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006760:	e002      	b.n	8006768 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f7ff fc62 	bl	800602c <HAL_SD_ErrorCallback>
}
 8006768:	bf00      	nop
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006770:	b5b0      	push	{r4, r5, r7, lr}
 8006772:	b094      	sub	sp, #80	; 0x50
 8006774:	af04      	add	r7, sp, #16
 8006776:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006778:	2301      	movs	r3, #1
 800677a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4618      	mov	r0, r3
 8006782:	f000 fef3 	bl	800756c <SDIO_GetPowerState>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d102      	bne.n	8006792 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800678c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006790:	e0b6      	b.n	8006900 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006796:	2b03      	cmp	r3, #3
 8006798:	d02f      	beq.n	80067fa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4618      	mov	r0, r3
 80067a0:	f001 f91c 	bl	80079dc <SDMMC_CmdSendCID>
 80067a4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80067a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d001      	beq.n	80067b0 <SD_InitCard+0x40>
    {
      return errorstate;
 80067ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067ae:	e0a7      	b.n	8006900 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2100      	movs	r1, #0
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 ff1d 	bl	80075f6 <SDIO_GetResponse>
 80067bc:	4602      	mov	r2, r0
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2104      	movs	r1, #4
 80067c8:	4618      	mov	r0, r3
 80067ca:	f000 ff14 	bl	80075f6 <SDIO_GetResponse>
 80067ce:	4602      	mov	r2, r0
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2108      	movs	r1, #8
 80067da:	4618      	mov	r0, r3
 80067dc:	f000 ff0b 	bl	80075f6 <SDIO_GetResponse>
 80067e0:	4602      	mov	r2, r0
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	210c      	movs	r1, #12
 80067ec:	4618      	mov	r0, r3
 80067ee:	f000 ff02 	bl	80075f6 <SDIO_GetResponse>
 80067f2:	4602      	mov	r2, r0
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067fe:	2b03      	cmp	r3, #3
 8006800:	d00d      	beq.n	800681e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f107 020e 	add.w	r2, r7, #14
 800680a:	4611      	mov	r1, r2
 800680c:	4618      	mov	r0, r3
 800680e:	f001 f922 	bl	8007a56 <SDMMC_CmdSetRelAdd>
 8006812:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006816:	2b00      	cmp	r3, #0
 8006818:	d001      	beq.n	800681e <SD_InitCard+0xae>
    {
      return errorstate;
 800681a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800681c:	e070      	b.n	8006900 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006822:	2b03      	cmp	r3, #3
 8006824:	d036      	beq.n	8006894 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006826:	89fb      	ldrh	r3, [r7, #14]
 8006828:	461a      	mov	r2, r3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006836:	041b      	lsls	r3, r3, #16
 8006838:	4619      	mov	r1, r3
 800683a:	4610      	mov	r0, r2
 800683c:	f001 f8ec 	bl	8007a18 <SDMMC_CmdSendCSD>
 8006840:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006842:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <SD_InitCard+0xdc>
    {
      return errorstate;
 8006848:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800684a:	e059      	b.n	8006900 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2100      	movs	r1, #0
 8006852:	4618      	mov	r0, r3
 8006854:	f000 fecf 	bl	80075f6 <SDIO_GetResponse>
 8006858:	4602      	mov	r2, r0
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2104      	movs	r1, #4
 8006864:	4618      	mov	r0, r3
 8006866:	f000 fec6 	bl	80075f6 <SDIO_GetResponse>
 800686a:	4602      	mov	r2, r0
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2108      	movs	r1, #8
 8006876:	4618      	mov	r0, r3
 8006878:	f000 febd 	bl	80075f6 <SDIO_GetResponse>
 800687c:	4602      	mov	r2, r0
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	210c      	movs	r1, #12
 8006888:	4618      	mov	r0, r3
 800688a:	f000 feb4 	bl	80075f6 <SDIO_GetResponse>
 800688e:	4602      	mov	r2, r0
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2104      	movs	r1, #4
 800689a:	4618      	mov	r0, r3
 800689c:	f000 feab 	bl	80075f6 <SDIO_GetResponse>
 80068a0:	4603      	mov	r3, r0
 80068a2:	0d1a      	lsrs	r2, r3, #20
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80068a8:	f107 0310 	add.w	r3, r7, #16
 80068ac:	4619      	mov	r1, r3
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f7ff fbc6 	bl	8006040 <HAL_SD_GetCardCSD>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d002      	beq.n	80068c0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80068ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80068be:	e01f      	b.n	8006900 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6819      	ldr	r1, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068c8:	041b      	lsls	r3, r3, #16
 80068ca:	461a      	mov	r2, r3
 80068cc:	f04f 0300 	mov.w	r3, #0
 80068d0:	4608      	mov	r0, r1
 80068d2:	f000 ff9b 	bl	800780c <SDMMC_CmdSelDesel>
 80068d6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80068d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d001      	beq.n	80068e2 <SD_InitCard+0x172>
  {
    return errorstate;
 80068de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068e0:	e00e      	b.n	8006900 <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681d      	ldr	r5, [r3, #0]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	466c      	mov	r4, sp
 80068ea:	f103 0210 	add.w	r2, r3, #16
 80068ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80068f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80068f4:	3304      	adds	r3, #4
 80068f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80068f8:	4628      	mov	r0, r5
 80068fa:	f000 fddf 	bl	80074bc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80068fe:	2300      	movs	r3, #0
}
 8006900:	4618      	mov	r0, r3
 8006902:	3740      	adds	r7, #64	; 0x40
 8006904:	46bd      	mov	sp, r7
 8006906:	bdb0      	pop	{r4, r5, r7, pc}

08006908 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b086      	sub	sp, #24
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006910:	2300      	movs	r3, #0
 8006912:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006914:	2300      	movs	r3, #0
 8006916:	617b      	str	r3, [r7, #20]
 8006918:	2300      	movs	r3, #0
 800691a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4618      	mov	r0, r3
 8006922:	f000 ff96 	bl	8007852 <SDMMC_CmdGoIdleState>
 8006926:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d001      	beq.n	8006932 <SD_PowerON+0x2a>
  {
    return errorstate;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	e072      	b.n	8006a18 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4618      	mov	r0, r3
 8006938:	f000 ffa9 	bl	800788e <SDMMC_CmdOperCond>
 800693c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00d      	beq.n	8006960 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4618      	mov	r0, r3
 8006950:	f000 ff7f 	bl	8007852 <SDMMC_CmdGoIdleState>
 8006954:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d004      	beq.n	8006966 <SD_PowerON+0x5e>
    {
      return errorstate;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	e05b      	b.n	8006a18 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800696a:	2b01      	cmp	r3, #1
 800696c:	d137      	bne.n	80069de <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2100      	movs	r1, #0
 8006974:	4618      	mov	r0, r3
 8006976:	f000 ffa9 	bl	80078cc <SDMMC_CmdAppCommand>
 800697a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d02d      	beq.n	80069de <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006982:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006986:	e047      	b.n	8006a18 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2100      	movs	r1, #0
 800698e:	4618      	mov	r0, r3
 8006990:	f000 ff9c 	bl	80078cc <SDMMC_CmdAppCommand>
 8006994:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d001      	beq.n	80069a0 <SD_PowerON+0x98>
    {
      return errorstate;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	e03b      	b.n	8006a18 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	491e      	ldr	r1, [pc, #120]	; (8006a20 <SD_PowerON+0x118>)
 80069a6:	4618      	mov	r0, r3
 80069a8:	f000 ffb2 	bl	8007910 <SDMMC_CmdAppOperCommand>
 80069ac:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d002      	beq.n	80069ba <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80069b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80069b8:	e02e      	b.n	8006a18 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2100      	movs	r1, #0
 80069c0:	4618      	mov	r0, r3
 80069c2:	f000 fe18 	bl	80075f6 <SDIO_GetResponse>
 80069c6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	0fdb      	lsrs	r3, r3, #31
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d101      	bne.n	80069d4 <SD_PowerON+0xcc>
 80069d0:	2301      	movs	r3, #1
 80069d2:	e000      	b.n	80069d6 <SD_PowerON+0xce>
 80069d4:	2300      	movs	r3, #0
 80069d6:	613b      	str	r3, [r7, #16]

    count++;
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	3301      	adds	r3, #1
 80069dc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d802      	bhi.n	80069ee <SD_PowerON+0xe6>
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d0cc      	beq.n	8006988 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d902      	bls.n	80069fe <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80069f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80069fc:	e00c      	b.n	8006a18 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d003      	beq.n	8006a10 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	645a      	str	r2, [r3, #68]	; 0x44
 8006a0e:	e002      	b.n	8006a16 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006a16:	2300      	movs	r3, #0
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	3718      	adds	r7, #24
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}
 8006a20:	c1100000 	.word	0xc1100000

08006a24 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d102      	bne.n	8006a3a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006a34:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006a38:	e018      	b.n	8006a6c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a42:	041b      	lsls	r3, r3, #16
 8006a44:	4619      	mov	r1, r3
 8006a46:	4610      	mov	r0, r2
 8006a48:	f001 f826 	bl	8007a98 <SDMMC_CmdSendStatus>
 8006a4c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d001      	beq.n	8006a58 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	e009      	b.n	8006a6c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2100      	movs	r1, #0
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f000 fdc9 	bl	80075f6 <SDIO_GetResponse>
 8006a64:	4602      	mov	r2, r0
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3710      	adds	r7, #16
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b086      	sub	sp, #24
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	60fb      	str	r3, [r7, #12]
 8006a80:	2300      	movs	r3, #0
 8006a82:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	2100      	movs	r1, #0
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f000 fdb3 	bl	80075f6 <SDIO_GetResponse>
 8006a90:	4603      	mov	r3, r0
 8006a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a96:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006a9a:	d102      	bne.n	8006aa2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006a9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006aa0:	e02f      	b.n	8006b02 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006aa2:	f107 030c 	add.w	r3, r7, #12
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 f879 	bl	8006ba0 <SD_FindSCR>
 8006aae:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d001      	beq.n	8006aba <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	e023      	b.n	8006b02 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d01c      	beq.n	8006afe <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006acc:	041b      	lsls	r3, r3, #16
 8006ace:	4619      	mov	r1, r3
 8006ad0:	4610      	mov	r0, r2
 8006ad2:	f000 fefb 	bl	80078cc <SDMMC_CmdAppCommand>
 8006ad6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d001      	beq.n	8006ae2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	e00f      	b.n	8006b02 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2102      	movs	r1, #2
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f000 ff34 	bl	8007956 <SDMMC_CmdBusWidth>
 8006aee:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d001      	beq.n	8006afa <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	e003      	b.n	8006b02 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006afa:	2300      	movs	r3, #0
 8006afc:	e001      	b.n	8006b02 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006afe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3718      	adds	r7, #24
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}

08006b0a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b086      	sub	sp, #24
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006b12:	2300      	movs	r3, #0
 8006b14:	60fb      	str	r3, [r7, #12]
 8006b16:	2300      	movs	r3, #0
 8006b18:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2100      	movs	r1, #0
 8006b20:	4618      	mov	r0, r3
 8006b22:	f000 fd68 	bl	80075f6 <SDIO_GetResponse>
 8006b26:	4603      	mov	r3, r0
 8006b28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006b30:	d102      	bne.n	8006b38 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006b32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006b36:	e02f      	b.n	8006b98 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006b38:	f107 030c 	add.w	r3, r7, #12
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 f82e 	bl	8006ba0 <SD_FindSCR>
 8006b44:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d001      	beq.n	8006b50 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	e023      	b.n	8006b98 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d01c      	beq.n	8006b94 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b62:	041b      	lsls	r3, r3, #16
 8006b64:	4619      	mov	r1, r3
 8006b66:	4610      	mov	r0, r2
 8006b68:	f000 feb0 	bl	80078cc <SDMMC_CmdAppCommand>
 8006b6c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d001      	beq.n	8006b78 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	e00f      	b.n	8006b98 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2100      	movs	r1, #0
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f000 fee9 	bl	8007956 <SDMMC_CmdBusWidth>
 8006b84:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d001      	beq.n	8006b90 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	e003      	b.n	8006b98 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006b90:	2300      	movs	r3, #0
 8006b92:	e001      	b.n	8006b98 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006b94:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3718      	adds	r7, #24
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006ba0:	b590      	push	{r4, r7, lr}
 8006ba2:	b08f      	sub	sp, #60	; 0x3c
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006baa:	f7fb fe73 	bl	8002894 <HAL_GetTick>
 8006bae:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	60bb      	str	r3, [r7, #8]
 8006bb8:	2300      	movs	r3, #0
 8006bba:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2108      	movs	r1, #8
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f000 fd54 	bl	8007674 <SDMMC_CmdBlockLength>
 8006bcc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d001      	beq.n	8006bd8 <SD_FindSCR+0x38>
  {
    return errorstate;
 8006bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd6:	e0b2      	b.n	8006d3e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006be0:	041b      	lsls	r3, r3, #16
 8006be2:	4619      	mov	r1, r3
 8006be4:	4610      	mov	r0, r2
 8006be6:	f000 fe71 	bl	80078cc <SDMMC_CmdAppCommand>
 8006bea:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d001      	beq.n	8006bf6 <SD_FindSCR+0x56>
  {
    return errorstate;
 8006bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf4:	e0a3      	b.n	8006d3e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8006bfa:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006bfc:	2308      	movs	r3, #8
 8006bfe:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8006c00:	2330      	movs	r3, #48	; 0x30
 8006c02:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006c04:	2302      	movs	r3, #2
 8006c06:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f107 0210 	add.w	r2, r7, #16
 8006c18:	4611      	mov	r1, r2
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f000 fcfe 	bl	800761c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f000 feb8 	bl	800799a <SDMMC_CmdSendSCR>
 8006c2a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d02a      	beq.n	8006c88 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8006c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c34:	e083      	b.n	8006d3e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d00f      	beq.n	8006c64 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6819      	ldr	r1, [r3, #0]
 8006c48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	f107 0208 	add.w	r2, r7, #8
 8006c50:	18d4      	adds	r4, r2, r3
 8006c52:	4608      	mov	r0, r1
 8006c54:	f000 fc5d 	bl	8007512 <SDIO_ReadFIFO>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	6023      	str	r3, [r4, #0]
      index++;
 8006c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c5e:	3301      	adds	r3, #1
 8006c60:	637b      	str	r3, [r7, #52]	; 0x34
 8006c62:	e006      	b.n	8006c72 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d012      	beq.n	8006c98 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006c72:	f7fb fe0f 	bl	8002894 <HAL_GetTick>
 8006c76:	4602      	mov	r2, r0
 8006c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7a:	1ad3      	subs	r3, r2, r3
 8006c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c80:	d102      	bne.n	8006c88 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006c82:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006c86:	e05a      	b.n	8006d3e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c8e:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d0cf      	beq.n	8006c36 <SD_FindSCR+0x96>
 8006c96:	e000      	b.n	8006c9a <SD_FindSCR+0xfa>
      break;
 8006c98:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ca0:	f003 0308 	and.w	r3, r3, #8
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d005      	beq.n	8006cb4 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	2208      	movs	r2, #8
 8006cae:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006cb0:	2308      	movs	r3, #8
 8006cb2:	e044      	b.n	8006d3e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cba:	f003 0302 	and.w	r3, r3, #2
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d005      	beq.n	8006cce <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2202      	movs	r2, #2
 8006cc8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006cca:	2302      	movs	r3, #2
 8006ccc:	e037      	b.n	8006d3e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cd4:	f003 0320 	and.w	r3, r3, #32
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d005      	beq.n	8006ce8 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2220      	movs	r2, #32
 8006ce2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006ce4:	2320      	movs	r3, #32
 8006ce6:	e02a      	b.n	8006d3e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f240 523a 	movw	r2, #1338	; 0x53a
 8006cf0:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	061a      	lsls	r2, r3, #24
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	021b      	lsls	r3, r3, #8
 8006cfa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006cfe:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	0a1b      	lsrs	r3, r3, #8
 8006d04:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006d08:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	0e1b      	lsrs	r3, r3, #24
 8006d0e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d12:	601a      	str	r2, [r3, #0]
    scr++;
 8006d14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d16:	3304      	adds	r3, #4
 8006d18:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	061a      	lsls	r2, r3, #24
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	021b      	lsls	r3, r3, #8
 8006d22:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006d26:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	0a1b      	lsrs	r3, r3, #8
 8006d2c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006d30:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	0e1b      	lsrs	r3, r3, #24
 8006d36:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d3a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	373c      	adds	r7, #60	; 0x3c
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd90      	pop	{r4, r7, pc}

08006d46 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006d46:	b580      	push	{r7, lr}
 8006d48:	b086      	sub	sp, #24
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d52:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d58:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d03f      	beq.n	8006de0 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8006d60:	2300      	movs	r3, #0
 8006d62:	617b      	str	r3, [r7, #20]
 8006d64:	e033      	b.n	8006dce <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f000 fbd1 	bl	8007512 <SDIO_ReadFIFO>
 8006d70:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	b2da      	uxtb	r2, r3
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	3b01      	subs	r3, #1
 8006d84:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	0a1b      	lsrs	r3, r3, #8
 8006d8a:	b2da      	uxtb	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	3301      	adds	r3, #1
 8006d94:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	0c1b      	lsrs	r3, r3, #16
 8006da0:	b2da      	uxtb	r2, r3
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	3301      	adds	r3, #1
 8006daa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	3b01      	subs	r3, #1
 8006db0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	0e1b      	lsrs	r3, r3, #24
 8006db6:	b2da      	uxtb	r2, r3
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	3b01      	subs	r3, #1
 8006dc6:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	3301      	adds	r3, #1
 8006dcc:	617b      	str	r3, [r7, #20]
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	2b07      	cmp	r3, #7
 8006dd2:	d9c8      	bls.n	8006d66 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8006de0:	bf00      	nop
 8006de2:	3718      	adds	r7, #24
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6a1b      	ldr	r3, [r3, #32]
 8006df4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfa:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d043      	beq.n	8006e8a <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8006e02:	2300      	movs	r3, #0
 8006e04:	617b      	str	r3, [r7, #20]
 8006e06:	e037      	b.n	8006e78 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	3301      	adds	r3, #1
 8006e12:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	3b01      	subs	r3, #1
 8006e18:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	021a      	lsls	r2, r3, #8
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	3301      	adds	r3, #1
 8006e2a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	3b01      	subs	r3, #1
 8006e30:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	041a      	lsls	r2, r3, #16
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	3301      	adds	r3, #1
 8006e42:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	3b01      	subs	r3, #1
 8006e48:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	781b      	ldrb	r3, [r3, #0]
 8006e4e:	061a      	lsls	r2, r3, #24
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	4313      	orrs	r3, r2
 8006e54:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	3301      	adds	r3, #1
 8006e5a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f107 0208 	add.w	r2, r7, #8
 8006e6a:	4611      	mov	r1, r2
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f000 fb5d 	bl	800752c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	3301      	adds	r3, #1
 8006e76:	617b      	str	r3, [r7, #20]
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	2b07      	cmp	r3, #7
 8006e7c:	d9c4      	bls.n	8006e08 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8006e8a:	bf00      	nop
 8006e8c:	3718      	adds	r7, #24
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}

08006e92 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e92:	b580      	push	{r7, lr}
 8006e94:	b082      	sub	sp, #8
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d101      	bne.n	8006ea4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	e03f      	b.n	8006f24 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d106      	bne.n	8006ebe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f7fb fafd 	bl	80024b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2224      	movs	r2, #36	; 0x24
 8006ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68da      	ldr	r2, [r3, #12]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ed4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f928 	bl	800712c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	691a      	ldr	r2, [r3, #16]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006eea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	695a      	ldr	r2, [r3, #20]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006efa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68da      	ldr	r2, [r3, #12]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f0a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2220      	movs	r2, #32
 8006f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2220      	movs	r2, #32
 8006f1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006f22:	2300      	movs	r3, #0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3708      	adds	r7, #8
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b08a      	sub	sp, #40	; 0x28
 8006f30:	af02      	add	r7, sp, #8
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	603b      	str	r3, [r7, #0]
 8006f38:	4613      	mov	r3, r2
 8006f3a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	2b20      	cmp	r3, #32
 8006f4a:	d17c      	bne.n	8007046 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d002      	beq.n	8006f58 <HAL_UART_Transmit+0x2c>
 8006f52:	88fb      	ldrh	r3, [r7, #6]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d101      	bne.n	8006f5c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e075      	b.n	8007048 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d101      	bne.n	8006f6a <HAL_UART_Transmit+0x3e>
 8006f66:	2302      	movs	r3, #2
 8006f68:	e06e      	b.n	8007048 <HAL_UART_Transmit+0x11c>
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2200      	movs	r2, #0
 8006f76:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2221      	movs	r2, #33	; 0x21
 8006f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f80:	f7fb fc88 	bl	8002894 <HAL_GetTick>
 8006f84:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	88fa      	ldrh	r2, [r7, #6]
 8006f8a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	88fa      	ldrh	r2, [r7, #6]
 8006f90:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f9a:	d108      	bne.n	8006fae <HAL_UART_Transmit+0x82>
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	691b      	ldr	r3, [r3, #16]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d104      	bne.n	8006fae <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	61bb      	str	r3, [r7, #24]
 8006fac:	e003      	b.n	8006fb6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006fbe:	e02a      	b.n	8007016 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	9300      	str	r3, [sp, #0]
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	2180      	movs	r1, #128	; 0x80
 8006fca:	68f8      	ldr	r0, [r7, #12]
 8006fcc:	f000 f840 	bl	8007050 <UART_WaitOnFlagUntilTimeout>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d001      	beq.n	8006fda <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006fd6:	2303      	movs	r3, #3
 8006fd8:	e036      	b.n	8007048 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006fda:	69fb      	ldr	r3, [r7, #28]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d10b      	bne.n	8006ff8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	881b      	ldrh	r3, [r3, #0]
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fee:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	3302      	adds	r3, #2
 8006ff4:	61bb      	str	r3, [r7, #24]
 8006ff6:	e007      	b.n	8007008 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	781a      	ldrb	r2, [r3, #0]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	3301      	adds	r3, #1
 8007006:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800700c:	b29b      	uxth	r3, r3
 800700e:	3b01      	subs	r3, #1
 8007010:	b29a      	uxth	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800701a:	b29b      	uxth	r3, r3
 800701c:	2b00      	cmp	r3, #0
 800701e:	d1cf      	bne.n	8006fc0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	9300      	str	r3, [sp, #0]
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	2200      	movs	r2, #0
 8007028:	2140      	movs	r1, #64	; 0x40
 800702a:	68f8      	ldr	r0, [r7, #12]
 800702c:	f000 f810 	bl	8007050 <UART_WaitOnFlagUntilTimeout>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007036:	2303      	movs	r3, #3
 8007038:	e006      	b.n	8007048 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2220      	movs	r2, #32
 800703e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007042:	2300      	movs	r3, #0
 8007044:	e000      	b.n	8007048 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007046:	2302      	movs	r3, #2
  }
}
 8007048:	4618      	mov	r0, r3
 800704a:	3720      	adds	r7, #32
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b090      	sub	sp, #64	; 0x40
 8007054:	af00      	add	r7, sp, #0
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	603b      	str	r3, [r7, #0]
 800705c:	4613      	mov	r3, r2
 800705e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007060:	e050      	b.n	8007104 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007062:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007068:	d04c      	beq.n	8007104 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800706a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800706c:	2b00      	cmp	r3, #0
 800706e:	d007      	beq.n	8007080 <UART_WaitOnFlagUntilTimeout+0x30>
 8007070:	f7fb fc10 	bl	8002894 <HAL_GetTick>
 8007074:	4602      	mov	r2, r0
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	1ad3      	subs	r3, r2, r3
 800707a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800707c:	429a      	cmp	r2, r3
 800707e:	d241      	bcs.n	8007104 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	330c      	adds	r3, #12
 8007086:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800708a:	e853 3f00 	ldrex	r3, [r3]
 800708e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007092:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007096:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	330c      	adds	r3, #12
 800709e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80070a0:	637a      	str	r2, [r7, #52]	; 0x34
 80070a2:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80070a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80070a8:	e841 2300 	strex	r3, r2, [r1]
 80070ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80070ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d1e5      	bne.n	8007080 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	3314      	adds	r3, #20
 80070ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	e853 3f00 	ldrex	r3, [r3]
 80070c2:	613b      	str	r3, [r7, #16]
   return(result);
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	f023 0301 	bic.w	r3, r3, #1
 80070ca:	63bb      	str	r3, [r7, #56]	; 0x38
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	3314      	adds	r3, #20
 80070d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070d4:	623a      	str	r2, [r7, #32]
 80070d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d8:	69f9      	ldr	r1, [r7, #28]
 80070da:	6a3a      	ldr	r2, [r7, #32]
 80070dc:	e841 2300 	strex	r3, r2, [r1]
 80070e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d1e5      	bne.n	80070b4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2220      	movs	r2, #32
 80070ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2220      	movs	r2, #32
 80070f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2200      	movs	r2, #0
 80070fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007100:	2303      	movs	r3, #3
 8007102:	e00f      	b.n	8007124 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	4013      	ands	r3, r2
 800710e:	68ba      	ldr	r2, [r7, #8]
 8007110:	429a      	cmp	r2, r3
 8007112:	bf0c      	ite	eq
 8007114:	2301      	moveq	r3, #1
 8007116:	2300      	movne	r3, #0
 8007118:	b2db      	uxtb	r3, r3
 800711a:	461a      	mov	r2, r3
 800711c:	79fb      	ldrb	r3, [r7, #7]
 800711e:	429a      	cmp	r2, r3
 8007120:	d09f      	beq.n	8007062 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007122:	2300      	movs	r3, #0
}
 8007124:	4618      	mov	r0, r3
 8007126:	3740      	adds	r7, #64	; 0x40
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800712c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007130:	b09f      	sub	sp, #124	; 0x7c
 8007132:	af00      	add	r7, sp, #0
 8007134:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	691b      	ldr	r3, [r3, #16]
 800713c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007140:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007142:	68d9      	ldr	r1, [r3, #12]
 8007144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	ea40 0301 	orr.w	r3, r0, r1
 800714c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800714e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007150:	689a      	ldr	r2, [r3, #8]
 8007152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007154:	691b      	ldr	r3, [r3, #16]
 8007156:	431a      	orrs	r2, r3
 8007158:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800715a:	695b      	ldr	r3, [r3, #20]
 800715c:	431a      	orrs	r2, r3
 800715e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007160:	69db      	ldr	r3, [r3, #28]
 8007162:	4313      	orrs	r3, r2
 8007164:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68db      	ldr	r3, [r3, #12]
 800716c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007170:	f021 010c 	bic.w	r1, r1, #12
 8007174:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800717a:	430b      	orrs	r3, r1
 800717c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800717e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	695b      	ldr	r3, [r3, #20]
 8007184:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007188:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800718a:	6999      	ldr	r1, [r3, #24]
 800718c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	ea40 0301 	orr.w	r3, r0, r1
 8007194:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007196:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	4bc5      	ldr	r3, [pc, #788]	; (80074b0 <UART_SetConfig+0x384>)
 800719c:	429a      	cmp	r2, r3
 800719e:	d004      	beq.n	80071aa <UART_SetConfig+0x7e>
 80071a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	4bc3      	ldr	r3, [pc, #780]	; (80074b4 <UART_SetConfig+0x388>)
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d103      	bne.n	80071b2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80071aa:	f7fe f83f 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 80071ae:	6778      	str	r0, [r7, #116]	; 0x74
 80071b0:	e002      	b.n	80071b8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80071b2:	f7fe f827 	bl	8005204 <HAL_RCC_GetPCLK1Freq>
 80071b6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071ba:	69db      	ldr	r3, [r3, #28]
 80071bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071c0:	f040 80b6 	bne.w	8007330 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80071c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071c6:	461c      	mov	r4, r3
 80071c8:	f04f 0500 	mov.w	r5, #0
 80071cc:	4622      	mov	r2, r4
 80071ce:	462b      	mov	r3, r5
 80071d0:	1891      	adds	r1, r2, r2
 80071d2:	6439      	str	r1, [r7, #64]	; 0x40
 80071d4:	415b      	adcs	r3, r3
 80071d6:	647b      	str	r3, [r7, #68]	; 0x44
 80071d8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80071dc:	1912      	adds	r2, r2, r4
 80071de:	eb45 0303 	adc.w	r3, r5, r3
 80071e2:	f04f 0000 	mov.w	r0, #0
 80071e6:	f04f 0100 	mov.w	r1, #0
 80071ea:	00d9      	lsls	r1, r3, #3
 80071ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80071f0:	00d0      	lsls	r0, r2, #3
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	1911      	adds	r1, r2, r4
 80071f8:	6639      	str	r1, [r7, #96]	; 0x60
 80071fa:	416b      	adcs	r3, r5
 80071fc:	667b      	str	r3, [r7, #100]	; 0x64
 80071fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	461a      	mov	r2, r3
 8007204:	f04f 0300 	mov.w	r3, #0
 8007208:	1891      	adds	r1, r2, r2
 800720a:	63b9      	str	r1, [r7, #56]	; 0x38
 800720c:	415b      	adcs	r3, r3
 800720e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007210:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007214:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007218:	f7f9 f832 	bl	8000280 <__aeabi_uldivmod>
 800721c:	4602      	mov	r2, r0
 800721e:	460b      	mov	r3, r1
 8007220:	4ba5      	ldr	r3, [pc, #660]	; (80074b8 <UART_SetConfig+0x38c>)
 8007222:	fba3 2302 	umull	r2, r3, r3, r2
 8007226:	095b      	lsrs	r3, r3, #5
 8007228:	011e      	lsls	r6, r3, #4
 800722a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800722c:	461c      	mov	r4, r3
 800722e:	f04f 0500 	mov.w	r5, #0
 8007232:	4622      	mov	r2, r4
 8007234:	462b      	mov	r3, r5
 8007236:	1891      	adds	r1, r2, r2
 8007238:	6339      	str	r1, [r7, #48]	; 0x30
 800723a:	415b      	adcs	r3, r3
 800723c:	637b      	str	r3, [r7, #52]	; 0x34
 800723e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007242:	1912      	adds	r2, r2, r4
 8007244:	eb45 0303 	adc.w	r3, r5, r3
 8007248:	f04f 0000 	mov.w	r0, #0
 800724c:	f04f 0100 	mov.w	r1, #0
 8007250:	00d9      	lsls	r1, r3, #3
 8007252:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007256:	00d0      	lsls	r0, r2, #3
 8007258:	4602      	mov	r2, r0
 800725a:	460b      	mov	r3, r1
 800725c:	1911      	adds	r1, r2, r4
 800725e:	65b9      	str	r1, [r7, #88]	; 0x58
 8007260:	416b      	adcs	r3, r5
 8007262:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007264:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	461a      	mov	r2, r3
 800726a:	f04f 0300 	mov.w	r3, #0
 800726e:	1891      	adds	r1, r2, r2
 8007270:	62b9      	str	r1, [r7, #40]	; 0x28
 8007272:	415b      	adcs	r3, r3
 8007274:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007276:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800727a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800727e:	f7f8 ffff 	bl	8000280 <__aeabi_uldivmod>
 8007282:	4602      	mov	r2, r0
 8007284:	460b      	mov	r3, r1
 8007286:	4b8c      	ldr	r3, [pc, #560]	; (80074b8 <UART_SetConfig+0x38c>)
 8007288:	fba3 1302 	umull	r1, r3, r3, r2
 800728c:	095b      	lsrs	r3, r3, #5
 800728e:	2164      	movs	r1, #100	; 0x64
 8007290:	fb01 f303 	mul.w	r3, r1, r3
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	00db      	lsls	r3, r3, #3
 8007298:	3332      	adds	r3, #50	; 0x32
 800729a:	4a87      	ldr	r2, [pc, #540]	; (80074b8 <UART_SetConfig+0x38c>)
 800729c:	fba2 2303 	umull	r2, r3, r2, r3
 80072a0:	095b      	lsrs	r3, r3, #5
 80072a2:	005b      	lsls	r3, r3, #1
 80072a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80072a8:	441e      	add	r6, r3
 80072aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072ac:	4618      	mov	r0, r3
 80072ae:	f04f 0100 	mov.w	r1, #0
 80072b2:	4602      	mov	r2, r0
 80072b4:	460b      	mov	r3, r1
 80072b6:	1894      	adds	r4, r2, r2
 80072b8:	623c      	str	r4, [r7, #32]
 80072ba:	415b      	adcs	r3, r3
 80072bc:	627b      	str	r3, [r7, #36]	; 0x24
 80072be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072c2:	1812      	adds	r2, r2, r0
 80072c4:	eb41 0303 	adc.w	r3, r1, r3
 80072c8:	f04f 0400 	mov.w	r4, #0
 80072cc:	f04f 0500 	mov.w	r5, #0
 80072d0:	00dd      	lsls	r5, r3, #3
 80072d2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80072d6:	00d4      	lsls	r4, r2, #3
 80072d8:	4622      	mov	r2, r4
 80072da:	462b      	mov	r3, r5
 80072dc:	1814      	adds	r4, r2, r0
 80072de:	653c      	str	r4, [r7, #80]	; 0x50
 80072e0:	414b      	adcs	r3, r1
 80072e2:	657b      	str	r3, [r7, #84]	; 0x54
 80072e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	461a      	mov	r2, r3
 80072ea:	f04f 0300 	mov.w	r3, #0
 80072ee:	1891      	adds	r1, r2, r2
 80072f0:	61b9      	str	r1, [r7, #24]
 80072f2:	415b      	adcs	r3, r3
 80072f4:	61fb      	str	r3, [r7, #28]
 80072f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80072fa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80072fe:	f7f8 ffbf 	bl	8000280 <__aeabi_uldivmod>
 8007302:	4602      	mov	r2, r0
 8007304:	460b      	mov	r3, r1
 8007306:	4b6c      	ldr	r3, [pc, #432]	; (80074b8 <UART_SetConfig+0x38c>)
 8007308:	fba3 1302 	umull	r1, r3, r3, r2
 800730c:	095b      	lsrs	r3, r3, #5
 800730e:	2164      	movs	r1, #100	; 0x64
 8007310:	fb01 f303 	mul.w	r3, r1, r3
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	00db      	lsls	r3, r3, #3
 8007318:	3332      	adds	r3, #50	; 0x32
 800731a:	4a67      	ldr	r2, [pc, #412]	; (80074b8 <UART_SetConfig+0x38c>)
 800731c:	fba2 2303 	umull	r2, r3, r2, r3
 8007320:	095b      	lsrs	r3, r3, #5
 8007322:	f003 0207 	and.w	r2, r3, #7
 8007326:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4432      	add	r2, r6
 800732c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800732e:	e0b9      	b.n	80074a4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007330:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007332:	461c      	mov	r4, r3
 8007334:	f04f 0500 	mov.w	r5, #0
 8007338:	4622      	mov	r2, r4
 800733a:	462b      	mov	r3, r5
 800733c:	1891      	adds	r1, r2, r2
 800733e:	6139      	str	r1, [r7, #16]
 8007340:	415b      	adcs	r3, r3
 8007342:	617b      	str	r3, [r7, #20]
 8007344:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007348:	1912      	adds	r2, r2, r4
 800734a:	eb45 0303 	adc.w	r3, r5, r3
 800734e:	f04f 0000 	mov.w	r0, #0
 8007352:	f04f 0100 	mov.w	r1, #0
 8007356:	00d9      	lsls	r1, r3, #3
 8007358:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800735c:	00d0      	lsls	r0, r2, #3
 800735e:	4602      	mov	r2, r0
 8007360:	460b      	mov	r3, r1
 8007362:	eb12 0804 	adds.w	r8, r2, r4
 8007366:	eb43 0905 	adc.w	r9, r3, r5
 800736a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	4618      	mov	r0, r3
 8007370:	f04f 0100 	mov.w	r1, #0
 8007374:	f04f 0200 	mov.w	r2, #0
 8007378:	f04f 0300 	mov.w	r3, #0
 800737c:	008b      	lsls	r3, r1, #2
 800737e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007382:	0082      	lsls	r2, r0, #2
 8007384:	4640      	mov	r0, r8
 8007386:	4649      	mov	r1, r9
 8007388:	f7f8 ff7a 	bl	8000280 <__aeabi_uldivmod>
 800738c:	4602      	mov	r2, r0
 800738e:	460b      	mov	r3, r1
 8007390:	4b49      	ldr	r3, [pc, #292]	; (80074b8 <UART_SetConfig+0x38c>)
 8007392:	fba3 2302 	umull	r2, r3, r3, r2
 8007396:	095b      	lsrs	r3, r3, #5
 8007398:	011e      	lsls	r6, r3, #4
 800739a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800739c:	4618      	mov	r0, r3
 800739e:	f04f 0100 	mov.w	r1, #0
 80073a2:	4602      	mov	r2, r0
 80073a4:	460b      	mov	r3, r1
 80073a6:	1894      	adds	r4, r2, r2
 80073a8:	60bc      	str	r4, [r7, #8]
 80073aa:	415b      	adcs	r3, r3
 80073ac:	60fb      	str	r3, [r7, #12]
 80073ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80073b2:	1812      	adds	r2, r2, r0
 80073b4:	eb41 0303 	adc.w	r3, r1, r3
 80073b8:	f04f 0400 	mov.w	r4, #0
 80073bc:	f04f 0500 	mov.w	r5, #0
 80073c0:	00dd      	lsls	r5, r3, #3
 80073c2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80073c6:	00d4      	lsls	r4, r2, #3
 80073c8:	4622      	mov	r2, r4
 80073ca:	462b      	mov	r3, r5
 80073cc:	1814      	adds	r4, r2, r0
 80073ce:	64bc      	str	r4, [r7, #72]	; 0x48
 80073d0:	414b      	adcs	r3, r1
 80073d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	4618      	mov	r0, r3
 80073da:	f04f 0100 	mov.w	r1, #0
 80073de:	f04f 0200 	mov.w	r2, #0
 80073e2:	f04f 0300 	mov.w	r3, #0
 80073e6:	008b      	lsls	r3, r1, #2
 80073e8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80073ec:	0082      	lsls	r2, r0, #2
 80073ee:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80073f2:	f7f8 ff45 	bl	8000280 <__aeabi_uldivmod>
 80073f6:	4602      	mov	r2, r0
 80073f8:	460b      	mov	r3, r1
 80073fa:	4b2f      	ldr	r3, [pc, #188]	; (80074b8 <UART_SetConfig+0x38c>)
 80073fc:	fba3 1302 	umull	r1, r3, r3, r2
 8007400:	095b      	lsrs	r3, r3, #5
 8007402:	2164      	movs	r1, #100	; 0x64
 8007404:	fb01 f303 	mul.w	r3, r1, r3
 8007408:	1ad3      	subs	r3, r2, r3
 800740a:	011b      	lsls	r3, r3, #4
 800740c:	3332      	adds	r3, #50	; 0x32
 800740e:	4a2a      	ldr	r2, [pc, #168]	; (80074b8 <UART_SetConfig+0x38c>)
 8007410:	fba2 2303 	umull	r2, r3, r2, r3
 8007414:	095b      	lsrs	r3, r3, #5
 8007416:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800741a:	441e      	add	r6, r3
 800741c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800741e:	4618      	mov	r0, r3
 8007420:	f04f 0100 	mov.w	r1, #0
 8007424:	4602      	mov	r2, r0
 8007426:	460b      	mov	r3, r1
 8007428:	1894      	adds	r4, r2, r2
 800742a:	603c      	str	r4, [r7, #0]
 800742c:	415b      	adcs	r3, r3
 800742e:	607b      	str	r3, [r7, #4]
 8007430:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007434:	1812      	adds	r2, r2, r0
 8007436:	eb41 0303 	adc.w	r3, r1, r3
 800743a:	f04f 0400 	mov.w	r4, #0
 800743e:	f04f 0500 	mov.w	r5, #0
 8007442:	00dd      	lsls	r5, r3, #3
 8007444:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007448:	00d4      	lsls	r4, r2, #3
 800744a:	4622      	mov	r2, r4
 800744c:	462b      	mov	r3, r5
 800744e:	eb12 0a00 	adds.w	sl, r2, r0
 8007452:	eb43 0b01 	adc.w	fp, r3, r1
 8007456:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	4618      	mov	r0, r3
 800745c:	f04f 0100 	mov.w	r1, #0
 8007460:	f04f 0200 	mov.w	r2, #0
 8007464:	f04f 0300 	mov.w	r3, #0
 8007468:	008b      	lsls	r3, r1, #2
 800746a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800746e:	0082      	lsls	r2, r0, #2
 8007470:	4650      	mov	r0, sl
 8007472:	4659      	mov	r1, fp
 8007474:	f7f8 ff04 	bl	8000280 <__aeabi_uldivmod>
 8007478:	4602      	mov	r2, r0
 800747a:	460b      	mov	r3, r1
 800747c:	4b0e      	ldr	r3, [pc, #56]	; (80074b8 <UART_SetConfig+0x38c>)
 800747e:	fba3 1302 	umull	r1, r3, r3, r2
 8007482:	095b      	lsrs	r3, r3, #5
 8007484:	2164      	movs	r1, #100	; 0x64
 8007486:	fb01 f303 	mul.w	r3, r1, r3
 800748a:	1ad3      	subs	r3, r2, r3
 800748c:	011b      	lsls	r3, r3, #4
 800748e:	3332      	adds	r3, #50	; 0x32
 8007490:	4a09      	ldr	r2, [pc, #36]	; (80074b8 <UART_SetConfig+0x38c>)
 8007492:	fba2 2303 	umull	r2, r3, r2, r3
 8007496:	095b      	lsrs	r3, r3, #5
 8007498:	f003 020f 	and.w	r2, r3, #15
 800749c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4432      	add	r2, r6
 80074a2:	609a      	str	r2, [r3, #8]
}
 80074a4:	bf00      	nop
 80074a6:	377c      	adds	r7, #124	; 0x7c
 80074a8:	46bd      	mov	sp, r7
 80074aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ae:	bf00      	nop
 80074b0:	40011000 	.word	0x40011000
 80074b4:	40011400 	.word	0x40011400
 80074b8:	51eb851f 	.word	0x51eb851f

080074bc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80074bc:	b084      	sub	sp, #16
 80074be:	b480      	push	{r7}
 80074c0:	b085      	sub	sp, #20
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
 80074c6:	f107 001c 	add.w	r0, r7, #28
 80074ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80074ce:	2300      	movs	r3, #0
 80074d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80074d2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80074d4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80074d6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80074d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80074da:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80074dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80074de:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80074e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80074e2:	431a      	orrs	r2, r3
             Init.ClockDiv
 80074e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80074e6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80074e8:	68fa      	ldr	r2, [r7, #12]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80074f6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	431a      	orrs	r2, r3
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	3714      	adds	r7, #20
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	b004      	add	sp, #16
 8007510:	4770      	bx	lr

08007512 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007512:	b480      	push	{r7}
 8007514:	b083      	sub	sp, #12
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8007520:	4618      	mov	r0, r3
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800752c:	b480      	push	{r7}
 800752e:	b083      	sub	sp, #12
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	370c      	adds	r7, #12
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800754e:	b580      	push	{r7, lr}
 8007550:	b082      	sub	sp, #8
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2203      	movs	r2, #3
 800755a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800755c:	2002      	movs	r0, #2
 800755e:	f7fb f9a5 	bl	80028ac <HAL_Delay>
  
  return HAL_OK;
 8007562:	2300      	movs	r3, #0
}
 8007564:	4618      	mov	r0, r3
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0303 	and.w	r3, r3, #3
}
 800757c:	4618      	mov	r0, r3
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007588:	b480      	push	{r7}
 800758a:	b085      	sub	sp, #20
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007592:	2300      	movs	r3, #0
 8007594:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80075a6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80075ac:	431a      	orrs	r2, r3
                       Command->CPSM);
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80075b2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80075b4:	68fa      	ldr	r2, [r7, #12]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	68db      	ldr	r3, [r3, #12]
 80075be:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80075c2:	f023 030f 	bic.w	r3, r3, #15
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	431a      	orrs	r2, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80075ce:	2300      	movs	r3, #0
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3714      	adds	r7, #20
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr

080075dc <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	691b      	ldr	r3, [r3, #16]
 80075e8:	b2db      	uxtb	r3, r3
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	370c      	adds	r7, #12
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr

080075f6 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80075f6:	b480      	push	{r7}
 80075f8:	b085      	sub	sp, #20
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
 80075fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	3314      	adds	r3, #20
 8007604:	461a      	mov	r2, r3
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	4413      	add	r3, r2
 800760a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
}  
 8007610:	4618      	mov	r0, r3
 8007612:	3714      	adds	r7, #20
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800761c:	b480      	push	{r7}
 800761e:	b085      	sub	sp, #20
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007626:	2300      	movs	r3, #0
 8007628:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	685a      	ldr	r2, [r3, #4]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007642:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007648:	431a      	orrs	r2, r3
                       Data->DPSM);
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800764e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	4313      	orrs	r3, r2
 8007654:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800765a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	431a      	orrs	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007666:	2300      	movs	r3, #0

}
 8007668:	4618      	mov	r0, r3
 800766a:	3714      	adds	r7, #20
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b088      	sub	sp, #32
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007682:	2310      	movs	r3, #16
 8007684:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007686:	2340      	movs	r3, #64	; 0x40
 8007688:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800768a:	2300      	movs	r3, #0
 800768c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800768e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007692:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007694:	f107 0308 	add.w	r3, r7, #8
 8007698:	4619      	mov	r1, r3
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f7ff ff74 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80076a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80076a4:	2110      	movs	r1, #16
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 fa44 	bl	8007b34 <SDMMC_GetCmdResp1>
 80076ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076ae:	69fb      	ldr	r3, [r7, #28]
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3720      	adds	r7, #32
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b088      	sub	sp, #32
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80076c6:	2311      	movs	r3, #17
 80076c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076ca:	2340      	movs	r3, #64	; 0x40
 80076cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076ce:	2300      	movs	r3, #0
 80076d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076d8:	f107 0308 	add.w	r3, r7, #8
 80076dc:	4619      	mov	r1, r3
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f7ff ff52 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80076e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80076e8:	2111      	movs	r1, #17
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 fa22 	bl	8007b34 <SDMMC_GetCmdResp1>
 80076f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076f2:	69fb      	ldr	r3, [r7, #28]
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3720      	adds	r7, #32
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}

080076fc <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b088      	sub	sp, #32
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800770a:	2312      	movs	r3, #18
 800770c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800770e:	2340      	movs	r3, #64	; 0x40
 8007710:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007712:	2300      	movs	r3, #0
 8007714:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007716:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800771a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800771c:	f107 0308 	add.w	r3, r7, #8
 8007720:	4619      	mov	r1, r3
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f7ff ff30 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007728:	f241 3288 	movw	r2, #5000	; 0x1388
 800772c:	2112      	movs	r1, #18
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f000 fa00 	bl	8007b34 <SDMMC_GetCmdResp1>
 8007734:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007736:	69fb      	ldr	r3, [r7, #28]
}
 8007738:	4618      	mov	r0, r3
 800773a:	3720      	adds	r7, #32
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b088      	sub	sp, #32
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800774e:	2318      	movs	r3, #24
 8007750:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007752:	2340      	movs	r3, #64	; 0x40
 8007754:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007756:	2300      	movs	r3, #0
 8007758:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800775a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800775e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007760:	f107 0308 	add.w	r3, r7, #8
 8007764:	4619      	mov	r1, r3
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f7ff ff0e 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800776c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007770:	2118      	movs	r1, #24
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f000 f9de 	bl	8007b34 <SDMMC_GetCmdResp1>
 8007778:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800777a:	69fb      	ldr	r3, [r7, #28]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3720      	adds	r7, #32
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b088      	sub	sp, #32
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007792:	2319      	movs	r3, #25
 8007794:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007796:	2340      	movs	r3, #64	; 0x40
 8007798:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800779a:	2300      	movs	r3, #0
 800779c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800779e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077a4:	f107 0308 	add.w	r3, r7, #8
 80077a8:	4619      	mov	r1, r3
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f7ff feec 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80077b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80077b4:	2119      	movs	r1, #25
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 f9bc 	bl	8007b34 <SDMMC_GetCmdResp1>
 80077bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077be:	69fb      	ldr	r3, [r7, #28]
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3720      	adds	r7, #32
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b088      	sub	sp, #32
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80077d0:	2300      	movs	r3, #0
 80077d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80077d4:	230c      	movs	r3, #12
 80077d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077d8:	2340      	movs	r3, #64	; 0x40
 80077da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077dc:	2300      	movs	r3, #0
 80077de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077e6:	f107 0308 	add.w	r3, r7, #8
 80077ea:	4619      	mov	r1, r3
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7ff fecb 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80077f2:	4a05      	ldr	r2, [pc, #20]	; (8007808 <SDMMC_CmdStopTransfer+0x40>)
 80077f4:	210c      	movs	r1, #12
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 f99c 	bl	8007b34 <SDMMC_GetCmdResp1>
 80077fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077fe:	69fb      	ldr	r3, [r7, #28]
}
 8007800:	4618      	mov	r0, r3
 8007802:	3720      	adds	r7, #32
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	05f5e100 	.word	0x05f5e100

0800780c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b08a      	sub	sp, #40	; 0x28
 8007810:	af00      	add	r7, sp, #0
 8007812:	60f8      	str	r0, [r7, #12]
 8007814:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800781c:	2307      	movs	r3, #7
 800781e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007820:	2340      	movs	r3, #64	; 0x40
 8007822:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007824:	2300      	movs	r3, #0
 8007826:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007828:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800782c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800782e:	f107 0310 	add.w	r3, r7, #16
 8007832:	4619      	mov	r1, r3
 8007834:	68f8      	ldr	r0, [r7, #12]
 8007836:	f7ff fea7 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800783a:	f241 3288 	movw	r2, #5000	; 0x1388
 800783e:	2107      	movs	r1, #7
 8007840:	68f8      	ldr	r0, [r7, #12]
 8007842:	f000 f977 	bl	8007b34 <SDMMC_GetCmdResp1>
 8007846:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8007848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800784a:	4618      	mov	r0, r3
 800784c:	3728      	adds	r7, #40	; 0x28
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007852:	b580      	push	{r7, lr}
 8007854:	b088      	sub	sp, #32
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800785a:	2300      	movs	r3, #0
 800785c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800785e:	2300      	movs	r3, #0
 8007860:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007862:	2300      	movs	r3, #0
 8007864:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007866:	2300      	movs	r3, #0
 8007868:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800786a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800786e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007870:	f107 0308 	add.w	r3, r7, #8
 8007874:	4619      	mov	r1, r3
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f7ff fe86 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 f92d 	bl	8007adc <SDMMC_GetCmdError>
 8007882:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007884:	69fb      	ldr	r3, [r7, #28]
}
 8007886:	4618      	mov	r0, r3
 8007888:	3720      	adds	r7, #32
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}

0800788e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800788e:	b580      	push	{r7, lr}
 8007890:	b088      	sub	sp, #32
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007896:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800789a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800789c:	2308      	movs	r3, #8
 800789e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078a0:	2340      	movs	r3, #64	; 0x40
 80078a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078a4:	2300      	movs	r3, #0
 80078a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078ae:	f107 0308 	add.w	r3, r7, #8
 80078b2:	4619      	mov	r1, r3
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f7ff fe67 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 fb24 	bl	8007f08 <SDMMC_GetCmdResp7>
 80078c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078c2:	69fb      	ldr	r3, [r7, #28]
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3720      	adds	r7, #32
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b088      	sub	sp, #32
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
 80078d4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80078da:	2337      	movs	r3, #55	; 0x37
 80078dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078de:	2340      	movs	r3, #64	; 0x40
 80078e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078e2:	2300      	movs	r3, #0
 80078e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078ec:	f107 0308 	add.w	r3, r7, #8
 80078f0:	4619      	mov	r1, r3
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f7ff fe48 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80078f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80078fc:	2137      	movs	r1, #55	; 0x37
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 f918 	bl	8007b34 <SDMMC_GetCmdResp1>
 8007904:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007906:	69fb      	ldr	r3, [r7, #28]
}
 8007908:	4618      	mov	r0, r3
 800790a:	3720      	adds	r7, #32
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b088      	sub	sp, #32
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007920:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007924:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007926:	2329      	movs	r3, #41	; 0x29
 8007928:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800792a:	2340      	movs	r3, #64	; 0x40
 800792c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800792e:	2300      	movs	r3, #0
 8007930:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007932:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007936:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007938:	f107 0308 	add.w	r3, r7, #8
 800793c:	4619      	mov	r1, r3
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f7ff fe22 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f000 fa2b 	bl	8007da0 <SDMMC_GetCmdResp3>
 800794a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800794c:	69fb      	ldr	r3, [r7, #28]
}
 800794e:	4618      	mov	r0, r3
 8007950:	3720      	adds	r7, #32
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}

08007956 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b088      	sub	sp, #32
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
 800795e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007964:	2306      	movs	r3, #6
 8007966:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007968:	2340      	movs	r3, #64	; 0x40
 800796a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800796c:	2300      	movs	r3, #0
 800796e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007970:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007974:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007976:	f107 0308 	add.w	r3, r7, #8
 800797a:	4619      	mov	r1, r3
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f7ff fe03 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007982:	f241 3288 	movw	r2, #5000	; 0x1388
 8007986:	2106      	movs	r1, #6
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f000 f8d3 	bl	8007b34 <SDMMC_GetCmdResp1>
 800798e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007990:	69fb      	ldr	r3, [r7, #28]
}
 8007992:	4618      	mov	r0, r3
 8007994:	3720      	adds	r7, #32
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}

0800799a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800799a:	b580      	push	{r7, lr}
 800799c:	b088      	sub	sp, #32
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80079a2:	2300      	movs	r3, #0
 80079a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80079a6:	2333      	movs	r3, #51	; 0x33
 80079a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079aa:	2340      	movs	r3, #64	; 0x40
 80079ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079ae:	2300      	movs	r3, #0
 80079b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079b8:	f107 0308 	add.w	r3, r7, #8
 80079bc:	4619      	mov	r1, r3
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f7ff fde2 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80079c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80079c8:	2133      	movs	r1, #51	; 0x33
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 f8b2 	bl	8007b34 <SDMMC_GetCmdResp1>
 80079d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079d2:	69fb      	ldr	r3, [r7, #28]
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3720      	adds	r7, #32
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}

080079dc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b088      	sub	sp, #32
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80079e4:	2300      	movs	r3, #0
 80079e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80079e8:	2302      	movs	r3, #2
 80079ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80079ec:	23c0      	movs	r3, #192	; 0xc0
 80079ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079f0:	2300      	movs	r3, #0
 80079f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079fa:	f107 0308 	add.w	r3, r7, #8
 80079fe:	4619      	mov	r1, r3
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f7ff fdc1 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 f982 	bl	8007d10 <SDMMC_GetCmdResp2>
 8007a0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a0e:	69fb      	ldr	r3, [r7, #28]
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3720      	adds	r7, #32
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b088      	sub	sp, #32
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007a26:	2309      	movs	r3, #9
 8007a28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007a2a:	23c0      	movs	r3, #192	; 0xc0
 8007a2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a38:	f107 0308 	add.w	r3, r7, #8
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7ff fda2 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 f963 	bl	8007d10 <SDMMC_GetCmdResp2>
 8007a4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a4c:	69fb      	ldr	r3, [r7, #28]
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3720      	adds	r7, #32
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}

08007a56 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007a56:	b580      	push	{r7, lr}
 8007a58:	b088      	sub	sp, #32
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
 8007a5e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007a60:	2300      	movs	r3, #0
 8007a62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007a64:	2303      	movs	r3, #3
 8007a66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a68:	2340      	movs	r3, #64	; 0x40
 8007a6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a74:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a76:	f107 0308 	add.w	r3, r7, #8
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f7ff fd83 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007a82:	683a      	ldr	r2, [r7, #0]
 8007a84:	2103      	movs	r1, #3
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f000 f9c8 	bl	8007e1c <SDMMC_GetCmdResp6>
 8007a8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a8e:	69fb      	ldr	r3, [r7, #28]
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3720      	adds	r7, #32
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b088      	sub	sp, #32
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007aa6:	230d      	movs	r3, #13
 8007aa8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007aaa:	2340      	movs	r3, #64	; 0x40
 8007aac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007ab2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ab6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007ab8:	f107 0308 	add.w	r3, r7, #8
 8007abc:	4619      	mov	r1, r3
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f7ff fd62 	bl	8007588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007ac4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ac8:	210d      	movs	r1, #13
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 f832 	bl	8007b34 <SDMMC_GetCmdResp1>
 8007ad0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ad2:	69fb      	ldr	r3, [r7, #28]
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3720      	adds	r7, #32
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b085      	sub	sp, #20
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ae4:	4b11      	ldr	r3, [pc, #68]	; (8007b2c <SDMMC_GetCmdError+0x50>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a11      	ldr	r2, [pc, #68]	; (8007b30 <SDMMC_GetCmdError+0x54>)
 8007aea:	fba2 2303 	umull	r2, r3, r2, r3
 8007aee:	0a5b      	lsrs	r3, r3, #9
 8007af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007af4:	fb02 f303 	mul.w	r3, r2, r3
 8007af8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	1e5a      	subs	r2, r3, #1
 8007afe:	60fa      	str	r2, [r7, #12]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d102      	bne.n	8007b0a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007b08:	e009      	b.n	8007b1e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d0f1      	beq.n	8007afa <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	22c5      	movs	r2, #197	; 0xc5
 8007b1a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007b1c:	2300      	movs	r3, #0
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3714      	adds	r7, #20
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr
 8007b2a:	bf00      	nop
 8007b2c:	20000088 	.word	0x20000088
 8007b30:	10624dd3 	.word	0x10624dd3

08007b34 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b088      	sub	sp, #32
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	607a      	str	r2, [r7, #4]
 8007b40:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007b42:	4b70      	ldr	r3, [pc, #448]	; (8007d04 <SDMMC_GetCmdResp1+0x1d0>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a70      	ldr	r2, [pc, #448]	; (8007d08 <SDMMC_GetCmdResp1+0x1d4>)
 8007b48:	fba2 2303 	umull	r2, r3, r2, r3
 8007b4c:	0a5a      	lsrs	r2, r3, #9
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	fb02 f303 	mul.w	r3, r2, r3
 8007b54:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	1e5a      	subs	r2, r3, #1
 8007b5a:	61fa      	str	r2, [r7, #28]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d102      	bne.n	8007b66 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b60:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007b64:	e0c9      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b6a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d0ef      	beq.n	8007b56 <SDMMC_GetCmdResp1+0x22>
 8007b76:	69bb      	ldr	r3, [r7, #24]
 8007b78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d1ea      	bne.n	8007b56 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b84:	f003 0304 	and.w	r3, r3, #4
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d004      	beq.n	8007b96 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2204      	movs	r2, #4
 8007b90:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007b92:	2304      	movs	r3, #4
 8007b94:	e0b1      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b9a:	f003 0301 	and.w	r3, r3, #1
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d004      	beq.n	8007bac <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e0a6      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	22c5      	movs	r2, #197	; 0xc5
 8007bb0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007bb2:	68f8      	ldr	r0, [r7, #12]
 8007bb4:	f7ff fd12 	bl	80075dc <SDIO_GetCommandResponse>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	461a      	mov	r2, r3
 8007bbc:	7afb      	ldrb	r3, [r7, #11]
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d001      	beq.n	8007bc6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e099      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007bc6:	2100      	movs	r1, #0
 8007bc8:	68f8      	ldr	r0, [r7, #12]
 8007bca:	f7ff fd14 	bl	80075f6 <SDIO_GetResponse>
 8007bce:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007bd0:	697a      	ldr	r2, [r7, #20]
 8007bd2:	4b4e      	ldr	r3, [pc, #312]	; (8007d0c <SDMMC_GetCmdResp1+0x1d8>)
 8007bd4:	4013      	ands	r3, r2
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d101      	bne.n	8007bde <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	e08d      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	da02      	bge.n	8007bea <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007be4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007be8:	e087      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d001      	beq.n	8007bf8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007bf4:	2340      	movs	r3, #64	; 0x40
 8007bf6:	e080      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d001      	beq.n	8007c06 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007c02:	2380      	movs	r3, #128	; 0x80
 8007c04:	e079      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d002      	beq.n	8007c16 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007c10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c14:	e071      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d002      	beq.n	8007c26 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007c20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c24:	e069      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d002      	beq.n	8007c36 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007c30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c34:	e061      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d002      	beq.n	8007c46 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007c40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007c44:	e059      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d002      	beq.n	8007c56 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007c50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c54:	e051      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d002      	beq.n	8007c66 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007c60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007c64:	e049      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d002      	beq.n	8007c76 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007c70:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007c74:	e041      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d002      	beq.n	8007c86 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007c80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c84:	e039      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d002      	beq.n	8007c96 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007c90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007c94:	e031      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007ca0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007ca4:	e029      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d002      	beq.n	8007cb6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007cb0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007cb4:	e021      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d002      	beq.n	8007cc6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007cc0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cc4:	e019      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d002      	beq.n	8007cd6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007cd0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007cd4:	e011      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d002      	beq.n	8007ce6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007ce0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007ce4:	e009      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	f003 0308 	and.w	r3, r3, #8
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d002      	beq.n	8007cf6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007cf0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007cf4:	e001      	b.n	8007cfa <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007cf6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3720      	adds	r7, #32
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	20000088 	.word	0x20000088
 8007d08:	10624dd3 	.word	0x10624dd3
 8007d0c:	fdffe008 	.word	0xfdffe008

08007d10 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b085      	sub	sp, #20
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d18:	4b1f      	ldr	r3, [pc, #124]	; (8007d98 <SDMMC_GetCmdResp2+0x88>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a1f      	ldr	r2, [pc, #124]	; (8007d9c <SDMMC_GetCmdResp2+0x8c>)
 8007d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d22:	0a5b      	lsrs	r3, r3, #9
 8007d24:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d28:	fb02 f303 	mul.w	r3, r2, r3
 8007d2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	1e5a      	subs	r2, r3, #1
 8007d32:	60fa      	str	r2, [r7, #12]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d102      	bne.n	8007d3e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d38:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007d3c:	e026      	b.n	8007d8c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d42:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d0ef      	beq.n	8007d2e <SDMMC_GetCmdResp2+0x1e>
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1ea      	bne.n	8007d2e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d5c:	f003 0304 	and.w	r3, r3, #4
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d004      	beq.n	8007d6e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2204      	movs	r2, #4
 8007d68:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d6a:	2304      	movs	r3, #4
 8007d6c:	e00e      	b.n	8007d8c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d72:	f003 0301 	and.w	r3, r3, #1
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d004      	beq.n	8007d84 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d80:	2301      	movs	r3, #1
 8007d82:	e003      	b.n	8007d8c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	22c5      	movs	r2, #197	; 0xc5
 8007d88:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007d8a:	2300      	movs	r3, #0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3714      	adds	r7, #20
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr
 8007d98:	20000088 	.word	0x20000088
 8007d9c:	10624dd3 	.word	0x10624dd3

08007da0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b085      	sub	sp, #20
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007da8:	4b1a      	ldr	r3, [pc, #104]	; (8007e14 <SDMMC_GetCmdResp3+0x74>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a1a      	ldr	r2, [pc, #104]	; (8007e18 <SDMMC_GetCmdResp3+0x78>)
 8007dae:	fba2 2303 	umull	r2, r3, r2, r3
 8007db2:	0a5b      	lsrs	r3, r3, #9
 8007db4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007db8:	fb02 f303 	mul.w	r3, r2, r3
 8007dbc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	1e5a      	subs	r2, r3, #1
 8007dc2:	60fa      	str	r2, [r7, #12]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d102      	bne.n	8007dce <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007dc8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007dcc:	e01b      	b.n	8007e06 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dd2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d0ef      	beq.n	8007dbe <SDMMC_GetCmdResp3+0x1e>
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d1ea      	bne.n	8007dbe <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dec:	f003 0304 	and.w	r3, r3, #4
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d004      	beq.n	8007dfe <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2204      	movs	r2, #4
 8007df8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007dfa:	2304      	movs	r3, #4
 8007dfc:	e003      	b.n	8007e06 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	22c5      	movs	r2, #197	; 0xc5
 8007e02:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007e04:	2300      	movs	r3, #0
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3714      	adds	r7, #20
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	20000088 	.word	0x20000088
 8007e18:	10624dd3 	.word	0x10624dd3

08007e1c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b088      	sub	sp, #32
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	460b      	mov	r3, r1
 8007e26:	607a      	str	r2, [r7, #4]
 8007e28:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007e2a:	4b35      	ldr	r3, [pc, #212]	; (8007f00 <SDMMC_GetCmdResp6+0xe4>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a35      	ldr	r2, [pc, #212]	; (8007f04 <SDMMC_GetCmdResp6+0xe8>)
 8007e30:	fba2 2303 	umull	r2, r3, r2, r3
 8007e34:	0a5b      	lsrs	r3, r3, #9
 8007e36:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e3a:	fb02 f303 	mul.w	r3, r2, r3
 8007e3e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	1e5a      	subs	r2, r3, #1
 8007e44:	61fa      	str	r2, [r7, #28]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d102      	bne.n	8007e50 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007e4a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e4e:	e052      	b.n	8007ef6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e54:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d0ef      	beq.n	8007e40 <SDMMC_GetCmdResp6+0x24>
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d1ea      	bne.n	8007e40 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e6e:	f003 0304 	and.w	r3, r3, #4
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d004      	beq.n	8007e80 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2204      	movs	r2, #4
 8007e7a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007e7c:	2304      	movs	r3, #4
 8007e7e:	e03a      	b.n	8007ef6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e84:	f003 0301 	and.w	r3, r3, #1
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d004      	beq.n	8007e96 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2201      	movs	r2, #1
 8007e90:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e92:	2301      	movs	r3, #1
 8007e94:	e02f      	b.n	8007ef6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f7ff fba0 	bl	80075dc <SDIO_GetCommandResponse>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	461a      	mov	r2, r3
 8007ea0:	7afb      	ldrb	r3, [r7, #11]
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d001      	beq.n	8007eaa <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e025      	b.n	8007ef6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	22c5      	movs	r2, #197	; 0xc5
 8007eae:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007eb0:	2100      	movs	r1, #0
 8007eb2:	68f8      	ldr	r0, [r7, #12]
 8007eb4:	f7ff fb9f 	bl	80075f6 <SDIO_GetResponse>
 8007eb8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d106      	bne.n	8007ed2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	0c1b      	lsrs	r3, r3, #16
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	e011      	b.n	8007ef6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d002      	beq.n	8007ee2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007edc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007ee0:	e009      	b.n	8007ef6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d002      	beq.n	8007ef2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007eec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ef0:	e001      	b.n	8007ef6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007ef2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3720      	adds	r7, #32
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	20000088 	.word	0x20000088
 8007f04:	10624dd3 	.word	0x10624dd3

08007f08 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007f10:	4b22      	ldr	r3, [pc, #136]	; (8007f9c <SDMMC_GetCmdResp7+0x94>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a22      	ldr	r2, [pc, #136]	; (8007fa0 <SDMMC_GetCmdResp7+0x98>)
 8007f16:	fba2 2303 	umull	r2, r3, r2, r3
 8007f1a:	0a5b      	lsrs	r3, r3, #9
 8007f1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f20:	fb02 f303 	mul.w	r3, r2, r3
 8007f24:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	1e5a      	subs	r2, r3, #1
 8007f2a:	60fa      	str	r2, [r7, #12]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d102      	bne.n	8007f36 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007f30:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007f34:	e02c      	b.n	8007f90 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f3a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d0ef      	beq.n	8007f26 <SDMMC_GetCmdResp7+0x1e>
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d1ea      	bne.n	8007f26 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f54:	f003 0304 	and.w	r3, r3, #4
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d004      	beq.n	8007f66 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2204      	movs	r2, #4
 8007f60:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007f62:	2304      	movs	r3, #4
 8007f64:	e014      	b.n	8007f90 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f6a:	f003 0301 	and.w	r3, r3, #1
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d004      	beq.n	8007f7c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2201      	movs	r2, #1
 8007f76:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e009      	b.n	8007f90 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d002      	beq.n	8007f8e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2240      	movs	r2, #64	; 0x40
 8007f8c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007f8e:	2300      	movs	r3, #0
  
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3714      	adds	r7, #20
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr
 8007f9c:	20000088 	.word	0x20000088
 8007fa0:	10624dd3 	.word	0x10624dd3

08007fa4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007fa8:	4904      	ldr	r1, [pc, #16]	; (8007fbc <MX_FATFS_Init+0x18>)
 8007faa:	4805      	ldr	r0, [pc, #20]	; (8007fc0 <MX_FATFS_Init+0x1c>)
 8007fac:	f004 f880 	bl	800c0b0 <FATFS_LinkDriver>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	4b03      	ldr	r3, [pc, #12]	; (8007fc4 <MX_FATFS_Init+0x20>)
 8007fb6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007fb8:	bf00      	nop
 8007fba:	bd80      	pop	{r7, pc}
 8007fbc:	20015c50 	.word	0x20015c50
 8007fc0:	0800d82c 	.word	0x0800d82c
 8007fc4:	20015c4c 	.word	0x20015c4c

08007fc8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007fcc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007fe2:	f000 f896 	bl	8008112 <BSP_SD_IsDetected>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d001      	beq.n	8007ff0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	e012      	b.n	8008016 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007ff0:	480b      	ldr	r0, [pc, #44]	; (8008020 <BSP_SD_Init+0x48>)
 8007ff2:	f7fd fc1f 	bl	8005834 <HAL_SD_Init>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8007ffa:	79fb      	ldrb	r3, [r7, #7]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d109      	bne.n	8008014 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8008000:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008004:	4806      	ldr	r0, [pc, #24]	; (8008020 <BSP_SD_Init+0x48>)
 8008006:	f7fe f9eb 	bl	80063e0 <HAL_SD_ConfigWideBusOperation>
 800800a:	4603      	mov	r3, r0
 800800c:	2b00      	cmp	r3, #0
 800800e:	d001      	beq.n	8008014 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8008014:	79fb      	ldrb	r3, [r7, #7]
}
 8008016:	4618      	mov	r0, r3
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop
 8008020:	20000718 	.word	0x20000718

08008024 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b086      	sub	sp, #24
 8008028:	af00      	add	r7, sp, #0
 800802a:	60f8      	str	r0, [r7, #12]
 800802c:	60b9      	str	r1, [r7, #8]
 800802e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008030:	2300      	movs	r3, #0
 8008032:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	68ba      	ldr	r2, [r7, #8]
 8008038:	68f9      	ldr	r1, [r7, #12]
 800803a:	4806      	ldr	r0, [pc, #24]	; (8008054 <BSP_SD_ReadBlocks_DMA+0x30>)
 800803c:	f7fd fca8 	bl	8005990 <HAL_SD_ReadBlocks_DMA>
 8008040:	4603      	mov	r3, r0
 8008042:	2b00      	cmp	r3, #0
 8008044:	d001      	beq.n	800804a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8008046:	2301      	movs	r3, #1
 8008048:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800804a:	7dfb      	ldrb	r3, [r7, #23]
}
 800804c:	4618      	mov	r0, r3
 800804e:	3718      	adds	r7, #24
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}
 8008054:	20000718 	.word	0x20000718

08008058 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b086      	sub	sp, #24
 800805c:	af00      	add	r7, sp, #0
 800805e:	60f8      	str	r0, [r7, #12]
 8008060:	60b9      	str	r1, [r7, #8]
 8008062:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008064:	2300      	movs	r3, #0
 8008066:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	68ba      	ldr	r2, [r7, #8]
 800806c:	68f9      	ldr	r1, [r7, #12]
 800806e:	4806      	ldr	r0, [pc, #24]	; (8008088 <BSP_SD_WriteBlocks_DMA+0x30>)
 8008070:	f7fd fd70 	bl	8005b54 <HAL_SD_WriteBlocks_DMA>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d001      	beq.n	800807e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800807a:	2301      	movs	r3, #1
 800807c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800807e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008080:	4618      	mov	r0, r3
 8008082:	3718      	adds	r7, #24
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	20000718 	.word	0x20000718

0800808c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008090:	4805      	ldr	r0, [pc, #20]	; (80080a8 <BSP_SD_GetCardState+0x1c>)
 8008092:	f7fe fa3f 	bl	8006514 <HAL_SD_GetCardState>
 8008096:	4603      	mov	r3, r0
 8008098:	2b04      	cmp	r3, #4
 800809a:	bf14      	ite	ne
 800809c:	2301      	movne	r3, #1
 800809e:	2300      	moveq	r3, #0
 80080a0:	b2db      	uxtb	r3, r3
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	20000718 	.word	0x20000718

080080ac <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b082      	sub	sp, #8
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80080b4:	6879      	ldr	r1, [r7, #4]
 80080b6:	4803      	ldr	r0, [pc, #12]	; (80080c4 <BSP_SD_GetCardInfo+0x18>)
 80080b8:	f7fe f966 	bl	8006388 <HAL_SD_GetCardInfo>
}
 80080bc:	bf00      	nop
 80080be:	3708      	adds	r7, #8
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}
 80080c4:	20000718 	.word	0x20000718

080080c8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80080d0:	f000 f818 	bl	8008104 <BSP_SD_AbortCallback>
}
 80080d4:	bf00      	nop
 80080d6:	3708      	adds	r7, #8
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b082      	sub	sp, #8
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80080e4:	f000 f98c 	bl	8008400 <BSP_SD_WriteCpltCallback>
}
 80080e8:	bf00      	nop
 80080ea:	3708      	adds	r7, #8
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b082      	sub	sp, #8
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80080f8:	f000 f98e 	bl	8008418 <BSP_SD_ReadCpltCallback>
}
 80080fc:	bf00      	nop
 80080fe:	3708      	adds	r7, #8
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}

08008104 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8008104:	b480      	push	{r7}
 8008106:	af00      	add	r7, sp, #0

}
 8008108:	bf00      	nop
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr

08008112 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008112:	b480      	push	{r7}
 8008114:	b083      	sub	sp, #12
 8008116:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008118:	2301      	movs	r3, #1
 800811a:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800811c:	79fb      	ldrb	r3, [r7, #7]
 800811e:	b2db      	uxtb	r3, r3
}
 8008120:	4618      	mov	r0, r3
 8008122:	370c      	adds	r7, #12
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr

0800812c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8008134:	f7fa fbae 	bl	8002894 <HAL_GetTick>
 8008138:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800813a:	e006      	b.n	800814a <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800813c:	f7ff ffa6 	bl	800808c <BSP_SD_GetCardState>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d101      	bne.n	800814a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8008146:	2300      	movs	r3, #0
 8008148:	e009      	b.n	800815e <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800814a:	f7fa fba3 	bl	8002894 <HAL_GetTick>
 800814e:	4602      	mov	r2, r0
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	1ad3      	subs	r3, r2, r3
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	429a      	cmp	r2, r3
 8008158:	d8f0      	bhi.n	800813c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800815a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800815e:	4618      	mov	r0, r3
 8008160:	3710      	adds	r7, #16
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}
	...

08008168 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b082      	sub	sp, #8
 800816c:	af00      	add	r7, sp, #0
 800816e:	4603      	mov	r3, r0
 8008170:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8008172:	4b0b      	ldr	r3, [pc, #44]	; (80081a0 <SD_CheckStatus+0x38>)
 8008174:	2201      	movs	r2, #1
 8008176:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8008178:	f7ff ff88 	bl	800808c <BSP_SD_GetCardState>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d107      	bne.n	8008192 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8008182:	4b07      	ldr	r3, [pc, #28]	; (80081a0 <SD_CheckStatus+0x38>)
 8008184:	781b      	ldrb	r3, [r3, #0]
 8008186:	b2db      	uxtb	r3, r3
 8008188:	f023 0301 	bic.w	r3, r3, #1
 800818c:	b2da      	uxtb	r2, r3
 800818e:	4b04      	ldr	r3, [pc, #16]	; (80081a0 <SD_CheckStatus+0x38>)
 8008190:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8008192:	4b03      	ldr	r3, [pc, #12]	; (80081a0 <SD_CheckStatus+0x38>)
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	b2db      	uxtb	r3, r3
}
 8008198:	4618      	mov	r0, r3
 800819a:	3708      	adds	r7, #8
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	20000091 	.word	0x20000091

080081a4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b082      	sub	sp, #8
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	4603      	mov	r3, r0
 80081ac:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80081ae:	f7ff ff13 	bl	8007fd8 <BSP_SD_Init>
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d107      	bne.n	80081c8 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80081b8:	79fb      	ldrb	r3, [r7, #7]
 80081ba:	4618      	mov	r0, r3
 80081bc:	f7ff ffd4 	bl	8008168 <SD_CheckStatus>
 80081c0:	4603      	mov	r3, r0
 80081c2:	461a      	mov	r2, r3
 80081c4:	4b04      	ldr	r3, [pc, #16]	; (80081d8 <SD_initialize+0x34>)
 80081c6:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80081c8:	4b03      	ldr	r3, [pc, #12]	; (80081d8 <SD_initialize+0x34>)
 80081ca:	781b      	ldrb	r3, [r3, #0]
 80081cc:	b2db      	uxtb	r3, r3
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3708      	adds	r7, #8
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop
 80081d8:	20000091 	.word	0x20000091

080081dc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b082      	sub	sp, #8
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	4603      	mov	r3, r0
 80081e4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80081e6:	79fb      	ldrb	r3, [r7, #7]
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7ff ffbd 	bl	8008168 <SD_CheckStatus>
 80081ee:	4603      	mov	r3, r0
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	3708      	adds	r7, #8
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}

080081f8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b086      	sub	sp, #24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60b9      	str	r1, [r7, #8]
 8008200:	607a      	str	r2, [r7, #4]
 8008202:	603b      	str	r3, [r7, #0]
 8008204:	4603      	mov	r3, r0
 8008206:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800820c:	f247 5030 	movw	r0, #30000	; 0x7530
 8008210:	f7ff ff8c 	bl	800812c <SD_CheckStatusWithTimeout>
 8008214:	4603      	mov	r3, r0
 8008216:	2b00      	cmp	r3, #0
 8008218:	da01      	bge.n	800821e <SD_read+0x26>
  {
    return res;
 800821a:	7dfb      	ldrb	r3, [r7, #23]
 800821c:	e03b      	b.n	8008296 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800821e:	683a      	ldr	r2, [r7, #0]
 8008220:	6879      	ldr	r1, [r7, #4]
 8008222:	68b8      	ldr	r0, [r7, #8]
 8008224:	f7ff fefe 	bl	8008024 <BSP_SD_ReadBlocks_DMA>
 8008228:	4603      	mov	r3, r0
 800822a:	2b00      	cmp	r3, #0
 800822c:	d132      	bne.n	8008294 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800822e:	4b1c      	ldr	r3, [pc, #112]	; (80082a0 <SD_read+0xa8>)
 8008230:	2200      	movs	r2, #0
 8008232:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8008234:	f7fa fb2e 	bl	8002894 <HAL_GetTick>
 8008238:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800823a:	bf00      	nop
 800823c:	4b18      	ldr	r3, [pc, #96]	; (80082a0 <SD_read+0xa8>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d108      	bne.n	8008256 <SD_read+0x5e>
 8008244:	f7fa fb26 	bl	8002894 <HAL_GetTick>
 8008248:	4602      	mov	r2, r0
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	f247 522f 	movw	r2, #29999	; 0x752f
 8008252:	4293      	cmp	r3, r2
 8008254:	d9f2      	bls.n	800823c <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8008256:	4b12      	ldr	r3, [pc, #72]	; (80082a0 <SD_read+0xa8>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d102      	bne.n	8008264 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800825e:	2301      	movs	r3, #1
 8008260:	75fb      	strb	r3, [r7, #23]
 8008262:	e017      	b.n	8008294 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8008264:	4b0e      	ldr	r3, [pc, #56]	; (80082a0 <SD_read+0xa8>)
 8008266:	2200      	movs	r2, #0
 8008268:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800826a:	f7fa fb13 	bl	8002894 <HAL_GetTick>
 800826e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008270:	e007      	b.n	8008282 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008272:	f7ff ff0b 	bl	800808c <BSP_SD_GetCardState>
 8008276:	4603      	mov	r3, r0
 8008278:	2b00      	cmp	r3, #0
 800827a:	d102      	bne.n	8008282 <SD_read+0x8a>
          {
            res = RES_OK;
 800827c:	2300      	movs	r3, #0
 800827e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8008280:	e008      	b.n	8008294 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008282:	f7fa fb07 	bl	8002894 <HAL_GetTick>
 8008286:	4602      	mov	r2, r0
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	1ad3      	subs	r3, r2, r3
 800828c:	f247 522f 	movw	r2, #29999	; 0x752f
 8008290:	4293      	cmp	r3, r2
 8008292:	d9ee      	bls.n	8008272 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8008294:	7dfb      	ldrb	r3, [r7, #23]
}
 8008296:	4618      	mov	r0, r3
 8008298:	3718      	adds	r7, #24
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop
 80082a0:	2000037c 	.word	0x2000037c

080082a4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b086      	sub	sp, #24
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60b9      	str	r1, [r7, #8]
 80082ac:	607a      	str	r2, [r7, #4]
 80082ae:	603b      	str	r3, [r7, #0]
 80082b0:	4603      	mov	r3, r0
 80082b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80082b4:	2301      	movs	r3, #1
 80082b6:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80082b8:	4b24      	ldr	r3, [pc, #144]	; (800834c <SD_write+0xa8>)
 80082ba:	2200      	movs	r2, #0
 80082bc:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80082be:	f247 5030 	movw	r0, #30000	; 0x7530
 80082c2:	f7ff ff33 	bl	800812c <SD_CheckStatusWithTimeout>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	da01      	bge.n	80082d0 <SD_write+0x2c>
  {
    return res;
 80082cc:	7dfb      	ldrb	r3, [r7, #23]
 80082ce:	e038      	b.n	8008342 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80082d0:	683a      	ldr	r2, [r7, #0]
 80082d2:	6879      	ldr	r1, [r7, #4]
 80082d4:	68b8      	ldr	r0, [r7, #8]
 80082d6:	f7ff febf 	bl	8008058 <BSP_SD_WriteBlocks_DMA>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d12f      	bne.n	8008340 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80082e0:	f7fa fad8 	bl	8002894 <HAL_GetTick>
 80082e4:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80082e6:	bf00      	nop
 80082e8:	4b18      	ldr	r3, [pc, #96]	; (800834c <SD_write+0xa8>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d108      	bne.n	8008302 <SD_write+0x5e>
 80082f0:	f7fa fad0 	bl	8002894 <HAL_GetTick>
 80082f4:	4602      	mov	r2, r0
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	1ad3      	subs	r3, r2, r3
 80082fa:	f247 522f 	movw	r2, #29999	; 0x752f
 80082fe:	4293      	cmp	r3, r2
 8008300:	d9f2      	bls.n	80082e8 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8008302:	4b12      	ldr	r3, [pc, #72]	; (800834c <SD_write+0xa8>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d102      	bne.n	8008310 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	75fb      	strb	r3, [r7, #23]
 800830e:	e017      	b.n	8008340 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8008310:	4b0e      	ldr	r3, [pc, #56]	; (800834c <SD_write+0xa8>)
 8008312:	2200      	movs	r2, #0
 8008314:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8008316:	f7fa fabd 	bl	8002894 <HAL_GetTick>
 800831a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800831c:	e007      	b.n	800832e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800831e:	f7ff feb5 	bl	800808c <BSP_SD_GetCardState>
 8008322:	4603      	mov	r3, r0
 8008324:	2b00      	cmp	r3, #0
 8008326:	d102      	bne.n	800832e <SD_write+0x8a>
          {
            res = RES_OK;
 8008328:	2300      	movs	r3, #0
 800832a:	75fb      	strb	r3, [r7, #23]
            break;
 800832c:	e008      	b.n	8008340 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800832e:	f7fa fab1 	bl	8002894 <HAL_GetTick>
 8008332:	4602      	mov	r2, r0
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	1ad3      	subs	r3, r2, r3
 8008338:	f247 522f 	movw	r2, #29999	; 0x752f
 800833c:	4293      	cmp	r3, r2
 800833e:	d9ee      	bls.n	800831e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8008340:	7dfb      	ldrb	r3, [r7, #23]
}
 8008342:	4618      	mov	r0, r3
 8008344:	3718      	adds	r7, #24
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	20000378 	.word	0x20000378

08008350 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b08c      	sub	sp, #48	; 0x30
 8008354:	af00      	add	r7, sp, #0
 8008356:	4603      	mov	r3, r0
 8008358:	603a      	str	r2, [r7, #0]
 800835a:	71fb      	strb	r3, [r7, #7]
 800835c:	460b      	mov	r3, r1
 800835e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008360:	2301      	movs	r3, #1
 8008362:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008366:	4b25      	ldr	r3, [pc, #148]	; (80083fc <SD_ioctl+0xac>)
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	b2db      	uxtb	r3, r3
 800836c:	f003 0301 	and.w	r3, r3, #1
 8008370:	2b00      	cmp	r3, #0
 8008372:	d001      	beq.n	8008378 <SD_ioctl+0x28>
 8008374:	2303      	movs	r3, #3
 8008376:	e03c      	b.n	80083f2 <SD_ioctl+0xa2>

  switch (cmd)
 8008378:	79bb      	ldrb	r3, [r7, #6]
 800837a:	2b03      	cmp	r3, #3
 800837c:	d834      	bhi.n	80083e8 <SD_ioctl+0x98>
 800837e:	a201      	add	r2, pc, #4	; (adr r2, 8008384 <SD_ioctl+0x34>)
 8008380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008384:	08008395 	.word	0x08008395
 8008388:	0800839d 	.word	0x0800839d
 800838c:	080083b5 	.word	0x080083b5
 8008390:	080083cf 	.word	0x080083cf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008394:	2300      	movs	r3, #0
 8008396:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800839a:	e028      	b.n	80083ee <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800839c:	f107 030c 	add.w	r3, r7, #12
 80083a0:	4618      	mov	r0, r3
 80083a2:	f7ff fe83 	bl	80080ac <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80083a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80083ac:	2300      	movs	r3, #0
 80083ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80083b2:	e01c      	b.n	80083ee <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80083b4:	f107 030c 	add.w	r3, r7, #12
 80083b8:	4618      	mov	r0, r3
 80083ba:	f7ff fe77 	bl	80080ac <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80083be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c0:	b29a      	uxth	r2, r3
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80083c6:	2300      	movs	r3, #0
 80083c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80083cc:	e00f      	b.n	80083ee <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80083ce:	f107 030c 	add.w	r3, r7, #12
 80083d2:	4618      	mov	r0, r3
 80083d4:	f7ff fe6a 	bl	80080ac <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80083d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083da:	0a5a      	lsrs	r2, r3, #9
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80083e0:	2300      	movs	r3, #0
 80083e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80083e6:	e002      	b.n	80083ee <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80083e8:	2304      	movs	r3, #4
 80083ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80083ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3730      	adds	r7, #48	; 0x30
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
 80083fa:	bf00      	nop
 80083fc:	20000091 	.word	0x20000091

08008400 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8008400:	b480      	push	{r7}
 8008402:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8008404:	4b03      	ldr	r3, [pc, #12]	; (8008414 <BSP_SD_WriteCpltCallback+0x14>)
 8008406:	2201      	movs	r2, #1
 8008408:	601a      	str	r2, [r3, #0]
}
 800840a:	bf00      	nop
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr
 8008414:	20000378 	.word	0x20000378

08008418 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8008418:	b480      	push	{r7}
 800841a:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800841c:	4b03      	ldr	r3, [pc, #12]	; (800842c <BSP_SD_ReadCpltCallback+0x14>)
 800841e:	2201      	movs	r2, #1
 8008420:	601a      	str	r2, [r3, #0]
}
 8008422:	bf00      	nop
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr
 800842c:	2000037c 	.word	0x2000037c

08008430 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	4603      	mov	r3, r0
 8008438:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800843a:	79fb      	ldrb	r3, [r7, #7]
 800843c:	4a08      	ldr	r2, [pc, #32]	; (8008460 <disk_status+0x30>)
 800843e:	009b      	lsls	r3, r3, #2
 8008440:	4413      	add	r3, r2
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	79fa      	ldrb	r2, [r7, #7]
 8008448:	4905      	ldr	r1, [pc, #20]	; (8008460 <disk_status+0x30>)
 800844a:	440a      	add	r2, r1
 800844c:	7a12      	ldrb	r2, [r2, #8]
 800844e:	4610      	mov	r0, r2
 8008450:	4798      	blx	r3
 8008452:	4603      	mov	r3, r0
 8008454:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008456:	7bfb      	ldrb	r3, [r7, #15]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	200003a8 	.word	0x200003a8

08008464 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b084      	sub	sp, #16
 8008468:	af00      	add	r7, sp, #0
 800846a:	4603      	mov	r3, r0
 800846c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800846e:	2300      	movs	r3, #0
 8008470:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008472:	79fb      	ldrb	r3, [r7, #7]
 8008474:	4a0d      	ldr	r2, [pc, #52]	; (80084ac <disk_initialize+0x48>)
 8008476:	5cd3      	ldrb	r3, [r2, r3]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d111      	bne.n	80084a0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800847c:	79fb      	ldrb	r3, [r7, #7]
 800847e:	4a0b      	ldr	r2, [pc, #44]	; (80084ac <disk_initialize+0x48>)
 8008480:	2101      	movs	r1, #1
 8008482:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008484:	79fb      	ldrb	r3, [r7, #7]
 8008486:	4a09      	ldr	r2, [pc, #36]	; (80084ac <disk_initialize+0x48>)
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	4413      	add	r3, r2
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	79fa      	ldrb	r2, [r7, #7]
 8008492:	4906      	ldr	r1, [pc, #24]	; (80084ac <disk_initialize+0x48>)
 8008494:	440a      	add	r2, r1
 8008496:	7a12      	ldrb	r2, [r2, #8]
 8008498:	4610      	mov	r0, r2
 800849a:	4798      	blx	r3
 800849c:	4603      	mov	r3, r0
 800849e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80084a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3710      	adds	r7, #16
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
 80084aa:	bf00      	nop
 80084ac:	200003a8 	.word	0x200003a8

080084b0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80084b0:	b590      	push	{r4, r7, lr}
 80084b2:	b087      	sub	sp, #28
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60b9      	str	r1, [r7, #8]
 80084b8:	607a      	str	r2, [r7, #4]
 80084ba:	603b      	str	r3, [r7, #0]
 80084bc:	4603      	mov	r3, r0
 80084be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80084c0:	7bfb      	ldrb	r3, [r7, #15]
 80084c2:	4a0a      	ldr	r2, [pc, #40]	; (80084ec <disk_read+0x3c>)
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	4413      	add	r3, r2
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	689c      	ldr	r4, [r3, #8]
 80084cc:	7bfb      	ldrb	r3, [r7, #15]
 80084ce:	4a07      	ldr	r2, [pc, #28]	; (80084ec <disk_read+0x3c>)
 80084d0:	4413      	add	r3, r2
 80084d2:	7a18      	ldrb	r0, [r3, #8]
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	68b9      	ldr	r1, [r7, #8]
 80084da:	47a0      	blx	r4
 80084dc:	4603      	mov	r3, r0
 80084de:	75fb      	strb	r3, [r7, #23]
  return res;
 80084e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	371c      	adds	r7, #28
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd90      	pop	{r4, r7, pc}
 80084ea:	bf00      	nop
 80084ec:	200003a8 	.word	0x200003a8

080084f0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80084f0:	b590      	push	{r4, r7, lr}
 80084f2:	b087      	sub	sp, #28
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	60b9      	str	r1, [r7, #8]
 80084f8:	607a      	str	r2, [r7, #4]
 80084fa:	603b      	str	r3, [r7, #0]
 80084fc:	4603      	mov	r3, r0
 80084fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008500:	7bfb      	ldrb	r3, [r7, #15]
 8008502:	4a0a      	ldr	r2, [pc, #40]	; (800852c <disk_write+0x3c>)
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	4413      	add	r3, r2
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	68dc      	ldr	r4, [r3, #12]
 800850c:	7bfb      	ldrb	r3, [r7, #15]
 800850e:	4a07      	ldr	r2, [pc, #28]	; (800852c <disk_write+0x3c>)
 8008510:	4413      	add	r3, r2
 8008512:	7a18      	ldrb	r0, [r3, #8]
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	68b9      	ldr	r1, [r7, #8]
 800851a:	47a0      	blx	r4
 800851c:	4603      	mov	r3, r0
 800851e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008520:	7dfb      	ldrb	r3, [r7, #23]
}
 8008522:	4618      	mov	r0, r3
 8008524:	371c      	adds	r7, #28
 8008526:	46bd      	mov	sp, r7
 8008528:	bd90      	pop	{r4, r7, pc}
 800852a:	bf00      	nop
 800852c:	200003a8 	.word	0x200003a8

08008530 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b084      	sub	sp, #16
 8008534:	af00      	add	r7, sp, #0
 8008536:	4603      	mov	r3, r0
 8008538:	603a      	str	r2, [r7, #0]
 800853a:	71fb      	strb	r3, [r7, #7]
 800853c:	460b      	mov	r3, r1
 800853e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008540:	79fb      	ldrb	r3, [r7, #7]
 8008542:	4a09      	ldr	r2, [pc, #36]	; (8008568 <disk_ioctl+0x38>)
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	4413      	add	r3, r2
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	691b      	ldr	r3, [r3, #16]
 800854c:	79fa      	ldrb	r2, [r7, #7]
 800854e:	4906      	ldr	r1, [pc, #24]	; (8008568 <disk_ioctl+0x38>)
 8008550:	440a      	add	r2, r1
 8008552:	7a10      	ldrb	r0, [r2, #8]
 8008554:	79b9      	ldrb	r1, [r7, #6]
 8008556:	683a      	ldr	r2, [r7, #0]
 8008558:	4798      	blx	r3
 800855a:	4603      	mov	r3, r0
 800855c:	73fb      	strb	r3, [r7, #15]
  return res;
 800855e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008560:	4618      	mov	r0, r3
 8008562:	3710      	adds	r7, #16
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}
 8008568:	200003a8 	.word	0x200003a8

0800856c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800856c:	b480      	push	{r7}
 800856e:	b085      	sub	sp, #20
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	3301      	adds	r3, #1
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800857c:	89fb      	ldrh	r3, [r7, #14]
 800857e:	021b      	lsls	r3, r3, #8
 8008580:	b21a      	sxth	r2, r3
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	b21b      	sxth	r3, r3
 8008588:	4313      	orrs	r3, r2
 800858a:	b21b      	sxth	r3, r3
 800858c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800858e:	89fb      	ldrh	r3, [r7, #14]
}
 8008590:	4618      	mov	r0, r3
 8008592:	3714      	adds	r7, #20
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr

0800859c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800859c:	b480      	push	{r7}
 800859e:	b085      	sub	sp, #20
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	3303      	adds	r3, #3
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	021b      	lsls	r3, r3, #8
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	3202      	adds	r2, #2
 80085b4:	7812      	ldrb	r2, [r2, #0]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	021b      	lsls	r3, r3, #8
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	3201      	adds	r2, #1
 80085c2:	7812      	ldrb	r2, [r2, #0]
 80085c4:	4313      	orrs	r3, r2
 80085c6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	021b      	lsls	r3, r3, #8
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	7812      	ldrb	r2, [r2, #0]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	60fb      	str	r3, [r7, #12]
	return rv;
 80085d4:	68fb      	ldr	r3, [r7, #12]
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3714      	adds	r7, #20
 80085da:	46bd      	mov	sp, r7
 80085dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e0:	4770      	bx	lr

080085e2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80085e2:	b480      	push	{r7}
 80085e4:	b083      	sub	sp, #12
 80085e6:	af00      	add	r7, sp, #0
 80085e8:	6078      	str	r0, [r7, #4]
 80085ea:	460b      	mov	r3, r1
 80085ec:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	1c5a      	adds	r2, r3, #1
 80085f2:	607a      	str	r2, [r7, #4]
 80085f4:	887a      	ldrh	r2, [r7, #2]
 80085f6:	b2d2      	uxtb	r2, r2
 80085f8:	701a      	strb	r2, [r3, #0]
 80085fa:	887b      	ldrh	r3, [r7, #2]
 80085fc:	0a1b      	lsrs	r3, r3, #8
 80085fe:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	1c5a      	adds	r2, r3, #1
 8008604:	607a      	str	r2, [r7, #4]
 8008606:	887a      	ldrh	r2, [r7, #2]
 8008608:	b2d2      	uxtb	r2, r2
 800860a:	701a      	strb	r2, [r3, #0]
}
 800860c:	bf00      	nop
 800860e:	370c      	adds	r7, #12
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr

08008618 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008618:	b480      	push	{r7}
 800861a:	b083      	sub	sp, #12
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
 8008620:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	1c5a      	adds	r2, r3, #1
 8008626:	607a      	str	r2, [r7, #4]
 8008628:	683a      	ldr	r2, [r7, #0]
 800862a:	b2d2      	uxtb	r2, r2
 800862c:	701a      	strb	r2, [r3, #0]
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	0a1b      	lsrs	r3, r3, #8
 8008632:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	1c5a      	adds	r2, r3, #1
 8008638:	607a      	str	r2, [r7, #4]
 800863a:	683a      	ldr	r2, [r7, #0]
 800863c:	b2d2      	uxtb	r2, r2
 800863e:	701a      	strb	r2, [r3, #0]
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	0a1b      	lsrs	r3, r3, #8
 8008644:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	1c5a      	adds	r2, r3, #1
 800864a:	607a      	str	r2, [r7, #4]
 800864c:	683a      	ldr	r2, [r7, #0]
 800864e:	b2d2      	uxtb	r2, r2
 8008650:	701a      	strb	r2, [r3, #0]
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	0a1b      	lsrs	r3, r3, #8
 8008656:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	1c5a      	adds	r2, r3, #1
 800865c:	607a      	str	r2, [r7, #4]
 800865e:	683a      	ldr	r2, [r7, #0]
 8008660:	b2d2      	uxtb	r2, r2
 8008662:	701a      	strb	r2, [r3, #0]
}
 8008664:	bf00      	nop
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008670:	b480      	push	{r7}
 8008672:	b087      	sub	sp, #28
 8008674:	af00      	add	r7, sp, #0
 8008676:	60f8      	str	r0, [r7, #12]
 8008678:	60b9      	str	r1, [r7, #8]
 800867a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d00d      	beq.n	80086a6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800868a:	693a      	ldr	r2, [r7, #16]
 800868c:	1c53      	adds	r3, r2, #1
 800868e:	613b      	str	r3, [r7, #16]
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	1c59      	adds	r1, r3, #1
 8008694:	6179      	str	r1, [r7, #20]
 8008696:	7812      	ldrb	r2, [r2, #0]
 8008698:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	3b01      	subs	r3, #1
 800869e:	607b      	str	r3, [r7, #4]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d1f1      	bne.n	800868a <mem_cpy+0x1a>
	}
}
 80086a6:	bf00      	nop
 80086a8:	371c      	adds	r7, #28
 80086aa:	46bd      	mov	sp, r7
 80086ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b0:	4770      	bx	lr

080086b2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80086b2:	b480      	push	{r7}
 80086b4:	b087      	sub	sp, #28
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	60f8      	str	r0, [r7, #12]
 80086ba:	60b9      	str	r1, [r7, #8]
 80086bc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	1c5a      	adds	r2, r3, #1
 80086c6:	617a      	str	r2, [r7, #20]
 80086c8:	68ba      	ldr	r2, [r7, #8]
 80086ca:	b2d2      	uxtb	r2, r2
 80086cc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	3b01      	subs	r3, #1
 80086d2:	607b      	str	r3, [r7, #4]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1f3      	bne.n	80086c2 <mem_set+0x10>
}
 80086da:	bf00      	nop
 80086dc:	bf00      	nop
 80086de:	371c      	adds	r7, #28
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80086e8:	b480      	push	{r7}
 80086ea:	b089      	sub	sp, #36	; 0x24
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	60f8      	str	r0, [r7, #12]
 80086f0:	60b9      	str	r1, [r7, #8]
 80086f2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	61fb      	str	r3, [r7, #28]
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80086fc:	2300      	movs	r3, #0
 80086fe:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008700:	69fb      	ldr	r3, [r7, #28]
 8008702:	1c5a      	adds	r2, r3, #1
 8008704:	61fa      	str	r2, [r7, #28]
 8008706:	781b      	ldrb	r3, [r3, #0]
 8008708:	4619      	mov	r1, r3
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	1c5a      	adds	r2, r3, #1
 800870e:	61ba      	str	r2, [r7, #24]
 8008710:	781b      	ldrb	r3, [r3, #0]
 8008712:	1acb      	subs	r3, r1, r3
 8008714:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	3b01      	subs	r3, #1
 800871a:	607b      	str	r3, [r7, #4]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d002      	beq.n	8008728 <mem_cmp+0x40>
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d0eb      	beq.n	8008700 <mem_cmp+0x18>

	return r;
 8008728:	697b      	ldr	r3, [r7, #20]
}
 800872a:	4618      	mov	r0, r3
 800872c:	3724      	adds	r7, #36	; 0x24
 800872e:	46bd      	mov	sp, r7
 8008730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008734:	4770      	bx	lr

08008736 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008736:	b480      	push	{r7}
 8008738:	b083      	sub	sp, #12
 800873a:	af00      	add	r7, sp, #0
 800873c:	6078      	str	r0, [r7, #4]
 800873e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008740:	e002      	b.n	8008748 <chk_chr+0x12>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	3301      	adds	r3, #1
 8008746:	607b      	str	r3, [r7, #4]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d005      	beq.n	800875c <chk_chr+0x26>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	781b      	ldrb	r3, [r3, #0]
 8008754:	461a      	mov	r2, r3
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	4293      	cmp	r3, r2
 800875a:	d1f2      	bne.n	8008742 <chk_chr+0xc>
	return *str;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	781b      	ldrb	r3, [r3, #0]
}
 8008760:	4618      	mov	r0, r3
 8008762:	370c      	adds	r7, #12
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr

0800876c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800876c:	b480      	push	{r7}
 800876e:	b085      	sub	sp, #20
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
 8008774:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008776:	2300      	movs	r3, #0
 8008778:	60bb      	str	r3, [r7, #8]
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	60fb      	str	r3, [r7, #12]
 800877e:	e029      	b.n	80087d4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008780:	4a27      	ldr	r2, [pc, #156]	; (8008820 <chk_lock+0xb4>)
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	011b      	lsls	r3, r3, #4
 8008786:	4413      	add	r3, r2
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d01d      	beq.n	80087ca <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800878e:	4a24      	ldr	r2, [pc, #144]	; (8008820 <chk_lock+0xb4>)
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	011b      	lsls	r3, r3, #4
 8008794:	4413      	add	r3, r2
 8008796:	681a      	ldr	r2, [r3, #0]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	429a      	cmp	r2, r3
 800879e:	d116      	bne.n	80087ce <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80087a0:	4a1f      	ldr	r2, [pc, #124]	; (8008820 <chk_lock+0xb4>)
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	011b      	lsls	r3, r3, #4
 80087a6:	4413      	add	r3, r2
 80087a8:	3304      	adds	r3, #4
 80087aa:	681a      	ldr	r2, [r3, #0]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d10c      	bne.n	80087ce <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80087b4:	4a1a      	ldr	r2, [pc, #104]	; (8008820 <chk_lock+0xb4>)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	011b      	lsls	r3, r3, #4
 80087ba:	4413      	add	r3, r2
 80087bc:	3308      	adds	r3, #8
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d102      	bne.n	80087ce <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80087c8:	e007      	b.n	80087da <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80087ca:	2301      	movs	r3, #1
 80087cc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	3301      	adds	r3, #1
 80087d2:	60fb      	str	r3, [r7, #12]
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d9d2      	bls.n	8008780 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2b02      	cmp	r3, #2
 80087de:	d109      	bne.n	80087f4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d102      	bne.n	80087ec <chk_lock+0x80>
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	2b02      	cmp	r3, #2
 80087ea:	d101      	bne.n	80087f0 <chk_lock+0x84>
 80087ec:	2300      	movs	r3, #0
 80087ee:	e010      	b.n	8008812 <chk_lock+0xa6>
 80087f0:	2312      	movs	r3, #18
 80087f2:	e00e      	b.n	8008812 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d108      	bne.n	800880c <chk_lock+0xa0>
 80087fa:	4a09      	ldr	r2, [pc, #36]	; (8008820 <chk_lock+0xb4>)
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	011b      	lsls	r3, r3, #4
 8008800:	4413      	add	r3, r2
 8008802:	330c      	adds	r3, #12
 8008804:	881b      	ldrh	r3, [r3, #0]
 8008806:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800880a:	d101      	bne.n	8008810 <chk_lock+0xa4>
 800880c:	2310      	movs	r3, #16
 800880e:	e000      	b.n	8008812 <chk_lock+0xa6>
 8008810:	2300      	movs	r3, #0
}
 8008812:	4618      	mov	r0, r3
 8008814:	3714      	adds	r7, #20
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr
 800881e:	bf00      	nop
 8008820:	20000388 	.word	0x20000388

08008824 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008824:	b480      	push	{r7}
 8008826:	b083      	sub	sp, #12
 8008828:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800882a:	2300      	movs	r3, #0
 800882c:	607b      	str	r3, [r7, #4]
 800882e:	e002      	b.n	8008836 <enq_lock+0x12>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	3301      	adds	r3, #1
 8008834:	607b      	str	r3, [r7, #4]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2b01      	cmp	r3, #1
 800883a:	d806      	bhi.n	800884a <enq_lock+0x26>
 800883c:	4a09      	ldr	r2, [pc, #36]	; (8008864 <enq_lock+0x40>)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	011b      	lsls	r3, r3, #4
 8008842:	4413      	add	r3, r2
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d1f2      	bne.n	8008830 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2b02      	cmp	r3, #2
 800884e:	bf14      	ite	ne
 8008850:	2301      	movne	r3, #1
 8008852:	2300      	moveq	r3, #0
 8008854:	b2db      	uxtb	r3, r3
}
 8008856:	4618      	mov	r0, r3
 8008858:	370c      	adds	r7, #12
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	20000388 	.word	0x20000388

08008868 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008868:	b480      	push	{r7}
 800886a:	b085      	sub	sp, #20
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008872:	2300      	movs	r3, #0
 8008874:	60fb      	str	r3, [r7, #12]
 8008876:	e01f      	b.n	80088b8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008878:	4a41      	ldr	r2, [pc, #260]	; (8008980 <inc_lock+0x118>)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	011b      	lsls	r3, r3, #4
 800887e:	4413      	add	r3, r2
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	429a      	cmp	r2, r3
 8008888:	d113      	bne.n	80088b2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800888a:	4a3d      	ldr	r2, [pc, #244]	; (8008980 <inc_lock+0x118>)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	011b      	lsls	r3, r3, #4
 8008890:	4413      	add	r3, r2
 8008892:	3304      	adds	r3, #4
 8008894:	681a      	ldr	r2, [r3, #0]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800889a:	429a      	cmp	r2, r3
 800889c:	d109      	bne.n	80088b2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800889e:	4a38      	ldr	r2, [pc, #224]	; (8008980 <inc_lock+0x118>)
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	011b      	lsls	r3, r3, #4
 80088a4:	4413      	add	r3, r2
 80088a6:	3308      	adds	r3, #8
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d006      	beq.n	80088c0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	3301      	adds	r3, #1
 80088b6:	60fb      	str	r3, [r7, #12]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	d9dc      	bls.n	8008878 <inc_lock+0x10>
 80088be:	e000      	b.n	80088c2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80088c0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2b02      	cmp	r3, #2
 80088c6:	d132      	bne.n	800892e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80088c8:	2300      	movs	r3, #0
 80088ca:	60fb      	str	r3, [r7, #12]
 80088cc:	e002      	b.n	80088d4 <inc_lock+0x6c>
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	3301      	adds	r3, #1
 80088d2:	60fb      	str	r3, [r7, #12]
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2b01      	cmp	r3, #1
 80088d8:	d806      	bhi.n	80088e8 <inc_lock+0x80>
 80088da:	4a29      	ldr	r2, [pc, #164]	; (8008980 <inc_lock+0x118>)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	011b      	lsls	r3, r3, #4
 80088e0:	4413      	add	r3, r2
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d1f2      	bne.n	80088ce <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2b02      	cmp	r3, #2
 80088ec:	d101      	bne.n	80088f2 <inc_lock+0x8a>
 80088ee:	2300      	movs	r3, #0
 80088f0:	e040      	b.n	8008974 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	4922      	ldr	r1, [pc, #136]	; (8008980 <inc_lock+0x118>)
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	011b      	lsls	r3, r3, #4
 80088fc:	440b      	add	r3, r1
 80088fe:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	689a      	ldr	r2, [r3, #8]
 8008904:	491e      	ldr	r1, [pc, #120]	; (8008980 <inc_lock+0x118>)
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	011b      	lsls	r3, r3, #4
 800890a:	440b      	add	r3, r1
 800890c:	3304      	adds	r3, #4
 800890e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	695a      	ldr	r2, [r3, #20]
 8008914:	491a      	ldr	r1, [pc, #104]	; (8008980 <inc_lock+0x118>)
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	011b      	lsls	r3, r3, #4
 800891a:	440b      	add	r3, r1
 800891c:	3308      	adds	r3, #8
 800891e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008920:	4a17      	ldr	r2, [pc, #92]	; (8008980 <inc_lock+0x118>)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	011b      	lsls	r3, r3, #4
 8008926:	4413      	add	r3, r2
 8008928:	330c      	adds	r3, #12
 800892a:	2200      	movs	r2, #0
 800892c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d009      	beq.n	8008948 <inc_lock+0xe0>
 8008934:	4a12      	ldr	r2, [pc, #72]	; (8008980 <inc_lock+0x118>)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	011b      	lsls	r3, r3, #4
 800893a:	4413      	add	r3, r2
 800893c:	330c      	adds	r3, #12
 800893e:	881b      	ldrh	r3, [r3, #0]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d001      	beq.n	8008948 <inc_lock+0xe0>
 8008944:	2300      	movs	r3, #0
 8008946:	e015      	b.n	8008974 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d108      	bne.n	8008960 <inc_lock+0xf8>
 800894e:	4a0c      	ldr	r2, [pc, #48]	; (8008980 <inc_lock+0x118>)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	011b      	lsls	r3, r3, #4
 8008954:	4413      	add	r3, r2
 8008956:	330c      	adds	r3, #12
 8008958:	881b      	ldrh	r3, [r3, #0]
 800895a:	3301      	adds	r3, #1
 800895c:	b29a      	uxth	r2, r3
 800895e:	e001      	b.n	8008964 <inc_lock+0xfc>
 8008960:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008964:	4906      	ldr	r1, [pc, #24]	; (8008980 <inc_lock+0x118>)
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	011b      	lsls	r3, r3, #4
 800896a:	440b      	add	r3, r1
 800896c:	330c      	adds	r3, #12
 800896e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	3301      	adds	r3, #1
}
 8008974:	4618      	mov	r0, r3
 8008976:	3714      	adds	r7, #20
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr
 8008980:	20000388 	.word	0x20000388

08008984 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008984:	b480      	push	{r7}
 8008986:	b085      	sub	sp, #20
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	3b01      	subs	r3, #1
 8008990:	607b      	str	r3, [r7, #4]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2b01      	cmp	r3, #1
 8008996:	d825      	bhi.n	80089e4 <dec_lock+0x60>
		n = Files[i].ctr;
 8008998:	4a17      	ldr	r2, [pc, #92]	; (80089f8 <dec_lock+0x74>)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	011b      	lsls	r3, r3, #4
 800899e:	4413      	add	r3, r2
 80089a0:	330c      	adds	r3, #12
 80089a2:	881b      	ldrh	r3, [r3, #0]
 80089a4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80089a6:	89fb      	ldrh	r3, [r7, #14]
 80089a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089ac:	d101      	bne.n	80089b2 <dec_lock+0x2e>
 80089ae:	2300      	movs	r3, #0
 80089b0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80089b2:	89fb      	ldrh	r3, [r7, #14]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d002      	beq.n	80089be <dec_lock+0x3a>
 80089b8:	89fb      	ldrh	r3, [r7, #14]
 80089ba:	3b01      	subs	r3, #1
 80089bc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80089be:	4a0e      	ldr	r2, [pc, #56]	; (80089f8 <dec_lock+0x74>)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	011b      	lsls	r3, r3, #4
 80089c4:	4413      	add	r3, r2
 80089c6:	330c      	adds	r3, #12
 80089c8:	89fa      	ldrh	r2, [r7, #14]
 80089ca:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80089cc:	89fb      	ldrh	r3, [r7, #14]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d105      	bne.n	80089de <dec_lock+0x5a>
 80089d2:	4a09      	ldr	r2, [pc, #36]	; (80089f8 <dec_lock+0x74>)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	011b      	lsls	r3, r3, #4
 80089d8:	4413      	add	r3, r2
 80089da:	2200      	movs	r2, #0
 80089dc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80089de:	2300      	movs	r3, #0
 80089e0:	737b      	strb	r3, [r7, #13]
 80089e2:	e001      	b.n	80089e8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80089e4:	2302      	movs	r3, #2
 80089e6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80089e8:	7b7b      	ldrb	r3, [r7, #13]
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3714      	adds	r7, #20
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop
 80089f8:	20000388 	.word	0x20000388

080089fc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b085      	sub	sp, #20
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008a04:	2300      	movs	r3, #0
 8008a06:	60fb      	str	r3, [r7, #12]
 8008a08:	e010      	b.n	8008a2c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008a0a:	4a0d      	ldr	r2, [pc, #52]	; (8008a40 <clear_lock+0x44>)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	011b      	lsls	r3, r3, #4
 8008a10:	4413      	add	r3, r2
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	687a      	ldr	r2, [r7, #4]
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d105      	bne.n	8008a26 <clear_lock+0x2a>
 8008a1a:	4a09      	ldr	r2, [pc, #36]	; (8008a40 <clear_lock+0x44>)
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	011b      	lsls	r3, r3, #4
 8008a20:	4413      	add	r3, r2
 8008a22:	2200      	movs	r2, #0
 8008a24:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	60fb      	str	r3, [r7, #12]
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2b01      	cmp	r3, #1
 8008a30:	d9eb      	bls.n	8008a0a <clear_lock+0xe>
	}
}
 8008a32:	bf00      	nop
 8008a34:	bf00      	nop
 8008a36:	3714      	adds	r7, #20
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3e:	4770      	bx	lr
 8008a40:	20000388 	.word	0x20000388

08008a44 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b086      	sub	sp, #24
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	78db      	ldrb	r3, [r3, #3]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d034      	beq.n	8008ac2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a5c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	7858      	ldrb	r0, [r3, #1]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008a68:	2301      	movs	r3, #1
 8008a6a:	697a      	ldr	r2, [r7, #20]
 8008a6c:	f7ff fd40 	bl	80084f0 <disk_write>
 8008a70:	4603      	mov	r3, r0
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d002      	beq.n	8008a7c <sync_window+0x38>
			res = FR_DISK_ERR;
 8008a76:	2301      	movs	r3, #1
 8008a78:	73fb      	strb	r3, [r7, #15]
 8008a7a:	e022      	b.n	8008ac2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a86:	697a      	ldr	r2, [r7, #20]
 8008a88:	1ad2      	subs	r2, r2, r3
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	69db      	ldr	r3, [r3, #28]
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	d217      	bcs.n	8008ac2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	789b      	ldrb	r3, [r3, #2]
 8008a96:	613b      	str	r3, [r7, #16]
 8008a98:	e010      	b.n	8008abc <sync_window+0x78>
					wsect += fs->fsize;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	69db      	ldr	r3, [r3, #28]
 8008a9e:	697a      	ldr	r2, [r7, #20]
 8008aa0:	4413      	add	r3, r2
 8008aa2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	7858      	ldrb	r0, [r3, #1]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008aae:	2301      	movs	r3, #1
 8008ab0:	697a      	ldr	r2, [r7, #20]
 8008ab2:	f7ff fd1d 	bl	80084f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	3b01      	subs	r3, #1
 8008aba:	613b      	str	r3, [r7, #16]
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	d8eb      	bhi.n	8008a9a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3718      	adds	r7, #24
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}

08008acc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b084      	sub	sp, #16
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
 8008ad4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ade:	683a      	ldr	r2, [r7, #0]
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d01b      	beq.n	8008b1c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f7ff ffad 	bl	8008a44 <sync_window>
 8008aea:	4603      	mov	r3, r0
 8008aec:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008aee:	7bfb      	ldrb	r3, [r7, #15]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d113      	bne.n	8008b1c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	7858      	ldrb	r0, [r3, #1]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008afe:	2301      	movs	r3, #1
 8008b00:	683a      	ldr	r2, [r7, #0]
 8008b02:	f7ff fcd5 	bl	80084b0 <disk_read>
 8008b06:	4603      	mov	r3, r0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d004      	beq.n	8008b16 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8008b10:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008b12:	2301      	movs	r3, #1
 8008b14:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	683a      	ldr	r2, [r7, #0]
 8008b1a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8008b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3710      	adds	r7, #16
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
	...

08008b28 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f7ff ff87 	bl	8008a44 <sync_window>
 8008b36:	4603      	mov	r3, r0
 8008b38:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008b3a:	7bfb      	ldrb	r3, [r7, #15]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d158      	bne.n	8008bf2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	781b      	ldrb	r3, [r3, #0]
 8008b44:	2b03      	cmp	r3, #3
 8008b46:	d148      	bne.n	8008bda <sync_fs+0xb2>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	791b      	ldrb	r3, [r3, #4]
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d144      	bne.n	8008bda <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	3334      	adds	r3, #52	; 0x34
 8008b54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b58:	2100      	movs	r1, #0
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f7ff fda9 	bl	80086b2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	3334      	adds	r3, #52	; 0x34
 8008b64:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008b68:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f7ff fd38 	bl	80085e2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	3334      	adds	r3, #52	; 0x34
 8008b76:	4921      	ldr	r1, [pc, #132]	; (8008bfc <sync_fs+0xd4>)
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7ff fd4d 	bl	8008618 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	3334      	adds	r3, #52	; 0x34
 8008b82:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008b86:	491e      	ldr	r1, [pc, #120]	; (8008c00 <sync_fs+0xd8>)
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f7ff fd45 	bl	8008618 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	3334      	adds	r3, #52	; 0x34
 8008b92:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	695b      	ldr	r3, [r3, #20]
 8008b9a:	4619      	mov	r1, r3
 8008b9c:	4610      	mov	r0, r2
 8008b9e:	f7ff fd3b 	bl	8008618 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	3334      	adds	r3, #52	; 0x34
 8008ba6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	691b      	ldr	r3, [r3, #16]
 8008bae:	4619      	mov	r1, r3
 8008bb0:	4610      	mov	r0, r2
 8008bb2:	f7ff fd31 	bl	8008618 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6a1b      	ldr	r3, [r3, #32]
 8008bba:	1c5a      	adds	r2, r3, #1
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	7858      	ldrb	r0, [r3, #1]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bce:	2301      	movs	r3, #1
 8008bd0:	f7ff fc8e 	bl	80084f0 <disk_write>
			fs->fsi_flag = 0;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	785b      	ldrb	r3, [r3, #1]
 8008bde:	2200      	movs	r2, #0
 8008be0:	2100      	movs	r1, #0
 8008be2:	4618      	mov	r0, r3
 8008be4:	f7ff fca4 	bl	8008530 <disk_ioctl>
 8008be8:	4603      	mov	r3, r0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d001      	beq.n	8008bf2 <sync_fs+0xca>
 8008bee:	2301      	movs	r3, #1
 8008bf0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3710      	adds	r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}
 8008bfc:	41615252 	.word	0x41615252
 8008c00:	61417272 	.word	0x61417272

08008c04 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b083      	sub	sp, #12
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
 8008c0c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	3b02      	subs	r3, #2
 8008c12:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	699b      	ldr	r3, [r3, #24]
 8008c18:	3b02      	subs	r3, #2
 8008c1a:	683a      	ldr	r2, [r7, #0]
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d301      	bcc.n	8008c24 <clust2sect+0x20>
 8008c20:	2300      	movs	r3, #0
 8008c22:	e008      	b.n	8008c36 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	895b      	ldrh	r3, [r3, #10]
 8008c28:	461a      	mov	r2, r3
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	fb03 f202 	mul.w	r2, r3, r2
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c34:	4413      	add	r3, r2
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	370c      	adds	r7, #12
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr

08008c42 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008c42:	b580      	push	{r7, lr}
 8008c44:	b086      	sub	sp, #24
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
 8008c4a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	2b01      	cmp	r3, #1
 8008c56:	d904      	bls.n	8008c62 <get_fat+0x20>
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	699b      	ldr	r3, [r3, #24]
 8008c5c:	683a      	ldr	r2, [r7, #0]
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d302      	bcc.n	8008c68 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008c62:	2301      	movs	r3, #1
 8008c64:	617b      	str	r3, [r7, #20]
 8008c66:	e08f      	b.n	8008d88 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008c68:	f04f 33ff 	mov.w	r3, #4294967295
 8008c6c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	2b03      	cmp	r3, #3
 8008c74:	d062      	beq.n	8008d3c <get_fat+0xfa>
 8008c76:	2b03      	cmp	r3, #3
 8008c78:	dc7c      	bgt.n	8008d74 <get_fat+0x132>
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	d002      	beq.n	8008c84 <get_fat+0x42>
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	d042      	beq.n	8008d08 <get_fat+0xc6>
 8008c82:	e077      	b.n	8008d74 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	60fb      	str	r3, [r7, #12]
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	085b      	lsrs	r3, r3, #1
 8008c8c:	68fa      	ldr	r2, [r7, #12]
 8008c8e:	4413      	add	r3, r2
 8008c90:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	0a5b      	lsrs	r3, r3, #9
 8008c9a:	4413      	add	r3, r2
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6938      	ldr	r0, [r7, #16]
 8008ca0:	f7ff ff14 	bl	8008acc <move_window>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d167      	bne.n	8008d7a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	1c5a      	adds	r2, r3, #1
 8008cae:	60fa      	str	r2, [r7, #12]
 8008cb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cb4:	693a      	ldr	r2, [r7, #16]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008cbc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	0a5b      	lsrs	r3, r3, #9
 8008cc6:	4413      	add	r3, r2
 8008cc8:	4619      	mov	r1, r3
 8008cca:	6938      	ldr	r0, [r7, #16]
 8008ccc:	f7ff fefe 	bl	8008acc <move_window>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d153      	bne.n	8008d7e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cdc:	693a      	ldr	r2, [r7, #16]
 8008cde:	4413      	add	r3, r2
 8008ce0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008ce4:	021b      	lsls	r3, r3, #8
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	f003 0301 	and.w	r3, r3, #1
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d002      	beq.n	8008cfe <get_fat+0xbc>
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	091b      	lsrs	r3, r3, #4
 8008cfc:	e002      	b.n	8008d04 <get_fat+0xc2>
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d04:	617b      	str	r3, [r7, #20]
			break;
 8008d06:	e03f      	b.n	8008d88 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	0a1b      	lsrs	r3, r3, #8
 8008d10:	4413      	add	r3, r2
 8008d12:	4619      	mov	r1, r3
 8008d14:	6938      	ldr	r0, [r7, #16]
 8008d16:	f7ff fed9 	bl	8008acc <move_window>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d130      	bne.n	8008d82 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	005b      	lsls	r3, r3, #1
 8008d2a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008d2e:	4413      	add	r3, r2
 8008d30:	4618      	mov	r0, r3
 8008d32:	f7ff fc1b 	bl	800856c <ld_word>
 8008d36:	4603      	mov	r3, r0
 8008d38:	617b      	str	r3, [r7, #20]
			break;
 8008d3a:	e025      	b.n	8008d88 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	09db      	lsrs	r3, r3, #7
 8008d44:	4413      	add	r3, r2
 8008d46:	4619      	mov	r1, r3
 8008d48:	6938      	ldr	r0, [r7, #16]
 8008d4a:	f7ff febf 	bl	8008acc <move_window>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d118      	bne.n	8008d86 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008d62:	4413      	add	r3, r2
 8008d64:	4618      	mov	r0, r3
 8008d66:	f7ff fc19 	bl	800859c <ld_dword>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008d70:	617b      	str	r3, [r7, #20]
			break;
 8008d72:	e009      	b.n	8008d88 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008d74:	2301      	movs	r3, #1
 8008d76:	617b      	str	r3, [r7, #20]
 8008d78:	e006      	b.n	8008d88 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008d7a:	bf00      	nop
 8008d7c:	e004      	b.n	8008d88 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008d7e:	bf00      	nop
 8008d80:	e002      	b.n	8008d88 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008d82:	bf00      	nop
 8008d84:	e000      	b.n	8008d88 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008d86:	bf00      	nop
		}
	}

	return val;
 8008d88:	697b      	ldr	r3, [r7, #20]
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3718      	adds	r7, #24
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008d92:	b590      	push	{r4, r7, lr}
 8008d94:	b089      	sub	sp, #36	; 0x24
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	60f8      	str	r0, [r7, #12]
 8008d9a:	60b9      	str	r1, [r7, #8]
 8008d9c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008d9e:	2302      	movs	r3, #2
 8008da0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	f240 80d2 	bls.w	8008f4e <put_fat+0x1bc>
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	699b      	ldr	r3, [r3, #24]
 8008dae:	68ba      	ldr	r2, [r7, #8]
 8008db0:	429a      	cmp	r2, r3
 8008db2:	f080 80cc 	bcs.w	8008f4e <put_fat+0x1bc>
		switch (fs->fs_type) {
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	2b03      	cmp	r3, #3
 8008dbc:	f000 8096 	beq.w	8008eec <put_fat+0x15a>
 8008dc0:	2b03      	cmp	r3, #3
 8008dc2:	f300 80cd 	bgt.w	8008f60 <put_fat+0x1ce>
 8008dc6:	2b01      	cmp	r3, #1
 8008dc8:	d002      	beq.n	8008dd0 <put_fat+0x3e>
 8008dca:	2b02      	cmp	r3, #2
 8008dcc:	d06e      	beq.n	8008eac <put_fat+0x11a>
 8008dce:	e0c7      	b.n	8008f60 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	61bb      	str	r3, [r7, #24]
 8008dd4:	69bb      	ldr	r3, [r7, #24]
 8008dd6:	085b      	lsrs	r3, r3, #1
 8008dd8:	69ba      	ldr	r2, [r7, #24]
 8008dda:	4413      	add	r3, r2
 8008ddc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	0a5b      	lsrs	r3, r3, #9
 8008de6:	4413      	add	r3, r2
 8008de8:	4619      	mov	r1, r3
 8008dea:	68f8      	ldr	r0, [r7, #12]
 8008dec:	f7ff fe6e 	bl	8008acc <move_window>
 8008df0:	4603      	mov	r3, r0
 8008df2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008df4:	7ffb      	ldrb	r3, [r7, #31]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	f040 80ab 	bne.w	8008f52 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008e02:	69bb      	ldr	r3, [r7, #24]
 8008e04:	1c59      	adds	r1, r3, #1
 8008e06:	61b9      	str	r1, [r7, #24]
 8008e08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e0c:	4413      	add	r3, r2
 8008e0e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	f003 0301 	and.w	r3, r3, #1
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d00d      	beq.n	8008e36 <put_fat+0xa4>
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	b25b      	sxtb	r3, r3
 8008e20:	f003 030f 	and.w	r3, r3, #15
 8008e24:	b25a      	sxtb	r2, r3
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	011b      	lsls	r3, r3, #4
 8008e2c:	b25b      	sxtb	r3, r3
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	b25b      	sxtb	r3, r3
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	e001      	b.n	8008e3a <put_fat+0xa8>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	697a      	ldr	r2, [r7, #20]
 8008e3c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2201      	movs	r2, #1
 8008e42:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e48:	69bb      	ldr	r3, [r7, #24]
 8008e4a:	0a5b      	lsrs	r3, r3, #9
 8008e4c:	4413      	add	r3, r2
 8008e4e:	4619      	mov	r1, r3
 8008e50:	68f8      	ldr	r0, [r7, #12]
 8008e52:	f7ff fe3b 	bl	8008acc <move_window>
 8008e56:	4603      	mov	r3, r0
 8008e58:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008e5a:	7ffb      	ldrb	r3, [r7, #31]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d17a      	bne.n	8008f56 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e6c:	4413      	add	r3, r2
 8008e6e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	f003 0301 	and.w	r3, r3, #1
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d003      	beq.n	8008e82 <put_fat+0xf0>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	091b      	lsrs	r3, r3, #4
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	e00e      	b.n	8008ea0 <put_fat+0x10e>
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	781b      	ldrb	r3, [r3, #0]
 8008e86:	b25b      	sxtb	r3, r3
 8008e88:	f023 030f 	bic.w	r3, r3, #15
 8008e8c:	b25a      	sxtb	r2, r3
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	0a1b      	lsrs	r3, r3, #8
 8008e92:	b25b      	sxtb	r3, r3
 8008e94:	f003 030f 	and.w	r3, r3, #15
 8008e98:	b25b      	sxtb	r3, r3
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	b25b      	sxtb	r3, r3
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	697a      	ldr	r2, [r7, #20]
 8008ea2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	70da      	strb	r2, [r3, #3]
			break;
 8008eaa:	e059      	b.n	8008f60 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	0a1b      	lsrs	r3, r3, #8
 8008eb4:	4413      	add	r3, r2
 8008eb6:	4619      	mov	r1, r3
 8008eb8:	68f8      	ldr	r0, [r7, #12]
 8008eba:	f7ff fe07 	bl	8008acc <move_window>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008ec2:	7ffb      	ldrb	r3, [r7, #31]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d148      	bne.n	8008f5a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	005b      	lsls	r3, r3, #1
 8008ed2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008ed6:	4413      	add	r3, r2
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	b292      	uxth	r2, r2
 8008edc:	4611      	mov	r1, r2
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f7ff fb7f 	bl	80085e2 <st_word>
			fs->wflag = 1;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	70da      	strb	r2, [r3, #3]
			break;
 8008eea:	e039      	b.n	8008f60 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	09db      	lsrs	r3, r3, #7
 8008ef4:	4413      	add	r3, r2
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	68f8      	ldr	r0, [r7, #12]
 8008efa:	f7ff fde7 	bl	8008acc <move_window>
 8008efe:	4603      	mov	r3, r0
 8008f00:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008f02:	7ffb      	ldrb	r3, [r7, #31]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d12a      	bne.n	8008f5e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008f1c:	4413      	add	r3, r2
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f7ff fb3c 	bl	800859c <ld_dword>
 8008f24:	4603      	mov	r3, r0
 8008f26:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008f2a:	4323      	orrs	r3, r4
 8008f2c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	009b      	lsls	r3, r3, #2
 8008f38:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008f3c:	4413      	add	r3, r2
 8008f3e:	6879      	ldr	r1, [r7, #4]
 8008f40:	4618      	mov	r0, r3
 8008f42:	f7ff fb69 	bl	8008618 <st_dword>
			fs->wflag = 1;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	2201      	movs	r2, #1
 8008f4a:	70da      	strb	r2, [r3, #3]
			break;
 8008f4c:	e008      	b.n	8008f60 <put_fat+0x1ce>
		}
	}
 8008f4e:	bf00      	nop
 8008f50:	e006      	b.n	8008f60 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008f52:	bf00      	nop
 8008f54:	e004      	b.n	8008f60 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008f56:	bf00      	nop
 8008f58:	e002      	b.n	8008f60 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008f5a:	bf00      	nop
 8008f5c:	e000      	b.n	8008f60 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008f5e:	bf00      	nop
	return res;
 8008f60:	7ffb      	ldrb	r3, [r7, #31]
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3724      	adds	r7, #36	; 0x24
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd90      	pop	{r4, r7, pc}

08008f6a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008f6a:	b580      	push	{r7, lr}
 8008f6c:	b088      	sub	sp, #32
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	60f8      	str	r0, [r7, #12]
 8008f72:	60b9      	str	r1, [r7, #8]
 8008f74:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008f76:	2300      	movs	r3, #0
 8008f78:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d904      	bls.n	8008f90 <remove_chain+0x26>
 8008f86:	69bb      	ldr	r3, [r7, #24]
 8008f88:	699b      	ldr	r3, [r3, #24]
 8008f8a:	68ba      	ldr	r2, [r7, #8]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d301      	bcc.n	8008f94 <remove_chain+0x2a>
 8008f90:	2302      	movs	r3, #2
 8008f92:	e04b      	b.n	800902c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d00c      	beq.n	8008fb4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f9e:	6879      	ldr	r1, [r7, #4]
 8008fa0:	69b8      	ldr	r0, [r7, #24]
 8008fa2:	f7ff fef6 	bl	8008d92 <put_fat>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008faa:	7ffb      	ldrb	r3, [r7, #31]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d001      	beq.n	8008fb4 <remove_chain+0x4a>
 8008fb0:	7ffb      	ldrb	r3, [r7, #31]
 8008fb2:	e03b      	b.n	800902c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008fb4:	68b9      	ldr	r1, [r7, #8]
 8008fb6:	68f8      	ldr	r0, [r7, #12]
 8008fb8:	f7ff fe43 	bl	8008c42 <get_fat>
 8008fbc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d031      	beq.n	8009028 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d101      	bne.n	8008fce <remove_chain+0x64>
 8008fca:	2302      	movs	r3, #2
 8008fcc:	e02e      	b.n	800902c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fd4:	d101      	bne.n	8008fda <remove_chain+0x70>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e028      	b.n	800902c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008fda:	2200      	movs	r2, #0
 8008fdc:	68b9      	ldr	r1, [r7, #8]
 8008fde:	69b8      	ldr	r0, [r7, #24]
 8008fe0:	f7ff fed7 	bl	8008d92 <put_fat>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008fe8:	7ffb      	ldrb	r3, [r7, #31]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d001      	beq.n	8008ff2 <remove_chain+0x88>
 8008fee:	7ffb      	ldrb	r3, [r7, #31]
 8008ff0:	e01c      	b.n	800902c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	695a      	ldr	r2, [r3, #20]
 8008ff6:	69bb      	ldr	r3, [r7, #24]
 8008ff8:	699b      	ldr	r3, [r3, #24]
 8008ffa:	3b02      	subs	r3, #2
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d20b      	bcs.n	8009018 <remove_chain+0xae>
			fs->free_clst++;
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	695b      	ldr	r3, [r3, #20]
 8009004:	1c5a      	adds	r2, r3, #1
 8009006:	69bb      	ldr	r3, [r7, #24]
 8009008:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	791b      	ldrb	r3, [r3, #4]
 800900e:	f043 0301 	orr.w	r3, r3, #1
 8009012:	b2da      	uxtb	r2, r3
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800901c:	69bb      	ldr	r3, [r7, #24]
 800901e:	699b      	ldr	r3, [r3, #24]
 8009020:	68ba      	ldr	r2, [r7, #8]
 8009022:	429a      	cmp	r2, r3
 8009024:	d3c6      	bcc.n	8008fb4 <remove_chain+0x4a>
 8009026:	e000      	b.n	800902a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009028:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800902a:	2300      	movs	r3, #0
}
 800902c:	4618      	mov	r0, r3
 800902e:	3720      	adds	r7, #32
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}

08009034 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b088      	sub	sp, #32
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d10d      	bne.n	8009066 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	691b      	ldr	r3, [r3, #16]
 800904e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d004      	beq.n	8009060 <create_chain+0x2c>
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	699b      	ldr	r3, [r3, #24]
 800905a:	69ba      	ldr	r2, [r7, #24]
 800905c:	429a      	cmp	r2, r3
 800905e:	d31b      	bcc.n	8009098 <create_chain+0x64>
 8009060:	2301      	movs	r3, #1
 8009062:	61bb      	str	r3, [r7, #24]
 8009064:	e018      	b.n	8009098 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009066:	6839      	ldr	r1, [r7, #0]
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f7ff fdea 	bl	8008c42 <get_fat>
 800906e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2b01      	cmp	r3, #1
 8009074:	d801      	bhi.n	800907a <create_chain+0x46>
 8009076:	2301      	movs	r3, #1
 8009078:	e070      	b.n	800915c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009080:	d101      	bne.n	8009086 <create_chain+0x52>
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	e06a      	b.n	800915c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009086:	693b      	ldr	r3, [r7, #16]
 8009088:	699b      	ldr	r3, [r3, #24]
 800908a:	68fa      	ldr	r2, [r7, #12]
 800908c:	429a      	cmp	r2, r3
 800908e:	d201      	bcs.n	8009094 <create_chain+0x60>
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	e063      	b.n	800915c <create_chain+0x128>
		scl = clst;
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009098:	69bb      	ldr	r3, [r7, #24]
 800909a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	3301      	adds	r3, #1
 80090a0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	699b      	ldr	r3, [r3, #24]
 80090a6:	69fa      	ldr	r2, [r7, #28]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d307      	bcc.n	80090bc <create_chain+0x88>
				ncl = 2;
 80090ac:	2302      	movs	r3, #2
 80090ae:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80090b0:	69fa      	ldr	r2, [r7, #28]
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d901      	bls.n	80090bc <create_chain+0x88>
 80090b8:	2300      	movs	r3, #0
 80090ba:	e04f      	b.n	800915c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80090bc:	69f9      	ldr	r1, [r7, #28]
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f7ff fdbf 	bl	8008c42 <get_fat>
 80090c4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d00e      	beq.n	80090ea <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d003      	beq.n	80090da <create_chain+0xa6>
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090d8:	d101      	bne.n	80090de <create_chain+0xaa>
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	e03e      	b.n	800915c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80090de:	69fa      	ldr	r2, [r7, #28]
 80090e0:	69bb      	ldr	r3, [r7, #24]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d1da      	bne.n	800909c <create_chain+0x68>
 80090e6:	2300      	movs	r3, #0
 80090e8:	e038      	b.n	800915c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80090ea:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80090ec:	f04f 32ff 	mov.w	r2, #4294967295
 80090f0:	69f9      	ldr	r1, [r7, #28]
 80090f2:	6938      	ldr	r0, [r7, #16]
 80090f4:	f7ff fe4d 	bl	8008d92 <put_fat>
 80090f8:	4603      	mov	r3, r0
 80090fa:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80090fc:	7dfb      	ldrb	r3, [r7, #23]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d109      	bne.n	8009116 <create_chain+0xe2>
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d006      	beq.n	8009116 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009108:	69fa      	ldr	r2, [r7, #28]
 800910a:	6839      	ldr	r1, [r7, #0]
 800910c:	6938      	ldr	r0, [r7, #16]
 800910e:	f7ff fe40 	bl	8008d92 <put_fat>
 8009112:	4603      	mov	r3, r0
 8009114:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009116:	7dfb      	ldrb	r3, [r7, #23]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d116      	bne.n	800914a <create_chain+0x116>
		fs->last_clst = ncl;
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	69fa      	ldr	r2, [r7, #28]
 8009120:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	695a      	ldr	r2, [r3, #20]
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	699b      	ldr	r3, [r3, #24]
 800912a:	3b02      	subs	r3, #2
 800912c:	429a      	cmp	r2, r3
 800912e:	d804      	bhi.n	800913a <create_chain+0x106>
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	695b      	ldr	r3, [r3, #20]
 8009134:	1e5a      	subs	r2, r3, #1
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	791b      	ldrb	r3, [r3, #4]
 800913e:	f043 0301 	orr.w	r3, r3, #1
 8009142:	b2da      	uxtb	r2, r3
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	711a      	strb	r2, [r3, #4]
 8009148:	e007      	b.n	800915a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800914a:	7dfb      	ldrb	r3, [r7, #23]
 800914c:	2b01      	cmp	r3, #1
 800914e:	d102      	bne.n	8009156 <create_chain+0x122>
 8009150:	f04f 33ff 	mov.w	r3, #4294967295
 8009154:	e000      	b.n	8009158 <create_chain+0x124>
 8009156:	2301      	movs	r3, #1
 8009158:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800915a:	69fb      	ldr	r3, [r7, #28]
}
 800915c:	4618      	mov	r0, r3
 800915e:	3720      	adds	r7, #32
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009164:	b480      	push	{r7}
 8009166:	b087      	sub	sp, #28
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
 800916c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009178:	3304      	adds	r3, #4
 800917a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	0a5b      	lsrs	r3, r3, #9
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	8952      	ldrh	r2, [r2, #10]
 8009184:	fbb3 f3f2 	udiv	r3, r3, r2
 8009188:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	1d1a      	adds	r2, r3, #4
 800918e:	613a      	str	r2, [r7, #16]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d101      	bne.n	800919e <clmt_clust+0x3a>
 800919a:	2300      	movs	r3, #0
 800919c:	e010      	b.n	80091c0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800919e:	697a      	ldr	r2, [r7, #20]
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	429a      	cmp	r2, r3
 80091a4:	d307      	bcc.n	80091b6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80091a6:	697a      	ldr	r2, [r7, #20]
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	1ad3      	subs	r3, r2, r3
 80091ac:	617b      	str	r3, [r7, #20]
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	3304      	adds	r3, #4
 80091b2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80091b4:	e7e9      	b.n	800918a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80091b6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	681a      	ldr	r2, [r3, #0]
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	4413      	add	r3, r2
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	371c      	adds	r7, #28
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr

080091cc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b086      	sub	sp, #24
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
 80091d4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80091e2:	d204      	bcs.n	80091ee <dir_sdi+0x22>
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	f003 031f 	and.w	r3, r3, #31
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d001      	beq.n	80091f2 <dir_sdi+0x26>
		return FR_INT_ERR;
 80091ee:	2302      	movs	r3, #2
 80091f0:	e063      	b.n	80092ba <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	683a      	ldr	r2, [r7, #0]
 80091f6:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d106      	bne.n	8009212 <dir_sdi+0x46>
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	2b02      	cmp	r3, #2
 800920a:	d902      	bls.n	8009212 <dir_sdi+0x46>
		clst = fs->dirbase;
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009210:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d10c      	bne.n	8009232 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	095b      	lsrs	r3, r3, #5
 800921c:	693a      	ldr	r2, [r7, #16]
 800921e:	8912      	ldrh	r2, [r2, #8]
 8009220:	4293      	cmp	r3, r2
 8009222:	d301      	bcc.n	8009228 <dir_sdi+0x5c>
 8009224:	2302      	movs	r3, #2
 8009226:	e048      	b.n	80092ba <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	61da      	str	r2, [r3, #28]
 8009230:	e029      	b.n	8009286 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	895b      	ldrh	r3, [r3, #10]
 8009236:	025b      	lsls	r3, r3, #9
 8009238:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800923a:	e019      	b.n	8009270 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6979      	ldr	r1, [r7, #20]
 8009240:	4618      	mov	r0, r3
 8009242:	f7ff fcfe 	bl	8008c42 <get_fat>
 8009246:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800924e:	d101      	bne.n	8009254 <dir_sdi+0x88>
 8009250:	2301      	movs	r3, #1
 8009252:	e032      	b.n	80092ba <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	2b01      	cmp	r3, #1
 8009258:	d904      	bls.n	8009264 <dir_sdi+0x98>
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	699b      	ldr	r3, [r3, #24]
 800925e:	697a      	ldr	r2, [r7, #20]
 8009260:	429a      	cmp	r2, r3
 8009262:	d301      	bcc.n	8009268 <dir_sdi+0x9c>
 8009264:	2302      	movs	r3, #2
 8009266:	e028      	b.n	80092ba <dir_sdi+0xee>
			ofs -= csz;
 8009268:	683a      	ldr	r2, [r7, #0]
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	1ad3      	subs	r3, r2, r3
 800926e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009270:	683a      	ldr	r2, [r7, #0]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	429a      	cmp	r2, r3
 8009276:	d2e1      	bcs.n	800923c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8009278:	6979      	ldr	r1, [r7, #20]
 800927a:	6938      	ldr	r0, [r7, #16]
 800927c:	f7ff fcc2 	bl	8008c04 <clust2sect>
 8009280:	4602      	mov	r2, r0
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	697a      	ldr	r2, [r7, #20]
 800928a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	69db      	ldr	r3, [r3, #28]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d101      	bne.n	8009298 <dir_sdi+0xcc>
 8009294:	2302      	movs	r3, #2
 8009296:	e010      	b.n	80092ba <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	69da      	ldr	r2, [r3, #28]
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	0a5b      	lsrs	r3, r3, #9
 80092a0:	441a      	add	r2, r3
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092b2:	441a      	add	r2, r3
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80092b8:	2300      	movs	r3, #0
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3718      	adds	r7, #24
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}

080092c2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80092c2:	b580      	push	{r7, lr}
 80092c4:	b086      	sub	sp, #24
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
 80092ca:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	695b      	ldr	r3, [r3, #20]
 80092d6:	3320      	adds	r3, #32
 80092d8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	69db      	ldr	r3, [r3, #28]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d003      	beq.n	80092ea <dir_next+0x28>
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80092e8:	d301      	bcc.n	80092ee <dir_next+0x2c>
 80092ea:	2304      	movs	r3, #4
 80092ec:	e0aa      	b.n	8009444 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	f040 8098 	bne.w	800942a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	69db      	ldr	r3, [r3, #28]
 80092fe:	1c5a      	adds	r2, r3, #1
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	699b      	ldr	r3, [r3, #24]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d10b      	bne.n	8009324 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	095b      	lsrs	r3, r3, #5
 8009310:	68fa      	ldr	r2, [r7, #12]
 8009312:	8912      	ldrh	r2, [r2, #8]
 8009314:	4293      	cmp	r3, r2
 8009316:	f0c0 8088 	bcc.w	800942a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2200      	movs	r2, #0
 800931e:	61da      	str	r2, [r3, #28]
 8009320:	2304      	movs	r3, #4
 8009322:	e08f      	b.n	8009444 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	0a5b      	lsrs	r3, r3, #9
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	8952      	ldrh	r2, [r2, #10]
 800932c:	3a01      	subs	r2, #1
 800932e:	4013      	ands	r3, r2
 8009330:	2b00      	cmp	r3, #0
 8009332:	d17a      	bne.n	800942a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009334:	687a      	ldr	r2, [r7, #4]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	699b      	ldr	r3, [r3, #24]
 800933a:	4619      	mov	r1, r3
 800933c:	4610      	mov	r0, r2
 800933e:	f7ff fc80 	bl	8008c42 <get_fat>
 8009342:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	2b01      	cmp	r3, #1
 8009348:	d801      	bhi.n	800934e <dir_next+0x8c>
 800934a:	2302      	movs	r3, #2
 800934c:	e07a      	b.n	8009444 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009354:	d101      	bne.n	800935a <dir_next+0x98>
 8009356:	2301      	movs	r3, #1
 8009358:	e074      	b.n	8009444 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	699b      	ldr	r3, [r3, #24]
 800935e:	697a      	ldr	r2, [r7, #20]
 8009360:	429a      	cmp	r2, r3
 8009362:	d358      	bcc.n	8009416 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d104      	bne.n	8009374 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2200      	movs	r2, #0
 800936e:	61da      	str	r2, [r3, #28]
 8009370:	2304      	movs	r3, #4
 8009372:	e067      	b.n	8009444 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009374:	687a      	ldr	r2, [r7, #4]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	699b      	ldr	r3, [r3, #24]
 800937a:	4619      	mov	r1, r3
 800937c:	4610      	mov	r0, r2
 800937e:	f7ff fe59 	bl	8009034 <create_chain>
 8009382:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d101      	bne.n	800938e <dir_next+0xcc>
 800938a:	2307      	movs	r3, #7
 800938c:	e05a      	b.n	8009444 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	2b01      	cmp	r3, #1
 8009392:	d101      	bne.n	8009398 <dir_next+0xd6>
 8009394:	2302      	movs	r3, #2
 8009396:	e055      	b.n	8009444 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800939e:	d101      	bne.n	80093a4 <dir_next+0xe2>
 80093a0:	2301      	movs	r3, #1
 80093a2:	e04f      	b.n	8009444 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80093a4:	68f8      	ldr	r0, [r7, #12]
 80093a6:	f7ff fb4d 	bl	8008a44 <sync_window>
 80093aa:	4603      	mov	r3, r0
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d001      	beq.n	80093b4 <dir_next+0xf2>
 80093b0:	2301      	movs	r3, #1
 80093b2:	e047      	b.n	8009444 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	3334      	adds	r3, #52	; 0x34
 80093b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80093bc:	2100      	movs	r1, #0
 80093be:	4618      	mov	r0, r3
 80093c0:	f7ff f977 	bl	80086b2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80093c4:	2300      	movs	r3, #0
 80093c6:	613b      	str	r3, [r7, #16]
 80093c8:	6979      	ldr	r1, [r7, #20]
 80093ca:	68f8      	ldr	r0, [r7, #12]
 80093cc:	f7ff fc1a 	bl	8008c04 <clust2sect>
 80093d0:	4602      	mov	r2, r0
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	631a      	str	r2, [r3, #48]	; 0x30
 80093d6:	e012      	b.n	80093fe <dir_next+0x13c>
						fs->wflag = 1;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2201      	movs	r2, #1
 80093dc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80093de:	68f8      	ldr	r0, [r7, #12]
 80093e0:	f7ff fb30 	bl	8008a44 <sync_window>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d001      	beq.n	80093ee <dir_next+0x12c>
 80093ea:	2301      	movs	r3, #1
 80093ec:	e02a      	b.n	8009444 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	3301      	adds	r3, #1
 80093f2:	613b      	str	r3, [r7, #16]
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093f8:	1c5a      	adds	r2, r3, #1
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	631a      	str	r2, [r3, #48]	; 0x30
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	895b      	ldrh	r3, [r3, #10]
 8009402:	461a      	mov	r2, r3
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	4293      	cmp	r3, r2
 8009408:	d3e6      	bcc.n	80093d8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	1ad2      	subs	r2, r2, r3
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	697a      	ldr	r2, [r7, #20]
 800941a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800941c:	6979      	ldr	r1, [r7, #20]
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	f7ff fbf0 	bl	8008c04 <clust2sect>
 8009424:	4602      	mov	r2, r0
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	68ba      	ldr	r2, [r7, #8]
 800942e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800943c:	441a      	add	r2, r3
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009442:	2300      	movs	r3, #0
}
 8009444:	4618      	mov	r0, r3
 8009446:	3718      	adds	r7, #24
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b086      	sub	sp, #24
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800945c:	2100      	movs	r1, #0
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f7ff feb4 	bl	80091cc <dir_sdi>
 8009464:	4603      	mov	r3, r0
 8009466:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009468:	7dfb      	ldrb	r3, [r7, #23]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d12b      	bne.n	80094c6 <dir_alloc+0x7a>
		n = 0;
 800946e:	2300      	movs	r3, #0
 8009470:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	69db      	ldr	r3, [r3, #28]
 8009476:	4619      	mov	r1, r3
 8009478:	68f8      	ldr	r0, [r7, #12]
 800947a:	f7ff fb27 	bl	8008acc <move_window>
 800947e:	4603      	mov	r3, r0
 8009480:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009482:	7dfb      	ldrb	r3, [r7, #23]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d11d      	bne.n	80094c4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6a1b      	ldr	r3, [r3, #32]
 800948c:	781b      	ldrb	r3, [r3, #0]
 800948e:	2be5      	cmp	r3, #229	; 0xe5
 8009490:	d004      	beq.n	800949c <dir_alloc+0x50>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6a1b      	ldr	r3, [r3, #32]
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d107      	bne.n	80094ac <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	3301      	adds	r3, #1
 80094a0:	613b      	str	r3, [r7, #16]
 80094a2:	693a      	ldr	r2, [r7, #16]
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d102      	bne.n	80094b0 <dir_alloc+0x64>
 80094aa:	e00c      	b.n	80094c6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80094ac:	2300      	movs	r3, #0
 80094ae:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80094b0:	2101      	movs	r1, #1
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f7ff ff05 	bl	80092c2 <dir_next>
 80094b8:	4603      	mov	r3, r0
 80094ba:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80094bc:	7dfb      	ldrb	r3, [r7, #23]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d0d7      	beq.n	8009472 <dir_alloc+0x26>
 80094c2:	e000      	b.n	80094c6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80094c4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80094c6:	7dfb      	ldrb	r3, [r7, #23]
 80094c8:	2b04      	cmp	r3, #4
 80094ca:	d101      	bne.n	80094d0 <dir_alloc+0x84>
 80094cc:	2307      	movs	r3, #7
 80094ce:	75fb      	strb	r3, [r7, #23]
	return res;
 80094d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3718      	adds	r7, #24
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}

080094da <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80094da:	b580      	push	{r7, lr}
 80094dc:	b084      	sub	sp, #16
 80094de:	af00      	add	r7, sp, #0
 80094e0:	6078      	str	r0, [r7, #4]
 80094e2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	331a      	adds	r3, #26
 80094e8:	4618      	mov	r0, r3
 80094ea:	f7ff f83f 	bl	800856c <ld_word>
 80094ee:	4603      	mov	r3, r0
 80094f0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	2b03      	cmp	r3, #3
 80094f8:	d109      	bne.n	800950e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	3314      	adds	r3, #20
 80094fe:	4618      	mov	r0, r3
 8009500:	f7ff f834 	bl	800856c <ld_word>
 8009504:	4603      	mov	r3, r0
 8009506:	041b      	lsls	r3, r3, #16
 8009508:	68fa      	ldr	r2, [r7, #12]
 800950a:	4313      	orrs	r3, r2
 800950c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800950e:	68fb      	ldr	r3, [r7, #12]
}
 8009510:	4618      	mov	r0, r3
 8009512:	3710      	adds	r7, #16
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	331a      	adds	r3, #26
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	b292      	uxth	r2, r2
 800952c:	4611      	mov	r1, r2
 800952e:	4618      	mov	r0, r3
 8009530:	f7ff f857 	bl	80085e2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	781b      	ldrb	r3, [r3, #0]
 8009538:	2b03      	cmp	r3, #3
 800953a:	d109      	bne.n	8009550 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	f103 0214 	add.w	r2, r3, #20
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	0c1b      	lsrs	r3, r3, #16
 8009546:	b29b      	uxth	r3, r3
 8009548:	4619      	mov	r1, r3
 800954a:	4610      	mov	r0, r2
 800954c:	f7ff f849 	bl	80085e2 <st_word>
	}
}
 8009550:	bf00      	nop
 8009552:	3710      	adds	r7, #16
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}

08009558 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8009558:	b590      	push	{r4, r7, lr}
 800955a:	b087      	sub	sp, #28
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	331a      	adds	r3, #26
 8009566:	4618      	mov	r0, r3
 8009568:	f7ff f800 	bl	800856c <ld_word>
 800956c:	4603      	mov	r3, r0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d001      	beq.n	8009576 <cmp_lfn+0x1e>
 8009572:	2300      	movs	r3, #0
 8009574:	e059      	b.n	800962a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800957e:	1e5a      	subs	r2, r3, #1
 8009580:	4613      	mov	r3, r2
 8009582:	005b      	lsls	r3, r3, #1
 8009584:	4413      	add	r3, r2
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	4413      	add	r3, r2
 800958a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800958c:	2301      	movs	r3, #1
 800958e:	81fb      	strh	r3, [r7, #14]
 8009590:	2300      	movs	r3, #0
 8009592:	613b      	str	r3, [r7, #16]
 8009594:	e033      	b.n	80095fe <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009596:	4a27      	ldr	r2, [pc, #156]	; (8009634 <cmp_lfn+0xdc>)
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	4413      	add	r3, r2
 800959c:	781b      	ldrb	r3, [r3, #0]
 800959e:	461a      	mov	r2, r3
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	4413      	add	r3, r2
 80095a4:	4618      	mov	r0, r3
 80095a6:	f7fe ffe1 	bl	800856c <ld_word>
 80095aa:	4603      	mov	r3, r0
 80095ac:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80095ae:	89fb      	ldrh	r3, [r7, #14]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d01a      	beq.n	80095ea <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	2bfe      	cmp	r3, #254	; 0xfe
 80095b8:	d812      	bhi.n	80095e0 <cmp_lfn+0x88>
 80095ba:	89bb      	ldrh	r3, [r7, #12]
 80095bc:	4618      	mov	r0, r3
 80095be:	f002 fde5 	bl	800c18c <ff_wtoupper>
 80095c2:	4603      	mov	r3, r0
 80095c4:	461c      	mov	r4, r3
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	1c5a      	adds	r2, r3, #1
 80095ca:	617a      	str	r2, [r7, #20]
 80095cc:	005b      	lsls	r3, r3, #1
 80095ce:	687a      	ldr	r2, [r7, #4]
 80095d0:	4413      	add	r3, r2
 80095d2:	881b      	ldrh	r3, [r3, #0]
 80095d4:	4618      	mov	r0, r3
 80095d6:	f002 fdd9 	bl	800c18c <ff_wtoupper>
 80095da:	4603      	mov	r3, r0
 80095dc:	429c      	cmp	r4, r3
 80095de:	d001      	beq.n	80095e4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80095e0:	2300      	movs	r3, #0
 80095e2:	e022      	b.n	800962a <cmp_lfn+0xd2>
			}
			wc = uc;
 80095e4:	89bb      	ldrh	r3, [r7, #12]
 80095e6:	81fb      	strh	r3, [r7, #14]
 80095e8:	e006      	b.n	80095f8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80095ea:	89bb      	ldrh	r3, [r7, #12]
 80095ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d001      	beq.n	80095f8 <cmp_lfn+0xa0>
 80095f4:	2300      	movs	r3, #0
 80095f6:	e018      	b.n	800962a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	3301      	adds	r3, #1
 80095fc:	613b      	str	r3, [r7, #16]
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	2b0c      	cmp	r3, #12
 8009602:	d9c8      	bls.n	8009596 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	781b      	ldrb	r3, [r3, #0]
 8009608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800960c:	2b00      	cmp	r3, #0
 800960e:	d00b      	beq.n	8009628 <cmp_lfn+0xd0>
 8009610:	89fb      	ldrh	r3, [r7, #14]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d008      	beq.n	8009628 <cmp_lfn+0xd0>
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	005b      	lsls	r3, r3, #1
 800961a:	687a      	ldr	r2, [r7, #4]
 800961c:	4413      	add	r3, r2
 800961e:	881b      	ldrh	r3, [r3, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d001      	beq.n	8009628 <cmp_lfn+0xd0>
 8009624:	2300      	movs	r3, #0
 8009626:	e000      	b.n	800962a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009628:	2301      	movs	r3, #1
}
 800962a:	4618      	mov	r0, r3
 800962c:	371c      	adds	r7, #28
 800962e:	46bd      	mov	sp, r7
 8009630:	bd90      	pop	{r4, r7, pc}
 8009632:	bf00      	nop
 8009634:	0800d840 	.word	0x0800d840

08009638 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b086      	sub	sp, #24
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
 8009640:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	331a      	adds	r3, #26
 8009646:	4618      	mov	r0, r3
 8009648:	f7fe ff90 	bl	800856c <ld_word>
 800964c:	4603      	mov	r3, r0
 800964e:	2b00      	cmp	r3, #0
 8009650:	d001      	beq.n	8009656 <pick_lfn+0x1e>
 8009652:	2300      	movs	r3, #0
 8009654:	e04d      	b.n	80096f2 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800965e:	1e5a      	subs	r2, r3, #1
 8009660:	4613      	mov	r3, r2
 8009662:	005b      	lsls	r3, r3, #1
 8009664:	4413      	add	r3, r2
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	4413      	add	r3, r2
 800966a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800966c:	2301      	movs	r3, #1
 800966e:	81fb      	strh	r3, [r7, #14]
 8009670:	2300      	movs	r3, #0
 8009672:	613b      	str	r3, [r7, #16]
 8009674:	e028      	b.n	80096c8 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009676:	4a21      	ldr	r2, [pc, #132]	; (80096fc <pick_lfn+0xc4>)
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	4413      	add	r3, r2
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	461a      	mov	r2, r3
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	4413      	add	r3, r2
 8009684:	4618      	mov	r0, r3
 8009686:	f7fe ff71 	bl	800856c <ld_word>
 800968a:	4603      	mov	r3, r0
 800968c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800968e:	89fb      	ldrh	r3, [r7, #14]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d00f      	beq.n	80096b4 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	2bfe      	cmp	r3, #254	; 0xfe
 8009698:	d901      	bls.n	800969e <pick_lfn+0x66>
 800969a:	2300      	movs	r3, #0
 800969c:	e029      	b.n	80096f2 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800969e:	89bb      	ldrh	r3, [r7, #12]
 80096a0:	81fb      	strh	r3, [r7, #14]
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	1c5a      	adds	r2, r3, #1
 80096a6:	617a      	str	r2, [r7, #20]
 80096a8:	005b      	lsls	r3, r3, #1
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	4413      	add	r3, r2
 80096ae:	89fa      	ldrh	r2, [r7, #14]
 80096b0:	801a      	strh	r2, [r3, #0]
 80096b2:	e006      	b.n	80096c2 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80096b4:	89bb      	ldrh	r3, [r7, #12]
 80096b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d001      	beq.n	80096c2 <pick_lfn+0x8a>
 80096be:	2300      	movs	r3, #0
 80096c0:	e017      	b.n	80096f2 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	3301      	adds	r3, #1
 80096c6:	613b      	str	r3, [r7, #16]
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	2b0c      	cmp	r3, #12
 80096cc:	d9d3      	bls.n	8009676 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d00a      	beq.n	80096f0 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	2bfe      	cmp	r3, #254	; 0xfe
 80096de:	d901      	bls.n	80096e4 <pick_lfn+0xac>
 80096e0:	2300      	movs	r3, #0
 80096e2:	e006      	b.n	80096f2 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	005b      	lsls	r3, r3, #1
 80096e8:	687a      	ldr	r2, [r7, #4]
 80096ea:	4413      	add	r3, r2
 80096ec:	2200      	movs	r2, #0
 80096ee:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 80096f0:	2301      	movs	r3, #1
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3718      	adds	r7, #24
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}
 80096fa:	bf00      	nop
 80096fc:	0800d840 	.word	0x0800d840

08009700 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b088      	sub	sp, #32
 8009704:	af00      	add	r7, sp, #0
 8009706:	60f8      	str	r0, [r7, #12]
 8009708:	60b9      	str	r1, [r7, #8]
 800970a:	4611      	mov	r1, r2
 800970c:	461a      	mov	r2, r3
 800970e:	460b      	mov	r3, r1
 8009710:	71fb      	strb	r3, [r7, #7]
 8009712:	4613      	mov	r3, r2
 8009714:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	330d      	adds	r3, #13
 800971a:	79ba      	ldrb	r2, [r7, #6]
 800971c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	330b      	adds	r3, #11
 8009722:	220f      	movs	r2, #15
 8009724:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	330c      	adds	r3, #12
 800972a:	2200      	movs	r2, #0
 800972c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	331a      	adds	r3, #26
 8009732:	2100      	movs	r1, #0
 8009734:	4618      	mov	r0, r3
 8009736:	f7fe ff54 	bl	80085e2 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800973a:	79fb      	ldrb	r3, [r7, #7]
 800973c:	1e5a      	subs	r2, r3, #1
 800973e:	4613      	mov	r3, r2
 8009740:	005b      	lsls	r3, r3, #1
 8009742:	4413      	add	r3, r2
 8009744:	009b      	lsls	r3, r3, #2
 8009746:	4413      	add	r3, r2
 8009748:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800974a:	2300      	movs	r3, #0
 800974c:	82fb      	strh	r3, [r7, #22]
 800974e:	2300      	movs	r3, #0
 8009750:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8009752:	8afb      	ldrh	r3, [r7, #22]
 8009754:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009758:	4293      	cmp	r3, r2
 800975a:	d007      	beq.n	800976c <put_lfn+0x6c>
 800975c:	69fb      	ldr	r3, [r7, #28]
 800975e:	1c5a      	adds	r2, r3, #1
 8009760:	61fa      	str	r2, [r7, #28]
 8009762:	005b      	lsls	r3, r3, #1
 8009764:	68fa      	ldr	r2, [r7, #12]
 8009766:	4413      	add	r3, r2
 8009768:	881b      	ldrh	r3, [r3, #0]
 800976a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800976c:	4a17      	ldr	r2, [pc, #92]	; (80097cc <put_lfn+0xcc>)
 800976e:	69bb      	ldr	r3, [r7, #24]
 8009770:	4413      	add	r3, r2
 8009772:	781b      	ldrb	r3, [r3, #0]
 8009774:	461a      	mov	r2, r3
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	4413      	add	r3, r2
 800977a:	8afa      	ldrh	r2, [r7, #22]
 800977c:	4611      	mov	r1, r2
 800977e:	4618      	mov	r0, r3
 8009780:	f7fe ff2f 	bl	80085e2 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009784:	8afb      	ldrh	r3, [r7, #22]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d102      	bne.n	8009790 <put_lfn+0x90>
 800978a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800978e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009790:	69bb      	ldr	r3, [r7, #24]
 8009792:	3301      	adds	r3, #1
 8009794:	61bb      	str	r3, [r7, #24]
 8009796:	69bb      	ldr	r3, [r7, #24]
 8009798:	2b0c      	cmp	r3, #12
 800979a:	d9da      	bls.n	8009752 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800979c:	8afb      	ldrh	r3, [r7, #22]
 800979e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d006      	beq.n	80097b4 <put_lfn+0xb4>
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	005b      	lsls	r3, r3, #1
 80097aa:	68fa      	ldr	r2, [r7, #12]
 80097ac:	4413      	add	r3, r2
 80097ae:	881b      	ldrh	r3, [r3, #0]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d103      	bne.n	80097bc <put_lfn+0xbc>
 80097b4:	79fb      	ldrb	r3, [r7, #7]
 80097b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097ba:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	79fa      	ldrb	r2, [r7, #7]
 80097c0:	701a      	strb	r2, [r3, #0]
}
 80097c2:	bf00      	nop
 80097c4:	3720      	adds	r7, #32
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop
 80097cc:	0800d840 	.word	0x0800d840

080097d0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b08c      	sub	sp, #48	; 0x30
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	60f8      	str	r0, [r7, #12]
 80097d8:	60b9      	str	r1, [r7, #8]
 80097da:	607a      	str	r2, [r7, #4]
 80097dc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80097de:	220b      	movs	r2, #11
 80097e0:	68b9      	ldr	r1, [r7, #8]
 80097e2:	68f8      	ldr	r0, [r7, #12]
 80097e4:	f7fe ff44 	bl	8008670 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	2b05      	cmp	r3, #5
 80097ec:	d92b      	bls.n	8009846 <gen_numname+0x76>
		sr = seq;
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80097f2:	e022      	b.n	800983a <gen_numname+0x6a>
			wc = *lfn++;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	1c9a      	adds	r2, r3, #2
 80097f8:	607a      	str	r2, [r7, #4]
 80097fa:	881b      	ldrh	r3, [r3, #0]
 80097fc:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80097fe:	2300      	movs	r3, #0
 8009800:	62bb      	str	r3, [r7, #40]	; 0x28
 8009802:	e017      	b.n	8009834 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8009804:	69fb      	ldr	r3, [r7, #28]
 8009806:	005a      	lsls	r2, r3, #1
 8009808:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800980a:	f003 0301 	and.w	r3, r3, #1
 800980e:	4413      	add	r3, r2
 8009810:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8009812:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009814:	085b      	lsrs	r3, r3, #1
 8009816:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8009818:	69fb      	ldr	r3, [r7, #28]
 800981a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800981e:	2b00      	cmp	r3, #0
 8009820:	d005      	beq.n	800982e <gen_numname+0x5e>
 8009822:	69fb      	ldr	r3, [r7, #28]
 8009824:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8009828:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800982c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800982e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009830:	3301      	adds	r3, #1
 8009832:	62bb      	str	r3, [r7, #40]	; 0x28
 8009834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009836:	2b0f      	cmp	r3, #15
 8009838:	d9e4      	bls.n	8009804 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	881b      	ldrh	r3, [r3, #0]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d1d8      	bne.n	80097f4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8009842:	69fb      	ldr	r3, [r7, #28]
 8009844:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8009846:	2307      	movs	r3, #7
 8009848:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	b2db      	uxtb	r3, r3
 800984e:	f003 030f 	and.w	r3, r3, #15
 8009852:	b2db      	uxtb	r3, r3
 8009854:	3330      	adds	r3, #48	; 0x30
 8009856:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800985a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800985e:	2b39      	cmp	r3, #57	; 0x39
 8009860:	d904      	bls.n	800986c <gen_numname+0x9c>
 8009862:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009866:	3307      	adds	r3, #7
 8009868:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800986c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800986e:	1e5a      	subs	r2, r3, #1
 8009870:	62ba      	str	r2, [r7, #40]	; 0x28
 8009872:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8009876:	4413      	add	r3, r2
 8009878:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800987c:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	091b      	lsrs	r3, r3, #4
 8009884:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d1de      	bne.n	800984a <gen_numname+0x7a>
	ns[i] = '~';
 800988c:	f107 0214 	add.w	r2, r7, #20
 8009890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009892:	4413      	add	r3, r2
 8009894:	227e      	movs	r2, #126	; 0x7e
 8009896:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009898:	2300      	movs	r3, #0
 800989a:	627b      	str	r3, [r7, #36]	; 0x24
 800989c:	e016      	b.n	80098cc <gen_numname+0xfc>
		if (IsDBCS1(dst[j])) {
 800989e:	68fa      	ldr	r2, [r7, #12]
 80098a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a2:	4413      	add	r3, r2
 80098a4:	781b      	ldrb	r3, [r3, #0]
 80098a6:	2b80      	cmp	r3, #128	; 0x80
 80098a8:	d90d      	bls.n	80098c6 <gen_numname+0xf6>
 80098aa:	68fa      	ldr	r2, [r7, #12]
 80098ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ae:	4413      	add	r3, r2
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	2bff      	cmp	r3, #255	; 0xff
 80098b4:	d007      	beq.n	80098c6 <gen_numname+0xf6>
			if (j == i - 1) break;
 80098b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098b8:	3b01      	subs	r3, #1
 80098ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098bc:	429a      	cmp	r2, r3
 80098be:	d010      	beq.n	80098e2 <gen_numname+0x112>
			j++;
 80098c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c2:	3301      	adds	r3, #1
 80098c4:	627b      	str	r3, [r7, #36]	; 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80098c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c8:	3301      	adds	r3, #1
 80098ca:	627b      	str	r3, [r7, #36]	; 0x24
 80098cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d207      	bcs.n	80098e4 <gen_numname+0x114>
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098d8:	4413      	add	r3, r2
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	2b20      	cmp	r3, #32
 80098de:	d1de      	bne.n	800989e <gen_numname+0xce>
 80098e0:	e000      	b.n	80098e4 <gen_numname+0x114>
			if (j == i - 1) break;
 80098e2:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80098e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098e6:	2b07      	cmp	r3, #7
 80098e8:	d808      	bhi.n	80098fc <gen_numname+0x12c>
 80098ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ec:	1c5a      	adds	r2, r3, #1
 80098ee:	62ba      	str	r2, [r7, #40]	; 0x28
 80098f0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80098f4:	4413      	add	r3, r2
 80098f6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80098fa:	e000      	b.n	80098fe <gen_numname+0x12e>
 80098fc:	2120      	movs	r1, #32
 80098fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	627a      	str	r2, [r7, #36]	; 0x24
 8009904:	68fa      	ldr	r2, [r7, #12]
 8009906:	4413      	add	r3, r2
 8009908:	460a      	mov	r2, r1
 800990a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800990c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800990e:	2b07      	cmp	r3, #7
 8009910:	d9e8      	bls.n	80098e4 <gen_numname+0x114>
}
 8009912:	bf00      	nop
 8009914:	bf00      	nop
 8009916:	3730      	adds	r7, #48	; 0x30
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}

0800991c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800991c:	b480      	push	{r7}
 800991e:	b085      	sub	sp, #20
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009924:	2300      	movs	r3, #0
 8009926:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8009928:	230b      	movs	r3, #11
 800992a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800992c:	7bfb      	ldrb	r3, [r7, #15]
 800992e:	b2da      	uxtb	r2, r3
 8009930:	0852      	lsrs	r2, r2, #1
 8009932:	01db      	lsls	r3, r3, #7
 8009934:	4313      	orrs	r3, r2
 8009936:	b2da      	uxtb	r2, r3
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	1c59      	adds	r1, r3, #1
 800993c:	6079      	str	r1, [r7, #4]
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	4413      	add	r3, r2
 8009942:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	3b01      	subs	r3, #1
 8009948:	60bb      	str	r3, [r7, #8]
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d1ed      	bne.n	800992c <sum_sfn+0x10>
	return sum;
 8009950:	7bfb      	ldrb	r3, [r7, #15]
}
 8009952:	4618      	mov	r0, r3
 8009954:	3714      	adds	r7, #20
 8009956:	46bd      	mov	sp, r7
 8009958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995c:	4770      	bx	lr

0800995e <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800995e:	b580      	push	{r7, lr}
 8009960:	b086      	sub	sp, #24
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
 8009966:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8009968:	2304      	movs	r3, #4
 800996a:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 8009972:	23ff      	movs	r3, #255	; 0xff
 8009974:	757b      	strb	r3, [r7, #21]
 8009976:	23ff      	movs	r3, #255	; 0xff
 8009978:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800997a:	e081      	b.n	8009a80 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	69db      	ldr	r3, [r3, #28]
 8009980:	4619      	mov	r1, r3
 8009982:	6938      	ldr	r0, [r7, #16]
 8009984:	f7ff f8a2 	bl	8008acc <move_window>
 8009988:	4603      	mov	r3, r0
 800998a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800998c:	7dfb      	ldrb	r3, [r7, #23]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d17c      	bne.n	8009a8c <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6a1b      	ldr	r3, [r3, #32]
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800999a:	7dbb      	ldrb	r3, [r7, #22]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d102      	bne.n	80099a6 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80099a0:	2304      	movs	r3, #4
 80099a2:	75fb      	strb	r3, [r7, #23]
 80099a4:	e077      	b.n	8009a96 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6a1b      	ldr	r3, [r3, #32]
 80099aa:	330b      	adds	r3, #11
 80099ac:	781b      	ldrb	r3, [r3, #0]
 80099ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80099b2:	73fb      	strb	r3, [r7, #15]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	7bfa      	ldrb	r2, [r7, #15]
 80099b8:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 80099ba:	7dbb      	ldrb	r3, [r7, #22]
 80099bc:	2be5      	cmp	r3, #229	; 0xe5
 80099be:	d00e      	beq.n	80099de <dir_read+0x80>
 80099c0:	7dbb      	ldrb	r3, [r7, #22]
 80099c2:	2b2e      	cmp	r3, #46	; 0x2e
 80099c4:	d00b      	beq.n	80099de <dir_read+0x80>
 80099c6:	7bfb      	ldrb	r3, [r7, #15]
 80099c8:	f023 0320 	bic.w	r3, r3, #32
 80099cc:	2b08      	cmp	r3, #8
 80099ce:	bf0c      	ite	eq
 80099d0:	2301      	moveq	r3, #1
 80099d2:	2300      	movne	r3, #0
 80099d4:	b2db      	uxtb	r3, r3
 80099d6:	461a      	mov	r2, r3
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	4293      	cmp	r3, r2
 80099dc:	d002      	beq.n	80099e4 <dir_read+0x86>
				ord = 0xFF;
 80099de:	23ff      	movs	r3, #255	; 0xff
 80099e0:	757b      	strb	r3, [r7, #21]
 80099e2:	e044      	b.n	8009a6e <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 80099e4:	7bfb      	ldrb	r3, [r7, #15]
 80099e6:	2b0f      	cmp	r3, #15
 80099e8:	d12f      	bne.n	8009a4a <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 80099ea:	7dbb      	ldrb	r3, [r7, #22]
 80099ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d00d      	beq.n	8009a10 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6a1b      	ldr	r3, [r3, #32]
 80099f8:	7b5b      	ldrb	r3, [r3, #13]
 80099fa:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 80099fc:	7dbb      	ldrb	r3, [r7, #22]
 80099fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a02:	75bb      	strb	r3, [r7, #22]
 8009a04:	7dbb      	ldrb	r3, [r7, #22]
 8009a06:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	695a      	ldr	r2, [r3, #20]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009a10:	7dba      	ldrb	r2, [r7, #22]
 8009a12:	7d7b      	ldrb	r3, [r7, #21]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d115      	bne.n	8009a44 <dir_read+0xe6>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6a1b      	ldr	r3, [r3, #32]
 8009a1c:	330d      	adds	r3, #13
 8009a1e:	781b      	ldrb	r3, [r3, #0]
 8009a20:	7d3a      	ldrb	r2, [r7, #20]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	d10e      	bne.n	8009a44 <dir_read+0xe6>
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	68da      	ldr	r2, [r3, #12]
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6a1b      	ldr	r3, [r3, #32]
 8009a2e:	4619      	mov	r1, r3
 8009a30:	4610      	mov	r0, r2
 8009a32:	f7ff fe01 	bl	8009638 <pick_lfn>
 8009a36:	4603      	mov	r3, r0
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d003      	beq.n	8009a44 <dir_read+0xe6>
 8009a3c:	7d7b      	ldrb	r3, [r7, #21]
 8009a3e:	3b01      	subs	r3, #1
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	e000      	b.n	8009a46 <dir_read+0xe8>
 8009a44:	23ff      	movs	r3, #255	; 0xff
 8009a46:	757b      	strb	r3, [r7, #21]
 8009a48:	e011      	b.n	8009a6e <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8009a4a:	7d7b      	ldrb	r3, [r7, #21]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d109      	bne.n	8009a64 <dir_read+0x106>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6a1b      	ldr	r3, [r3, #32]
 8009a54:	4618      	mov	r0, r3
 8009a56:	f7ff ff61 	bl	800991c <sum_sfn>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	7d3b      	ldrb	r3, [r7, #20]
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d015      	beq.n	8009a90 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f04f 32ff 	mov.w	r2, #4294967295
 8009a6a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 8009a6c:	e010      	b.n	8009a90 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8009a6e:	2100      	movs	r1, #0
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f7ff fc26 	bl	80092c2 <dir_next>
 8009a76:	4603      	mov	r3, r0
 8009a78:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009a7a:	7dfb      	ldrb	r3, [r7, #23]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d109      	bne.n	8009a94 <dir_read+0x136>
	while (dp->sect) {
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	69db      	ldr	r3, [r3, #28]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	f47f af79 	bne.w	800997c <dir_read+0x1e>
 8009a8a:	e004      	b.n	8009a96 <dir_read+0x138>
		if (res != FR_OK) break;
 8009a8c:	bf00      	nop
 8009a8e:	e002      	b.n	8009a96 <dir_read+0x138>
					break;
 8009a90:	bf00      	nop
 8009a92:	e000      	b.n	8009a96 <dir_read+0x138>
		if (res != FR_OK) break;
 8009a94:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8009a96:	7dfb      	ldrb	r3, [r7, #23]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d002      	beq.n	8009aa2 <dir_read+0x144>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	61da      	str	r2, [r3, #28]
	return res;
 8009aa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3718      	adds	r7, #24
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b086      	sub	sp, #24
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009aba:	2100      	movs	r1, #0
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f7ff fb85 	bl	80091cc <dir_sdi>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009ac6:	7dfb      	ldrb	r3, [r7, #23]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d001      	beq.n	8009ad0 <dir_find+0x24>
 8009acc:	7dfb      	ldrb	r3, [r7, #23]
 8009ace:	e0a9      	b.n	8009c24 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009ad0:	23ff      	movs	r3, #255	; 0xff
 8009ad2:	753b      	strb	r3, [r7, #20]
 8009ad4:	7d3b      	ldrb	r3, [r7, #20]
 8009ad6:	757b      	strb	r3, [r7, #21]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f04f 32ff 	mov.w	r2, #4294967295
 8009ade:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	69db      	ldr	r3, [r3, #28]
 8009ae4:	4619      	mov	r1, r3
 8009ae6:	6938      	ldr	r0, [r7, #16]
 8009ae8:	f7fe fff0 	bl	8008acc <move_window>
 8009aec:	4603      	mov	r3, r0
 8009aee:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009af0:	7dfb      	ldrb	r3, [r7, #23]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	f040 8090 	bne.w	8009c18 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6a1b      	ldr	r3, [r3, #32]
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009b00:	7dbb      	ldrb	r3, [r7, #22]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d102      	bne.n	8009b0c <dir_find+0x60>
 8009b06:	2304      	movs	r3, #4
 8009b08:	75fb      	strb	r3, [r7, #23]
 8009b0a:	e08a      	b.n	8009c22 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6a1b      	ldr	r3, [r3, #32]
 8009b10:	330b      	adds	r3, #11
 8009b12:	781b      	ldrb	r3, [r3, #0]
 8009b14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009b18:	73fb      	strb	r3, [r7, #15]
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	7bfa      	ldrb	r2, [r7, #15]
 8009b1e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009b20:	7dbb      	ldrb	r3, [r7, #22]
 8009b22:	2be5      	cmp	r3, #229	; 0xe5
 8009b24:	d007      	beq.n	8009b36 <dir_find+0x8a>
 8009b26:	7bfb      	ldrb	r3, [r7, #15]
 8009b28:	f003 0308 	and.w	r3, r3, #8
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d009      	beq.n	8009b44 <dir_find+0x98>
 8009b30:	7bfb      	ldrb	r3, [r7, #15]
 8009b32:	2b0f      	cmp	r3, #15
 8009b34:	d006      	beq.n	8009b44 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009b36:	23ff      	movs	r3, #255	; 0xff
 8009b38:	757b      	strb	r3, [r7, #21]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b40:	631a      	str	r2, [r3, #48]	; 0x30
 8009b42:	e05e      	b.n	8009c02 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009b44:	7bfb      	ldrb	r3, [r7, #15]
 8009b46:	2b0f      	cmp	r3, #15
 8009b48:	d136      	bne.n	8009bb8 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d154      	bne.n	8009c02 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009b58:	7dbb      	ldrb	r3, [r7, #22]
 8009b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d00d      	beq.n	8009b7e <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6a1b      	ldr	r3, [r3, #32]
 8009b66:	7b5b      	ldrb	r3, [r3, #13]
 8009b68:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009b6a:	7dbb      	ldrb	r3, [r7, #22]
 8009b6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b70:	75bb      	strb	r3, [r7, #22]
 8009b72:	7dbb      	ldrb	r3, [r7, #22]
 8009b74:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	695a      	ldr	r2, [r3, #20]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009b7e:	7dba      	ldrb	r2, [r7, #22]
 8009b80:	7d7b      	ldrb	r3, [r7, #21]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d115      	bne.n	8009bb2 <dir_find+0x106>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6a1b      	ldr	r3, [r3, #32]
 8009b8a:	330d      	adds	r3, #13
 8009b8c:	781b      	ldrb	r3, [r3, #0]
 8009b8e:	7d3a      	ldrb	r2, [r7, #20]
 8009b90:	429a      	cmp	r2, r3
 8009b92:	d10e      	bne.n	8009bb2 <dir_find+0x106>
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	68da      	ldr	r2, [r3, #12]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6a1b      	ldr	r3, [r3, #32]
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	4610      	mov	r0, r2
 8009ba0:	f7ff fcda 	bl	8009558 <cmp_lfn>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d003      	beq.n	8009bb2 <dir_find+0x106>
 8009baa:	7d7b      	ldrb	r3, [r7, #21]
 8009bac:	3b01      	subs	r3, #1
 8009bae:	b2db      	uxtb	r3, r3
 8009bb0:	e000      	b.n	8009bb4 <dir_find+0x108>
 8009bb2:	23ff      	movs	r3, #255	; 0xff
 8009bb4:	757b      	strb	r3, [r7, #21]
 8009bb6:	e024      	b.n	8009c02 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009bb8:	7d7b      	ldrb	r3, [r7, #21]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d109      	bne.n	8009bd2 <dir_find+0x126>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6a1b      	ldr	r3, [r3, #32]
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f7ff feaa 	bl	800991c <sum_sfn>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	461a      	mov	r2, r3
 8009bcc:	7d3b      	ldrb	r3, [r7, #20]
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d024      	beq.n	8009c1c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009bd8:	f003 0301 	and.w	r3, r3, #1
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d10a      	bne.n	8009bf6 <dir_find+0x14a>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6a18      	ldr	r0, [r3, #32]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	3324      	adds	r3, #36	; 0x24
 8009be8:	220b      	movs	r2, #11
 8009bea:	4619      	mov	r1, r3
 8009bec:	f7fe fd7c 	bl	80086e8 <mem_cmp>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d014      	beq.n	8009c20 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009bf6:	23ff      	movs	r3, #255	; 0xff
 8009bf8:	757b      	strb	r3, [r7, #21]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8009c00:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009c02:	2100      	movs	r1, #0
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f7ff fb5c 	bl	80092c2 <dir_next>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009c0e:	7dfb      	ldrb	r3, [r7, #23]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	f43f af65 	beq.w	8009ae0 <dir_find+0x34>
 8009c16:	e004      	b.n	8009c22 <dir_find+0x176>
		if (res != FR_OK) break;
 8009c18:	bf00      	nop
 8009c1a:	e002      	b.n	8009c22 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009c1c:	bf00      	nop
 8009c1e:	e000      	b.n	8009c22 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009c20:	bf00      	nop

	return res;
 8009c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	3718      	adds	r7, #24
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bd80      	pop	{r7, pc}

08009c2c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b08c      	sub	sp, #48	; 0x30
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009c40:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d001      	beq.n	8009c4c <dir_register+0x20>
 8009c48:	2306      	movs	r3, #6
 8009c4a:	e0e0      	b.n	8009e0e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	627b      	str	r3, [r7, #36]	; 0x24
 8009c50:	e002      	b.n	8009c58 <dir_register+0x2c>
 8009c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c54:	3301      	adds	r3, #1
 8009c56:	627b      	str	r3, [r7, #36]	; 0x24
 8009c58:	69fb      	ldr	r3, [r7, #28]
 8009c5a:	68da      	ldr	r2, [r3, #12]
 8009c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c5e:	005b      	lsls	r3, r3, #1
 8009c60:	4413      	add	r3, r2
 8009c62:	881b      	ldrh	r3, [r3, #0]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d1f4      	bne.n	8009c52 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8009c6e:	f107 030c 	add.w	r3, r7, #12
 8009c72:	220c      	movs	r2, #12
 8009c74:	4618      	mov	r0, r3
 8009c76:	f7fe fcfb 	bl	8008670 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009c7a:	7dfb      	ldrb	r3, [r7, #23]
 8009c7c:	f003 0301 	and.w	r3, r3, #1
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d032      	beq.n	8009cea <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2240      	movs	r2, #64	; 0x40
 8009c88:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009c90:	e016      	b.n	8009cc0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8009c98:	69fb      	ldr	r3, [r7, #28]
 8009c9a:	68da      	ldr	r2, [r3, #12]
 8009c9c:	f107 010c 	add.w	r1, r7, #12
 8009ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca2:	f7ff fd95 	bl	80097d0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f7ff ff00 	bl	8009aac <dir_find>
 8009cac:	4603      	mov	r3, r0
 8009cae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8009cb2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d106      	bne.n	8009cc8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cbc:	3301      	adds	r3, #1
 8009cbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8009cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cc2:	2b63      	cmp	r3, #99	; 0x63
 8009cc4:	d9e5      	bls.n	8009c92 <dir_register+0x66>
 8009cc6:	e000      	b.n	8009cca <dir_register+0x9e>
			if (res != FR_OK) break;
 8009cc8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ccc:	2b64      	cmp	r3, #100	; 0x64
 8009cce:	d101      	bne.n	8009cd4 <dir_register+0xa8>
 8009cd0:	2307      	movs	r3, #7
 8009cd2:	e09c      	b.n	8009e0e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009cd4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009cd8:	2b04      	cmp	r3, #4
 8009cda:	d002      	beq.n	8009ce2 <dir_register+0xb6>
 8009cdc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ce0:	e095      	b.n	8009e0e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009ce2:	7dfa      	ldrb	r2, [r7, #23]
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009cea:	7dfb      	ldrb	r3, [r7, #23]
 8009cec:	f003 0302 	and.w	r3, r3, #2
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d007      	beq.n	8009d04 <dir_register+0xd8>
 8009cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf6:	330c      	adds	r3, #12
 8009cf8:	4a47      	ldr	r2, [pc, #284]	; (8009e18 <dir_register+0x1ec>)
 8009cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8009cfe:	089b      	lsrs	r3, r3, #2
 8009d00:	3301      	adds	r3, #1
 8009d02:	e000      	b.n	8009d06 <dir_register+0xda>
 8009d04:	2301      	movs	r3, #1
 8009d06:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009d08:	6a39      	ldr	r1, [r7, #32]
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f7ff fb9e 	bl	800944c <dir_alloc>
 8009d10:	4603      	mov	r3, r0
 8009d12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009d16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d148      	bne.n	8009db0 <dir_register+0x184>
 8009d1e:	6a3b      	ldr	r3, [r7, #32]
 8009d20:	3b01      	subs	r3, #1
 8009d22:	623b      	str	r3, [r7, #32]
 8009d24:	6a3b      	ldr	r3, [r7, #32]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d042      	beq.n	8009db0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	695a      	ldr	r2, [r3, #20]
 8009d2e:	6a3b      	ldr	r3, [r7, #32]
 8009d30:	015b      	lsls	r3, r3, #5
 8009d32:	1ad3      	subs	r3, r2, r3
 8009d34:	4619      	mov	r1, r3
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f7ff fa48 	bl	80091cc <dir_sdi>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009d42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d132      	bne.n	8009db0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	3324      	adds	r3, #36	; 0x24
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f7ff fde4 	bl	800991c <sum_sfn>
 8009d54:	4603      	mov	r3, r0
 8009d56:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	69db      	ldr	r3, [r3, #28]
 8009d5c:	4619      	mov	r1, r3
 8009d5e:	69f8      	ldr	r0, [r7, #28]
 8009d60:	f7fe feb4 	bl	8008acc <move_window>
 8009d64:	4603      	mov	r3, r0
 8009d66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8009d6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d11d      	bne.n	8009dae <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009d72:	69fb      	ldr	r3, [r7, #28]
 8009d74:	68d8      	ldr	r0, [r3, #12]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6a19      	ldr	r1, [r3, #32]
 8009d7a:	6a3b      	ldr	r3, [r7, #32]
 8009d7c:	b2da      	uxtb	r2, r3
 8009d7e:	7efb      	ldrb	r3, [r7, #27]
 8009d80:	f7ff fcbe 	bl	8009700 <put_lfn>
				fs->wflag = 1;
 8009d84:	69fb      	ldr	r3, [r7, #28]
 8009d86:	2201      	movs	r2, #1
 8009d88:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009d8a:	2100      	movs	r1, #0
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f7ff fa98 	bl	80092c2 <dir_next>
 8009d92:	4603      	mov	r3, r0
 8009d94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8009d98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d107      	bne.n	8009db0 <dir_register+0x184>
 8009da0:	6a3b      	ldr	r3, [r7, #32]
 8009da2:	3b01      	subs	r3, #1
 8009da4:	623b      	str	r3, [r7, #32]
 8009da6:	6a3b      	ldr	r3, [r7, #32]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d1d5      	bne.n	8009d58 <dir_register+0x12c>
 8009dac:	e000      	b.n	8009db0 <dir_register+0x184>
				if (res != FR_OK) break;
 8009dae:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009db0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d128      	bne.n	8009e0a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	69db      	ldr	r3, [r3, #28]
 8009dbc:	4619      	mov	r1, r3
 8009dbe:	69f8      	ldr	r0, [r7, #28]
 8009dc0:	f7fe fe84 	bl	8008acc <move_window>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009dca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d11b      	bne.n	8009e0a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6a1b      	ldr	r3, [r3, #32]
 8009dd6:	2220      	movs	r2, #32
 8009dd8:	2100      	movs	r1, #0
 8009dda:	4618      	mov	r0, r3
 8009ddc:	f7fe fc69 	bl	80086b2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6a18      	ldr	r0, [r3, #32]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	3324      	adds	r3, #36	; 0x24
 8009de8:	220b      	movs	r2, #11
 8009dea:	4619      	mov	r1, r3
 8009dec:	f7fe fc40 	bl	8008670 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6a1b      	ldr	r3, [r3, #32]
 8009dfa:	330c      	adds	r3, #12
 8009dfc:	f002 0218 	and.w	r2, r2, #24
 8009e00:	b2d2      	uxtb	r2, r2
 8009e02:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009e04:	69fb      	ldr	r3, [r7, #28]
 8009e06:	2201      	movs	r2, #1
 8009e08:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009e0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3730      	adds	r7, #48	; 0x30
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	4ec4ec4f 	.word	0x4ec4ec4f

08009e1c <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b086      	sub	sp, #24
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	695b      	ldr	r3, [r3, #20]
 8009e2e:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e38:	d007      	beq.n	8009e4a <dir_remove+0x2e>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e3e:	4619      	mov	r1, r3
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f7ff f9c3 	bl	80091cc <dir_sdi>
 8009e46:	4603      	mov	r3, r0
 8009e48:	e000      	b.n	8009e4c <dir_remove+0x30>
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009e4e:	7dfb      	ldrb	r3, [r7, #23]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d128      	bne.n	8009ea6 <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	69db      	ldr	r3, [r3, #28]
 8009e58:	4619      	mov	r1, r3
 8009e5a:	6938      	ldr	r0, [r7, #16]
 8009e5c:	f7fe fe36 	bl	8008acc <move_window>
 8009e60:	4603      	mov	r3, r0
 8009e62:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009e64:	7dfb      	ldrb	r3, [r7, #23]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d115      	bne.n	8009e96 <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6a1b      	ldr	r3, [r3, #32]
 8009e6e:	22e5      	movs	r2, #229	; 0xe5
 8009e70:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	2201      	movs	r2, #1
 8009e76:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	695b      	ldr	r3, [r3, #20]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	429a      	cmp	r2, r3
 8009e80:	d90b      	bls.n	8009e9a <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 8009e82:	2100      	movs	r1, #0
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f7ff fa1c 	bl	80092c2 <dir_next>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 8009e8e:	7dfb      	ldrb	r3, [r7, #23]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d0df      	beq.n	8009e54 <dir_remove+0x38>
 8009e94:	e002      	b.n	8009e9c <dir_remove+0x80>
			if (res != FR_OK) break;
 8009e96:	bf00      	nop
 8009e98:	e000      	b.n	8009e9c <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 8009e9a:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 8009e9c:	7dfb      	ldrb	r3, [r7, #23]
 8009e9e:	2b04      	cmp	r3, #4
 8009ea0:	d101      	bne.n	8009ea6 <dir_remove+0x8a>
 8009ea2:	2302      	movs	r3, #2
 8009ea4:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 8009ea6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	3718      	adds	r7, #24
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b088      	sub	sp, #32
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	69db      	ldr	r3, [r3, #28]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	f000 80d7 	beq.w	800a07e <get_fileinfo+0x1ce>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ed8:	d040      	beq.n	8009f5c <get_fileinfo+0xac>
			i = j = 0;
 8009eda:	2300      	movs	r3, #0
 8009edc:	61bb      	str	r3, [r7, #24]
 8009ede:	69bb      	ldr	r3, [r7, #24]
 8009ee0:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8009ee2:	e029      	b.n	8009f38 <get_fileinfo+0x88>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8009ee4:	89fb      	ldrh	r3, [r7, #14]
 8009ee6:	2100      	movs	r1, #0
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f002 f8f1 	bl	800c0d0 <ff_convert>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8009ef2:	89fb      	ldrh	r3, [r7, #14]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d102      	bne.n	8009efe <get_fileinfo+0x4e>
 8009ef8:	2300      	movs	r3, #0
 8009efa:	61fb      	str	r3, [r7, #28]
 8009efc:	e028      	b.n	8009f50 <get_fileinfo+0xa0>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
 8009efe:	89fb      	ldrh	r3, [r7, #14]
 8009f00:	2bff      	cmp	r3, #255	; 0xff
 8009f02:	d90a      	bls.n	8009f1a <get_fileinfo+0x6a>
					fno->fname[i++] = (char)(w >> 8);
 8009f04:	89fb      	ldrh	r3, [r7, #14]
 8009f06:	0a1b      	lsrs	r3, r3, #8
 8009f08:	b299      	uxth	r1, r3
 8009f0a:	69fb      	ldr	r3, [r7, #28]
 8009f0c:	1c5a      	adds	r2, r3, #1
 8009f0e:	61fa      	str	r2, [r7, #28]
 8009f10:	b2c9      	uxtb	r1, r1
 8009f12:	683a      	ldr	r2, [r7, #0]
 8009f14:	4413      	add	r3, r2
 8009f16:	460a      	mov	r2, r1
 8009f18:	759a      	strb	r2, [r3, #22]
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8009f1a:	69fb      	ldr	r3, [r7, #28]
 8009f1c:	2bfe      	cmp	r3, #254	; 0xfe
 8009f1e:	d902      	bls.n	8009f26 <get_fileinfo+0x76>
 8009f20:	2300      	movs	r3, #0
 8009f22:	61fb      	str	r3, [r7, #28]
 8009f24:	e014      	b.n	8009f50 <get_fileinfo+0xa0>
				fno->fname[i++] = (TCHAR)w;
 8009f26:	69fb      	ldr	r3, [r7, #28]
 8009f28:	1c5a      	adds	r2, r3, #1
 8009f2a:	61fa      	str	r2, [r7, #28]
 8009f2c:	89fa      	ldrh	r2, [r7, #14]
 8009f2e:	b2d1      	uxtb	r1, r2
 8009f30:	683a      	ldr	r2, [r7, #0]
 8009f32:	4413      	add	r3, r2
 8009f34:	460a      	mov	r2, r1
 8009f36:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	68da      	ldr	r2, [r3, #12]
 8009f3c:	69bb      	ldr	r3, [r7, #24]
 8009f3e:	1c59      	adds	r1, r3, #1
 8009f40:	61b9      	str	r1, [r7, #24]
 8009f42:	005b      	lsls	r3, r3, #1
 8009f44:	4413      	add	r3, r2
 8009f46:	881b      	ldrh	r3, [r3, #0]
 8009f48:	81fb      	strh	r3, [r7, #14]
 8009f4a:	89fb      	ldrh	r3, [r7, #14]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d1c9      	bne.n	8009ee4 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 8009f50:	683a      	ldr	r2, [r7, #0]
 8009f52:	69fb      	ldr	r3, [r7, #28]
 8009f54:	4413      	add	r3, r2
 8009f56:	3316      	adds	r3, #22
 8009f58:	2200      	movs	r2, #0
 8009f5a:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	61bb      	str	r3, [r7, #24]
 8009f60:	69bb      	ldr	r3, [r7, #24]
 8009f62:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 8009f64:	683a      	ldr	r2, [r7, #0]
 8009f66:	69fb      	ldr	r3, [r7, #28]
 8009f68:	4413      	add	r3, r2
 8009f6a:	3316      	adds	r3, #22
 8009f6c:	781b      	ldrb	r3, [r3, #0]
 8009f6e:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8009f70:	e04c      	b.n	800a00c <get_fileinfo+0x15c>
		c = (TCHAR)dp->dir[i++];
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6a1a      	ldr	r2, [r3, #32]
 8009f76:	69fb      	ldr	r3, [r7, #28]
 8009f78:	1c59      	adds	r1, r3, #1
 8009f7a:	61f9      	str	r1, [r7, #28]
 8009f7c:	4413      	add	r3, r2
 8009f7e:	781b      	ldrb	r3, [r3, #0]
 8009f80:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 8009f82:	7dfb      	ldrb	r3, [r7, #23]
 8009f84:	2b20      	cmp	r3, #32
 8009f86:	d100      	bne.n	8009f8a <get_fileinfo+0xda>
 8009f88:	e040      	b.n	800a00c <get_fileinfo+0x15c>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8009f8a:	7dfb      	ldrb	r3, [r7, #23]
 8009f8c:	2b05      	cmp	r3, #5
 8009f8e:	d101      	bne.n	8009f94 <get_fileinfo+0xe4>
 8009f90:	23e5      	movs	r3, #229	; 0xe5
 8009f92:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 8009f94:	69fb      	ldr	r3, [r7, #28]
 8009f96:	2b09      	cmp	r3, #9
 8009f98:	d10f      	bne.n	8009fba <get_fileinfo+0x10a>
			if (!lfv) fno->fname[j] = '.';
 8009f9a:	89bb      	ldrh	r3, [r7, #12]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d105      	bne.n	8009fac <get_fileinfo+0xfc>
 8009fa0:	683a      	ldr	r2, [r7, #0]
 8009fa2:	69bb      	ldr	r3, [r7, #24]
 8009fa4:	4413      	add	r3, r2
 8009fa6:	3316      	adds	r3, #22
 8009fa8:	222e      	movs	r2, #46	; 0x2e
 8009faa:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 8009fac:	69bb      	ldr	r3, [r7, #24]
 8009fae:	1c5a      	adds	r2, r3, #1
 8009fb0:	61ba      	str	r2, [r7, #24]
 8009fb2:	683a      	ldr	r2, [r7, #0]
 8009fb4:	4413      	add	r3, r2
 8009fb6:	222e      	movs	r2, #46	; 0x2e
 8009fb8:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 8009fba:	683a      	ldr	r2, [r7, #0]
 8009fbc:	69bb      	ldr	r3, [r7, #24]
 8009fbe:	4413      	add	r3, r2
 8009fc0:	3309      	adds	r3, #9
 8009fc2:	7dfa      	ldrb	r2, [r7, #23]
 8009fc4:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 8009fc6:	89bb      	ldrh	r3, [r7, #12]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d11c      	bne.n	800a006 <get_fileinfo+0x156>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8009fcc:	7dfb      	ldrb	r3, [r7, #23]
 8009fce:	2b40      	cmp	r3, #64	; 0x40
 8009fd0:	d913      	bls.n	8009ffa <get_fileinfo+0x14a>
 8009fd2:	7dfb      	ldrb	r3, [r7, #23]
 8009fd4:	2b5a      	cmp	r3, #90	; 0x5a
 8009fd6:	d810      	bhi.n	8009ffa <get_fileinfo+0x14a>
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	6a1b      	ldr	r3, [r3, #32]
 8009fdc:	330c      	adds	r3, #12
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	69fb      	ldr	r3, [r7, #28]
 8009fe4:	2b08      	cmp	r3, #8
 8009fe6:	d901      	bls.n	8009fec <get_fileinfo+0x13c>
 8009fe8:	2310      	movs	r3, #16
 8009fea:	e000      	b.n	8009fee <get_fileinfo+0x13e>
 8009fec:	2308      	movs	r3, #8
 8009fee:	4013      	ands	r3, r2
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d002      	beq.n	8009ffa <get_fileinfo+0x14a>
				c += 0x20;			/* To lower */
 8009ff4:	7dfb      	ldrb	r3, [r7, #23]
 8009ff6:	3320      	adds	r3, #32
 8009ff8:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 8009ffa:	683a      	ldr	r2, [r7, #0]
 8009ffc:	69bb      	ldr	r3, [r7, #24]
 8009ffe:	4413      	add	r3, r2
 800a000:	3316      	adds	r3, #22
 800a002:	7dfa      	ldrb	r2, [r7, #23]
 800a004:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800a006:	69bb      	ldr	r3, [r7, #24]
 800a008:	3301      	adds	r3, #1
 800a00a:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	2b0a      	cmp	r3, #10
 800a010:	d9af      	bls.n	8009f72 <get_fileinfo+0xc2>
	}
	if (!lfv) {
 800a012:	89bb      	ldrh	r3, [r7, #12]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d10d      	bne.n	800a034 <get_fileinfo+0x184>
		fno->fname[j] = 0;
 800a018:	683a      	ldr	r2, [r7, #0]
 800a01a:	69bb      	ldr	r3, [r7, #24]
 800a01c:	4413      	add	r3, r2
 800a01e:	3316      	adds	r3, #22
 800a020:	2200      	movs	r2, #0
 800a022:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6a1b      	ldr	r3, [r3, #32]
 800a028:	330c      	adds	r3, #12
 800a02a:	781b      	ldrb	r3, [r3, #0]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d101      	bne.n	800a034 <get_fileinfo+0x184>
 800a030:	2300      	movs	r3, #0
 800a032:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800a034:	683a      	ldr	r2, [r7, #0]
 800a036:	69bb      	ldr	r3, [r7, #24]
 800a038:	4413      	add	r3, r2
 800a03a:	3309      	adds	r3, #9
 800a03c:	2200      	movs	r2, #0
 800a03e:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6a1b      	ldr	r3, [r3, #32]
 800a044:	7ada      	ldrb	r2, [r3, #11]
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6a1b      	ldr	r3, [r3, #32]
 800a04e:	331c      	adds	r3, #28
 800a050:	4618      	mov	r0, r3
 800a052:	f7fe faa3 	bl	800859c <ld_dword>
 800a056:	4602      	mov	r2, r0
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6a1b      	ldr	r3, [r3, #32]
 800a060:	3316      	adds	r3, #22
 800a062:	4618      	mov	r0, r3
 800a064:	f7fe fa9a 	bl	800859c <ld_dword>
 800a068:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	b29a      	uxth	r2, r3
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	80da      	strh	r2, [r3, #6]
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	0c1b      	lsrs	r3, r3, #16
 800a076:	b29a      	uxth	r2, r3
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	809a      	strh	r2, [r3, #4]
 800a07c:	e000      	b.n	800a080 <get_fileinfo+0x1d0>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800a07e:	bf00      	nop
}
 800a080:	3720      	adds	r7, #32
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}
	...

0800a088 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b08a      	sub	sp, #40	; 0x28
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	613b      	str	r3, [r7, #16]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68db      	ldr	r3, [r3, #12]
 800a09e:	60fb      	str	r3, [r7, #12]
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	617b      	str	r3, [r7, #20]
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	1c5a      	adds	r2, r3, #1
 800a0ac:	61ba      	str	r2, [r7, #24]
 800a0ae:	693a      	ldr	r2, [r7, #16]
 800a0b0:	4413      	add	r3, r2
 800a0b2:	781b      	ldrb	r3, [r3, #0]
 800a0b4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800a0b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0b8:	2b1f      	cmp	r3, #31
 800a0ba:	d96a      	bls.n	800a192 <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800a0bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0be:	2b2f      	cmp	r3, #47	; 0x2f
 800a0c0:	d006      	beq.n	800a0d0 <create_name+0x48>
 800a0c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0c4:	2b5c      	cmp	r3, #92	; 0x5c
 800a0c6:	d110      	bne.n	800a0ea <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a0c8:	e002      	b.n	800a0d0 <create_name+0x48>
 800a0ca:	69bb      	ldr	r3, [r7, #24]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	61bb      	str	r3, [r7, #24]
 800a0d0:	693a      	ldr	r2, [r7, #16]
 800a0d2:	69bb      	ldr	r3, [r7, #24]
 800a0d4:	4413      	add	r3, r2
 800a0d6:	781b      	ldrb	r3, [r3, #0]
 800a0d8:	2b2f      	cmp	r3, #47	; 0x2f
 800a0da:	d0f6      	beq.n	800a0ca <create_name+0x42>
 800a0dc:	693a      	ldr	r2, [r7, #16]
 800a0de:	69bb      	ldr	r3, [r7, #24]
 800a0e0:	4413      	add	r3, r2
 800a0e2:	781b      	ldrb	r3, [r3, #0]
 800a0e4:	2b5c      	cmp	r3, #92	; 0x5c
 800a0e6:	d0f0      	beq.n	800a0ca <create_name+0x42>
			break;
 800a0e8:	e054      	b.n	800a194 <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	2bfe      	cmp	r3, #254	; 0xfe
 800a0ee:	d901      	bls.n	800a0f4 <create_name+0x6c>
 800a0f0:	2306      	movs	r3, #6
 800a0f2:	e1bf      	b.n	800a474 <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 800a0f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 800a0fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0fc:	b2db      	uxtb	r3, r3
 800a0fe:	2b80      	cmp	r3, #128	; 0x80
 800a100:	d925      	bls.n	800a14e <create_name+0xc6>
 800a102:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a104:	b2db      	uxtb	r3, r3
 800a106:	2bff      	cmp	r3, #255	; 0xff
 800a108:	d021      	beq.n	800a14e <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800a10a:	69bb      	ldr	r3, [r7, #24]
 800a10c:	1c5a      	adds	r2, r3, #1
 800a10e:	61ba      	str	r2, [r7, #24]
 800a110:	693a      	ldr	r2, [r7, #16]
 800a112:	4413      	add	r3, r2
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			w = (w << 8) + b;			/* Create a DBC */
 800a11a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a11c:	021b      	lsls	r3, r3, #8
 800a11e:	b29a      	uxth	r2, r3
 800a120:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a124:	b29b      	uxth	r3, r3
 800a126:	4413      	add	r3, r2
 800a128:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 800a12a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a12e:	2b3f      	cmp	r3, #63	; 0x3f
 800a130:	d903      	bls.n	800a13a <create_name+0xb2>
 800a132:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a136:	2b7e      	cmp	r3, #126	; 0x7e
 800a138:	d909      	bls.n	800a14e <create_name+0xc6>
 800a13a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a13e:	2b00      	cmp	r3, #0
 800a140:	da03      	bge.n	800a14a <create_name+0xc2>
 800a142:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a146:	2bff      	cmp	r3, #255	; 0xff
 800a148:	d101      	bne.n	800a14e <create_name+0xc6>
 800a14a:	2306      	movs	r3, #6
 800a14c:	e192      	b.n	800a474 <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800a14e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a150:	2101      	movs	r1, #1
 800a152:	4618      	mov	r0, r3
 800a154:	f001 ffbc 	bl	800c0d0 <ff_convert>
 800a158:	4603      	mov	r3, r0
 800a15a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800a15c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d101      	bne.n	800a166 <create_name+0xde>
 800a162:	2306      	movs	r3, #6
 800a164:	e186      	b.n	800a474 <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800a166:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a168:	2b7f      	cmp	r3, #127	; 0x7f
 800a16a:	d809      	bhi.n	800a180 <create_name+0xf8>
 800a16c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a16e:	4619      	mov	r1, r3
 800a170:	489a      	ldr	r0, [pc, #616]	; (800a3dc <create_name+0x354>)
 800a172:	f7fe fae0 	bl	8008736 <chk_chr>
 800a176:	4603      	mov	r3, r0
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d001      	beq.n	800a180 <create_name+0xf8>
 800a17c:	2306      	movs	r3, #6
 800a17e:	e179      	b.n	800a474 <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	1c5a      	adds	r2, r3, #1
 800a184:	617a      	str	r2, [r7, #20]
 800a186:	005b      	lsls	r3, r3, #1
 800a188:	68fa      	ldr	r2, [r7, #12]
 800a18a:	4413      	add	r3, r2
 800a18c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a18e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800a190:	e78a      	b.n	800a0a8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800a192:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800a194:	693a      	ldr	r2, [r7, #16]
 800a196:	69bb      	ldr	r3, [r7, #24]
 800a198:	441a      	add	r2, r3
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a19e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a1a0:	2b1f      	cmp	r3, #31
 800a1a2:	d801      	bhi.n	800a1a8 <create_name+0x120>
 800a1a4:	2304      	movs	r3, #4
 800a1a6:	e000      	b.n	800a1aa <create_name+0x122>
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a1ae:	e011      	b.n	800a1d4 <create_name+0x14c>
		w = lfn[di - 1];
 800a1b0:	697b      	ldr	r3, [r7, #20]
 800a1b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	005b      	lsls	r3, r3, #1
 800a1ba:	68fa      	ldr	r2, [r7, #12]
 800a1bc:	4413      	add	r3, r2
 800a1be:	881b      	ldrh	r3, [r3, #0]
 800a1c0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800a1c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a1c4:	2b20      	cmp	r3, #32
 800a1c6:	d002      	beq.n	800a1ce <create_name+0x146>
 800a1c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a1ca:	2b2e      	cmp	r3, #46	; 0x2e
 800a1cc:	d106      	bne.n	800a1dc <create_name+0x154>
		di--;
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	3b01      	subs	r3, #1
 800a1d2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d1ea      	bne.n	800a1b0 <create_name+0x128>
 800a1da:	e000      	b.n	800a1de <create_name+0x156>
		if (w != ' ' && w != '.') break;
 800a1dc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	005b      	lsls	r3, r3, #1
 800a1e2:	68fa      	ldr	r2, [r7, #12]
 800a1e4:	4413      	add	r3, r2
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d101      	bne.n	800a1f4 <create_name+0x16c>
 800a1f0:	2306      	movs	r3, #6
 800a1f2:	e13f      	b.n	800a474 <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	3324      	adds	r3, #36	; 0x24
 800a1f8:	220b      	movs	r2, #11
 800a1fa:	2120      	movs	r1, #32
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	f7fe fa58 	bl	80086b2 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800a202:	2300      	movs	r3, #0
 800a204:	61bb      	str	r3, [r7, #24]
 800a206:	e002      	b.n	800a20e <create_name+0x186>
 800a208:	69bb      	ldr	r3, [r7, #24]
 800a20a:	3301      	adds	r3, #1
 800a20c:	61bb      	str	r3, [r7, #24]
 800a20e:	69bb      	ldr	r3, [r7, #24]
 800a210:	005b      	lsls	r3, r3, #1
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	4413      	add	r3, r2
 800a216:	881b      	ldrh	r3, [r3, #0]
 800a218:	2b20      	cmp	r3, #32
 800a21a:	d0f5      	beq.n	800a208 <create_name+0x180>
 800a21c:	69bb      	ldr	r3, [r7, #24]
 800a21e:	005b      	lsls	r3, r3, #1
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	4413      	add	r3, r2
 800a224:	881b      	ldrh	r3, [r3, #0]
 800a226:	2b2e      	cmp	r3, #46	; 0x2e
 800a228:	d0ee      	beq.n	800a208 <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d009      	beq.n	800a244 <create_name+0x1bc>
 800a230:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a234:	f043 0303 	orr.w	r3, r3, #3
 800a238:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800a23c:	e002      	b.n	800a244 <create_name+0x1bc>
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	3b01      	subs	r3, #1
 800a242:	617b      	str	r3, [r7, #20]
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d009      	beq.n	800a25e <create_name+0x1d6>
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a250:	3b01      	subs	r3, #1
 800a252:	005b      	lsls	r3, r3, #1
 800a254:	68fa      	ldr	r2, [r7, #12]
 800a256:	4413      	add	r3, r2
 800a258:	881b      	ldrh	r3, [r3, #0]
 800a25a:	2b2e      	cmp	r3, #46	; 0x2e
 800a25c:	d1ef      	bne.n	800a23e <create_name+0x1b6>

	i = b = 0; ni = 8;
 800a25e:	2300      	movs	r3, #0
 800a260:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a264:	2300      	movs	r3, #0
 800a266:	623b      	str	r3, [r7, #32]
 800a268:	2308      	movs	r3, #8
 800a26a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800a26c:	69bb      	ldr	r3, [r7, #24]
 800a26e:	1c5a      	adds	r2, r3, #1
 800a270:	61ba      	str	r2, [r7, #24]
 800a272:	005b      	lsls	r3, r3, #1
 800a274:	68fa      	ldr	r2, [r7, #12]
 800a276:	4413      	add	r3, r2
 800a278:	881b      	ldrh	r3, [r3, #0]
 800a27a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800a27c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a27e:	2b00      	cmp	r3, #0
 800a280:	f000 80aa 	beq.w	800a3d8 <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800a284:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a286:	2b20      	cmp	r3, #32
 800a288:	d006      	beq.n	800a298 <create_name+0x210>
 800a28a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a28c:	2b2e      	cmp	r3, #46	; 0x2e
 800a28e:	d10a      	bne.n	800a2a6 <create_name+0x21e>
 800a290:	69ba      	ldr	r2, [r7, #24]
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	429a      	cmp	r2, r3
 800a296:	d006      	beq.n	800a2a6 <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 800a298:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a29c:	f043 0303 	orr.w	r3, r3, #3
 800a2a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a2a4:	e097      	b.n	800a3d6 <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800a2a6:	6a3a      	ldr	r2, [r7, #32]
 800a2a8:	69fb      	ldr	r3, [r7, #28]
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d203      	bcs.n	800a2b6 <create_name+0x22e>
 800a2ae:	69ba      	ldr	r2, [r7, #24]
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d123      	bne.n	800a2fe <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800a2b6:	69fb      	ldr	r3, [r7, #28]
 800a2b8:	2b0b      	cmp	r3, #11
 800a2ba:	d106      	bne.n	800a2ca <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 800a2bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a2c0:	f043 0303 	orr.w	r3, r3, #3
 800a2c4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a2c8:	e08d      	b.n	800a3e6 <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800a2ca:	69ba      	ldr	r2, [r7, #24]
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	429a      	cmp	r2, r3
 800a2d0:	d005      	beq.n	800a2de <create_name+0x256>
 800a2d2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a2d6:	f043 0303 	orr.w	r3, r3, #3
 800a2da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 800a2de:	69ba      	ldr	r2, [r7, #24]
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	d87e      	bhi.n	800a3e4 <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	61bb      	str	r3, [r7, #24]
 800a2ea:	2308      	movs	r3, #8
 800a2ec:	623b      	str	r3, [r7, #32]
 800a2ee:	230b      	movs	r3, #11
 800a2f0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800a2f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a2fc:	e06b      	b.n	800a3d6 <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800a2fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a300:	2b7f      	cmp	r3, #127	; 0x7f
 800a302:	d910      	bls.n	800a326 <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 800a304:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a306:	4618      	mov	r0, r3
 800a308:	f001 ff40 	bl	800c18c <ff_wtoupper>
 800a30c:	4603      	mov	r3, r0
 800a30e:	2100      	movs	r1, #0
 800a310:	4618      	mov	r0, r3
 800a312:	f001 fedd 	bl	800c0d0 <ff_convert>
 800a316:	4603      	mov	r3, r0
 800a318:	84bb      	strh	r3, [r7, #36]	; 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800a31a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a31e:	f043 0302 	orr.w	r3, r3, #2
 800a322:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800a326:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a328:	2bff      	cmp	r3, #255	; 0xff
 800a32a:	d91a      	bls.n	800a362 <create_name+0x2da>
			if (i >= ni - 1) {
 800a32c:	69fb      	ldr	r3, [r7, #28]
 800a32e:	3b01      	subs	r3, #1
 800a330:	6a3a      	ldr	r2, [r7, #32]
 800a332:	429a      	cmp	r2, r3
 800a334:	d308      	bcc.n	800a348 <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 800a336:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a33a:	f043 0303 	orr.w	r3, r3, #3
 800a33e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a342:	69fb      	ldr	r3, [r7, #28]
 800a344:	623b      	str	r3, [r7, #32]
 800a346:	e046      	b.n	800a3d6 <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 800a348:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a34a:	0a1b      	lsrs	r3, r3, #8
 800a34c:	b299      	uxth	r1, r3
 800a34e:	6a3b      	ldr	r3, [r7, #32]
 800a350:	1c5a      	adds	r2, r3, #1
 800a352:	623a      	str	r2, [r7, #32]
 800a354:	b2c9      	uxtb	r1, r1
 800a356:	687a      	ldr	r2, [r7, #4]
 800a358:	4413      	add	r3, r2
 800a35a:	460a      	mov	r2, r1
 800a35c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800a360:	e02f      	b.n	800a3c2 <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800a362:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a364:	2b00      	cmp	r3, #0
 800a366:	d007      	beq.n	800a378 <create_name+0x2f0>
 800a368:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a36a:	4619      	mov	r1, r3
 800a36c:	481c      	ldr	r0, [pc, #112]	; (800a3e0 <create_name+0x358>)
 800a36e:	f7fe f9e2 	bl	8008736 <chk_chr>
 800a372:	4603      	mov	r3, r0
 800a374:	2b00      	cmp	r3, #0
 800a376:	d008      	beq.n	800a38a <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800a378:	235f      	movs	r3, #95	; 0x5f
 800a37a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a37c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a380:	f043 0303 	orr.w	r3, r3, #3
 800a384:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a388:	e01b      	b.n	800a3c2 <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800a38a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a38c:	2b40      	cmp	r3, #64	; 0x40
 800a38e:	d909      	bls.n	800a3a4 <create_name+0x31c>
 800a390:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a392:	2b5a      	cmp	r3, #90	; 0x5a
 800a394:	d806      	bhi.n	800a3a4 <create_name+0x31c>
					b |= 2;
 800a396:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a39a:	f043 0302 	orr.w	r3, r3, #2
 800a39e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a3a2:	e00e      	b.n	800a3c2 <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800a3a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a3a6:	2b60      	cmp	r3, #96	; 0x60
 800a3a8:	d90b      	bls.n	800a3c2 <create_name+0x33a>
 800a3aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a3ac:	2b7a      	cmp	r3, #122	; 0x7a
 800a3ae:	d808      	bhi.n	800a3c2 <create_name+0x33a>
						b |= 1; w -= 0x20;
 800a3b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a3b4:	f043 0301 	orr.w	r3, r3, #1
 800a3b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a3bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a3be:	3b20      	subs	r3, #32
 800a3c0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800a3c2:	6a3b      	ldr	r3, [r7, #32]
 800a3c4:	1c5a      	adds	r2, r3, #1
 800a3c6:	623a      	str	r2, [r7, #32]
 800a3c8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a3ca:	b2d1      	uxtb	r1, r2
 800a3cc:	687a      	ldr	r2, [r7, #4]
 800a3ce:	4413      	add	r3, r2
 800a3d0:	460a      	mov	r2, r1
 800a3d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800a3d6:	e749      	b.n	800a26c <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 800a3d8:	bf00      	nop
 800a3da:	e004      	b.n	800a3e6 <create_name+0x35e>
 800a3dc:	0800d750 	.word	0x0800d750
 800a3e0:	0800d75c 	.word	0x0800d75c
			if (si > di) break;			/* No extension */
 800a3e4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a3ec:	2be5      	cmp	r3, #229	; 0xe5
 800a3ee:	d103      	bne.n	800a3f8 <create_name+0x370>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2205      	movs	r2, #5
 800a3f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800a3f8:	69fb      	ldr	r3, [r7, #28]
 800a3fa:	2b08      	cmp	r3, #8
 800a3fc:	d104      	bne.n	800a408 <create_name+0x380>
 800a3fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a402:	009b      	lsls	r3, r3, #2
 800a404:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800a408:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a40c:	f003 030c 	and.w	r3, r3, #12
 800a410:	2b0c      	cmp	r3, #12
 800a412:	d005      	beq.n	800a420 <create_name+0x398>
 800a414:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a418:	f003 0303 	and.w	r3, r3, #3
 800a41c:	2b03      	cmp	r3, #3
 800a41e:	d105      	bne.n	800a42c <create_name+0x3a4>
 800a420:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a424:	f043 0302 	orr.w	r3, r3, #2
 800a428:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a42c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a430:	f003 0302 	and.w	r3, r3, #2
 800a434:	2b00      	cmp	r3, #0
 800a436:	d117      	bne.n	800a468 <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800a438:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a43c:	f003 0303 	and.w	r3, r3, #3
 800a440:	2b01      	cmp	r3, #1
 800a442:	d105      	bne.n	800a450 <create_name+0x3c8>
 800a444:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a448:	f043 0310 	orr.w	r3, r3, #16
 800a44c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800a450:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a454:	f003 030c 	and.w	r3, r3, #12
 800a458:	2b04      	cmp	r3, #4
 800a45a:	d105      	bne.n	800a468 <create_name+0x3e0>
 800a45c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a460:	f043 0308 	orr.w	r3, r3, #8
 800a464:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a46e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800a472:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800a474:	4618      	mov	r0, r3
 800a476:	3728      	adds	r7, #40	; 0x28
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}

0800a47c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b086      	sub	sp, #24
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
 800a484:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a48a:	693b      	ldr	r3, [r7, #16]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a490:	e002      	b.n	800a498 <follow_path+0x1c>
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	3301      	adds	r3, #1
 800a496:	603b      	str	r3, [r7, #0]
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	781b      	ldrb	r3, [r3, #0]
 800a49c:	2b2f      	cmp	r3, #47	; 0x2f
 800a49e:	d0f8      	beq.n	800a492 <follow_path+0x16>
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	2b5c      	cmp	r3, #92	; 0x5c
 800a4a6:	d0f4      	beq.n	800a492 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	781b      	ldrb	r3, [r3, #0]
 800a4b2:	2b1f      	cmp	r3, #31
 800a4b4:	d80a      	bhi.n	800a4cc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2280      	movs	r2, #128	; 0x80
 800a4ba:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800a4be:	2100      	movs	r1, #0
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f7fe fe83 	bl	80091cc <dir_sdi>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	75fb      	strb	r3, [r7, #23]
 800a4ca:	e043      	b.n	800a554 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a4cc:	463b      	mov	r3, r7
 800a4ce:	4619      	mov	r1, r3
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f7ff fdd9 	bl	800a088 <create_name>
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a4da:	7dfb      	ldrb	r3, [r7, #23]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d134      	bne.n	800a54a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f7ff fae3 	bl	8009aac <dir_find>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a4f0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a4f2:	7dfb      	ldrb	r3, [r7, #23]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d00a      	beq.n	800a50e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a4f8:	7dfb      	ldrb	r3, [r7, #23]
 800a4fa:	2b04      	cmp	r3, #4
 800a4fc:	d127      	bne.n	800a54e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a4fe:	7afb      	ldrb	r3, [r7, #11]
 800a500:	f003 0304 	and.w	r3, r3, #4
 800a504:	2b00      	cmp	r3, #0
 800a506:	d122      	bne.n	800a54e <follow_path+0xd2>
 800a508:	2305      	movs	r3, #5
 800a50a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a50c:	e01f      	b.n	800a54e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a50e:	7afb      	ldrb	r3, [r7, #11]
 800a510:	f003 0304 	and.w	r3, r3, #4
 800a514:	2b00      	cmp	r3, #0
 800a516:	d11c      	bne.n	800a552 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	799b      	ldrb	r3, [r3, #6]
 800a51c:	f003 0310 	and.w	r3, r3, #16
 800a520:	2b00      	cmp	r3, #0
 800a522:	d102      	bne.n	800a52a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a524:	2305      	movs	r3, #5
 800a526:	75fb      	strb	r3, [r7, #23]
 800a528:	e014      	b.n	800a554 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	695b      	ldr	r3, [r3, #20]
 800a534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a538:	4413      	add	r3, r2
 800a53a:	4619      	mov	r1, r3
 800a53c:	68f8      	ldr	r0, [r7, #12]
 800a53e:	f7fe ffcc 	bl	80094da <ld_clust>
 800a542:	4602      	mov	r2, r0
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a548:	e7c0      	b.n	800a4cc <follow_path+0x50>
			if (res != FR_OK) break;
 800a54a:	bf00      	nop
 800a54c:	e002      	b.n	800a554 <follow_path+0xd8>
				break;
 800a54e:	bf00      	nop
 800a550:	e000      	b.n	800a554 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a552:	bf00      	nop
			}
		}
	}

	return res;
 800a554:	7dfb      	ldrb	r3, [r7, #23]
}
 800a556:	4618      	mov	r0, r3
 800a558:	3718      	adds	r7, #24
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd80      	pop	{r7, pc}

0800a55e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a55e:	b480      	push	{r7}
 800a560:	b087      	sub	sp, #28
 800a562:	af00      	add	r7, sp, #0
 800a564:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a566:	f04f 33ff 	mov.w	r3, #4294967295
 800a56a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d031      	beq.n	800a5d8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	617b      	str	r3, [r7, #20]
 800a57a:	e002      	b.n	800a582 <get_ldnumber+0x24>
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	3301      	adds	r3, #1
 800a580:	617b      	str	r3, [r7, #20]
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	781b      	ldrb	r3, [r3, #0]
 800a586:	2b1f      	cmp	r3, #31
 800a588:	d903      	bls.n	800a592 <get_ldnumber+0x34>
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	781b      	ldrb	r3, [r3, #0]
 800a58e:	2b3a      	cmp	r3, #58	; 0x3a
 800a590:	d1f4      	bne.n	800a57c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	2b3a      	cmp	r3, #58	; 0x3a
 800a598:	d11c      	bne.n	800a5d4 <get_ldnumber+0x76>
			tp = *path;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	1c5a      	adds	r2, r3, #1
 800a5a4:	60fa      	str	r2, [r7, #12]
 800a5a6:	781b      	ldrb	r3, [r3, #0]
 800a5a8:	3b30      	subs	r3, #48	; 0x30
 800a5aa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	2b09      	cmp	r3, #9
 800a5b0:	d80e      	bhi.n	800a5d0 <get_ldnumber+0x72>
 800a5b2:	68fa      	ldr	r2, [r7, #12]
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	429a      	cmp	r2, r3
 800a5b8:	d10a      	bne.n	800a5d0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d107      	bne.n	800a5d0 <get_ldnumber+0x72>
					vol = (int)i;
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	3301      	adds	r3, #1
 800a5c8:	617b      	str	r3, [r7, #20]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	697a      	ldr	r2, [r7, #20]
 800a5ce:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	e002      	b.n	800a5da <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a5d8:	693b      	ldr	r3, [r7, #16]
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	371c      	adds	r7, #28
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e4:	4770      	bx	lr
	...

0800a5e8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b082      	sub	sp, #8
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	70da      	strb	r2, [r3, #3]
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a5fe:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a600:	6839      	ldr	r1, [r7, #0]
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f7fe fa62 	bl	8008acc <move_window>
 800a608:	4603      	mov	r3, r0
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d001      	beq.n	800a612 <check_fs+0x2a>
 800a60e:	2304      	movs	r3, #4
 800a610:	e038      	b.n	800a684 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	3334      	adds	r3, #52	; 0x34
 800a616:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a61a:	4618      	mov	r0, r3
 800a61c:	f7fd ffa6 	bl	800856c <ld_word>
 800a620:	4603      	mov	r3, r0
 800a622:	461a      	mov	r2, r3
 800a624:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a628:	429a      	cmp	r2, r3
 800a62a:	d001      	beq.n	800a630 <check_fs+0x48>
 800a62c:	2303      	movs	r3, #3
 800a62e:	e029      	b.n	800a684 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a636:	2be9      	cmp	r3, #233	; 0xe9
 800a638:	d009      	beq.n	800a64e <check_fs+0x66>
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a640:	2beb      	cmp	r3, #235	; 0xeb
 800a642:	d11e      	bne.n	800a682 <check_fs+0x9a>
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800a64a:	2b90      	cmp	r3, #144	; 0x90
 800a64c:	d119      	bne.n	800a682 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	3334      	adds	r3, #52	; 0x34
 800a652:	3336      	adds	r3, #54	; 0x36
 800a654:	4618      	mov	r0, r3
 800a656:	f7fd ffa1 	bl	800859c <ld_dword>
 800a65a:	4603      	mov	r3, r0
 800a65c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a660:	4a0a      	ldr	r2, [pc, #40]	; (800a68c <check_fs+0xa4>)
 800a662:	4293      	cmp	r3, r2
 800a664:	d101      	bne.n	800a66a <check_fs+0x82>
 800a666:	2300      	movs	r3, #0
 800a668:	e00c      	b.n	800a684 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	3334      	adds	r3, #52	; 0x34
 800a66e:	3352      	adds	r3, #82	; 0x52
 800a670:	4618      	mov	r0, r3
 800a672:	f7fd ff93 	bl	800859c <ld_dword>
 800a676:	4603      	mov	r3, r0
 800a678:	4a05      	ldr	r2, [pc, #20]	; (800a690 <check_fs+0xa8>)
 800a67a:	4293      	cmp	r3, r2
 800a67c:	d101      	bne.n	800a682 <check_fs+0x9a>
 800a67e:	2300      	movs	r3, #0
 800a680:	e000      	b.n	800a684 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a682:	2302      	movs	r3, #2
}
 800a684:	4618      	mov	r0, r3
 800a686:	3708      	adds	r7, #8
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}
 800a68c:	00544146 	.word	0x00544146
 800a690:	33544146 	.word	0x33544146

0800a694 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b096      	sub	sp, #88	; 0x58
 800a698:	af00      	add	r7, sp, #0
 800a69a:	60f8      	str	r0, [r7, #12]
 800a69c:	60b9      	str	r1, [r7, #8]
 800a69e:	4613      	mov	r3, r2
 800a6a0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a6a8:	68f8      	ldr	r0, [r7, #12]
 800a6aa:	f7ff ff58 	bl	800a55e <get_ldnumber>
 800a6ae:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a6b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	da01      	bge.n	800a6ba <find_volume+0x26>
 800a6b6:	230b      	movs	r3, #11
 800a6b8:	e22e      	b.n	800ab18 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a6ba:	4aa8      	ldr	r2, [pc, #672]	; (800a95c <find_volume+0x2c8>)
 800a6bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6c2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a6c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d101      	bne.n	800a6ce <find_volume+0x3a>
 800a6ca:	230c      	movs	r3, #12
 800a6cc:	e224      	b.n	800ab18 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a6d2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a6d4:	79fb      	ldrb	r3, [r7, #7]
 800a6d6:	f023 0301 	bic.w	r3, r3, #1
 800a6da:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a6dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6de:	781b      	ldrb	r3, [r3, #0]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d01a      	beq.n	800a71a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a6e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6e6:	785b      	ldrb	r3, [r3, #1]
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f7fd fea1 	bl	8008430 <disk_status>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a6f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a6f8:	f003 0301 	and.w	r3, r3, #1
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d10c      	bne.n	800a71a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a700:	79fb      	ldrb	r3, [r7, #7]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d007      	beq.n	800a716 <find_volume+0x82>
 800a706:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a70a:	f003 0304 	and.w	r3, r3, #4
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d001      	beq.n	800a716 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a712:	230a      	movs	r3, #10
 800a714:	e200      	b.n	800ab18 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800a716:	2300      	movs	r3, #0
 800a718:	e1fe      	b.n	800ab18 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a71a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a71c:	2200      	movs	r2, #0
 800a71e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a722:	b2da      	uxtb	r2, r3
 800a724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a726:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a72a:	785b      	ldrb	r3, [r3, #1]
 800a72c:	4618      	mov	r0, r3
 800a72e:	f7fd fe99 	bl	8008464 <disk_initialize>
 800a732:	4603      	mov	r3, r0
 800a734:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a738:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a73c:	f003 0301 	and.w	r3, r3, #1
 800a740:	2b00      	cmp	r3, #0
 800a742:	d001      	beq.n	800a748 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a744:	2303      	movs	r3, #3
 800a746:	e1e7      	b.n	800ab18 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a748:	79fb      	ldrb	r3, [r7, #7]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d007      	beq.n	800a75e <find_volume+0xca>
 800a74e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a752:	f003 0304 	and.w	r3, r3, #4
 800a756:	2b00      	cmp	r3, #0
 800a758:	d001      	beq.n	800a75e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a75a:	230a      	movs	r3, #10
 800a75c:	e1dc      	b.n	800ab18 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a75e:	2300      	movs	r3, #0
 800a760:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a762:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a764:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a766:	f7ff ff3f 	bl	800a5e8 <check_fs>
 800a76a:	4603      	mov	r3, r0
 800a76c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a770:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a774:	2b02      	cmp	r3, #2
 800a776:	d14b      	bne.n	800a810 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a778:	2300      	movs	r3, #0
 800a77a:	643b      	str	r3, [r7, #64]	; 0x40
 800a77c:	e01f      	b.n	800a7be <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a77e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a780:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a784:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a786:	011b      	lsls	r3, r3, #4
 800a788:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800a78c:	4413      	add	r3, r2
 800a78e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a792:	3304      	adds	r3, #4
 800a794:	781b      	ldrb	r3, [r3, #0]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d006      	beq.n	800a7a8 <find_volume+0x114>
 800a79a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a79c:	3308      	adds	r3, #8
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f7fd fefc 	bl	800859c <ld_dword>
 800a7a4:	4602      	mov	r2, r0
 800a7a6:	e000      	b.n	800a7aa <find_volume+0x116>
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800a7b2:	440b      	add	r3, r1
 800a7b4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a7b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7ba:	3301      	adds	r3, #1
 800a7bc:	643b      	str	r3, [r7, #64]	; 0x40
 800a7be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7c0:	2b03      	cmp	r3, #3
 800a7c2:	d9dc      	bls.n	800a77e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800a7c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d002      	beq.n	800a7d4 <find_volume+0x140>
 800a7ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7d0:	3b01      	subs	r3, #1
 800a7d2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a7d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7d6:	009b      	lsls	r3, r3, #2
 800a7d8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800a7dc:	4413      	add	r3, r2
 800a7de:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a7e2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a7e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d005      	beq.n	800a7f6 <find_volume+0x162>
 800a7ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a7ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a7ee:	f7ff fefb 	bl	800a5e8 <check_fs>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	e000      	b.n	800a7f8 <find_volume+0x164>
 800a7f6:	2303      	movs	r3, #3
 800a7f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a7fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a800:	2b01      	cmp	r3, #1
 800a802:	d905      	bls.n	800a810 <find_volume+0x17c>
 800a804:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a806:	3301      	adds	r3, #1
 800a808:	643b      	str	r3, [r7, #64]	; 0x40
 800a80a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a80c:	2b03      	cmp	r3, #3
 800a80e:	d9e1      	bls.n	800a7d4 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a810:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a814:	2b04      	cmp	r3, #4
 800a816:	d101      	bne.n	800a81c <find_volume+0x188>
 800a818:	2301      	movs	r3, #1
 800a81a:	e17d      	b.n	800ab18 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a81c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a820:	2b01      	cmp	r3, #1
 800a822:	d901      	bls.n	800a828 <find_volume+0x194>
 800a824:	230d      	movs	r3, #13
 800a826:	e177      	b.n	800ab18 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a82a:	3334      	adds	r3, #52	; 0x34
 800a82c:	330b      	adds	r3, #11
 800a82e:	4618      	mov	r0, r3
 800a830:	f7fd fe9c 	bl	800856c <ld_word>
 800a834:	4603      	mov	r3, r0
 800a836:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a83a:	d001      	beq.n	800a840 <find_volume+0x1ac>
 800a83c:	230d      	movs	r3, #13
 800a83e:	e16b      	b.n	800ab18 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a842:	3334      	adds	r3, #52	; 0x34
 800a844:	3316      	adds	r3, #22
 800a846:	4618      	mov	r0, r3
 800a848:	f7fd fe90 	bl	800856c <ld_word>
 800a84c:	4603      	mov	r3, r0
 800a84e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a850:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a852:	2b00      	cmp	r3, #0
 800a854:	d106      	bne.n	800a864 <find_volume+0x1d0>
 800a856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a858:	3334      	adds	r3, #52	; 0x34
 800a85a:	3324      	adds	r3, #36	; 0x24
 800a85c:	4618      	mov	r0, r3
 800a85e:	f7fd fe9d 	bl	800859c <ld_dword>
 800a862:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a866:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a868:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a86a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a86c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800a870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a872:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a876:	789b      	ldrb	r3, [r3, #2]
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d005      	beq.n	800a888 <find_volume+0x1f4>
 800a87c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a87e:	789b      	ldrb	r3, [r3, #2]
 800a880:	2b02      	cmp	r3, #2
 800a882:	d001      	beq.n	800a888 <find_volume+0x1f4>
 800a884:	230d      	movs	r3, #13
 800a886:	e147      	b.n	800ab18 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a88a:	789b      	ldrb	r3, [r3, #2]
 800a88c:	461a      	mov	r2, r3
 800a88e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a890:	fb02 f303 	mul.w	r3, r2, r3
 800a894:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a898:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a89c:	b29a      	uxth	r2, r3
 800a89e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8a0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a8a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8a4:	895b      	ldrh	r3, [r3, #10]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d008      	beq.n	800a8bc <find_volume+0x228>
 800a8aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8ac:	895b      	ldrh	r3, [r3, #10]
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8b2:	895b      	ldrh	r3, [r3, #10]
 800a8b4:	3b01      	subs	r3, #1
 800a8b6:	4013      	ands	r3, r2
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d001      	beq.n	800a8c0 <find_volume+0x22c>
 800a8bc:	230d      	movs	r3, #13
 800a8be:	e12b      	b.n	800ab18 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a8c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8c2:	3334      	adds	r3, #52	; 0x34
 800a8c4:	3311      	adds	r3, #17
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f7fd fe50 	bl	800856c <ld_word>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8d2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a8d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8d6:	891b      	ldrh	r3, [r3, #8]
 800a8d8:	f003 030f 	and.w	r3, r3, #15
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d001      	beq.n	800a8e6 <find_volume+0x252>
 800a8e2:	230d      	movs	r3, #13
 800a8e4:	e118      	b.n	800ab18 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a8e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8e8:	3334      	adds	r3, #52	; 0x34
 800a8ea:	3313      	adds	r3, #19
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	f7fd fe3d 	bl	800856c <ld_word>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a8f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d106      	bne.n	800a90a <find_volume+0x276>
 800a8fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8fe:	3334      	adds	r3, #52	; 0x34
 800a900:	3320      	adds	r3, #32
 800a902:	4618      	mov	r0, r3
 800a904:	f7fd fe4a 	bl	800859c <ld_dword>
 800a908:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a90a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a90c:	3334      	adds	r3, #52	; 0x34
 800a90e:	330e      	adds	r3, #14
 800a910:	4618      	mov	r0, r3
 800a912:	f7fd fe2b 	bl	800856c <ld_word>
 800a916:	4603      	mov	r3, r0
 800a918:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a91a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d101      	bne.n	800a924 <find_volume+0x290>
 800a920:	230d      	movs	r3, #13
 800a922:	e0f9      	b.n	800ab18 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a924:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a926:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a928:	4413      	add	r3, r2
 800a92a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a92c:	8912      	ldrh	r2, [r2, #8]
 800a92e:	0912      	lsrs	r2, r2, #4
 800a930:	b292      	uxth	r2, r2
 800a932:	4413      	add	r3, r2
 800a934:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a936:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d201      	bcs.n	800a942 <find_volume+0x2ae>
 800a93e:	230d      	movs	r3, #13
 800a940:	e0ea      	b.n	800ab18 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a942:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a946:	1ad3      	subs	r3, r2, r3
 800a948:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a94a:	8952      	ldrh	r2, [r2, #10]
 800a94c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a950:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a954:	2b00      	cmp	r3, #0
 800a956:	d103      	bne.n	800a960 <find_volume+0x2cc>
 800a958:	230d      	movs	r3, #13
 800a95a:	e0dd      	b.n	800ab18 <find_volume+0x484>
 800a95c:	20000380 	.word	0x20000380
		fmt = FS_FAT32;
 800a960:	2303      	movs	r3, #3
 800a962:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a968:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d802      	bhi.n	800a976 <find_volume+0x2e2>
 800a970:	2302      	movs	r3, #2
 800a972:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a978:	f640 72f5 	movw	r2, #4085	; 0xff5
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d802      	bhi.n	800a986 <find_volume+0x2f2>
 800a980:	2301      	movs	r3, #1
 800a982:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a988:	1c9a      	adds	r2, r3, #2
 800a98a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a98c:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800a98e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a990:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a992:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a994:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a996:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a998:	441a      	add	r2, r3
 800a99a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a99c:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800a99e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a2:	441a      	add	r2, r3
 800a9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9a6:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800a9a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a9ac:	2b03      	cmp	r3, #3
 800a9ae:	d11e      	bne.n	800a9ee <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a9b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9b2:	3334      	adds	r3, #52	; 0x34
 800a9b4:	332a      	adds	r3, #42	; 0x2a
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7fd fdd8 	bl	800856c <ld_word>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d001      	beq.n	800a9c6 <find_volume+0x332>
 800a9c2:	230d      	movs	r3, #13
 800a9c4:	e0a8      	b.n	800ab18 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a9c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9c8:	891b      	ldrh	r3, [r3, #8]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d001      	beq.n	800a9d2 <find_volume+0x33e>
 800a9ce:	230d      	movs	r3, #13
 800a9d0:	e0a2      	b.n	800ab18 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a9d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9d4:	3334      	adds	r3, #52	; 0x34
 800a9d6:	332c      	adds	r3, #44	; 0x2c
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f7fd fddf 	bl	800859c <ld_dword>
 800a9de:	4602      	mov	r2, r0
 800a9e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9e2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a9e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9e6:	699b      	ldr	r3, [r3, #24]
 800a9e8:	009b      	lsls	r3, r3, #2
 800a9ea:	647b      	str	r3, [r7, #68]	; 0x44
 800a9ec:	e01f      	b.n	800aa2e <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a9ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9f0:	891b      	ldrh	r3, [r3, #8]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d101      	bne.n	800a9fa <find_volume+0x366>
 800a9f6:	230d      	movs	r3, #13
 800a9f8:	e08e      	b.n	800ab18 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a9fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a9fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa00:	441a      	add	r2, r3
 800aa02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa04:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800aa06:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800aa0a:	2b02      	cmp	r3, #2
 800aa0c:	d103      	bne.n	800aa16 <find_volume+0x382>
 800aa0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa10:	699b      	ldr	r3, [r3, #24]
 800aa12:	005b      	lsls	r3, r3, #1
 800aa14:	e00a      	b.n	800aa2c <find_volume+0x398>
 800aa16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa18:	699a      	ldr	r2, [r3, #24]
 800aa1a:	4613      	mov	r3, r2
 800aa1c:	005b      	lsls	r3, r3, #1
 800aa1e:	4413      	add	r3, r2
 800aa20:	085a      	lsrs	r2, r3, #1
 800aa22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa24:	699b      	ldr	r3, [r3, #24]
 800aa26:	f003 0301 	and.w	r3, r3, #1
 800aa2a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800aa2c:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800aa2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa30:	69da      	ldr	r2, [r3, #28]
 800aa32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa34:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800aa38:	0a5b      	lsrs	r3, r3, #9
 800aa3a:	429a      	cmp	r2, r3
 800aa3c:	d201      	bcs.n	800aa42 <find_volume+0x3ae>
 800aa3e:	230d      	movs	r3, #13
 800aa40:	e06a      	b.n	800ab18 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800aa42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa44:	f04f 32ff 	mov.w	r2, #4294967295
 800aa48:	615a      	str	r2, [r3, #20]
 800aa4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa4c:	695a      	ldr	r2, [r3, #20]
 800aa4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa50:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800aa52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa54:	2280      	movs	r2, #128	; 0x80
 800aa56:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800aa58:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800aa5c:	2b03      	cmp	r3, #3
 800aa5e:	d149      	bne.n	800aaf4 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800aa60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa62:	3334      	adds	r3, #52	; 0x34
 800aa64:	3330      	adds	r3, #48	; 0x30
 800aa66:	4618      	mov	r0, r3
 800aa68:	f7fd fd80 	bl	800856c <ld_word>
 800aa6c:	4603      	mov	r3, r0
 800aa6e:	2b01      	cmp	r3, #1
 800aa70:	d140      	bne.n	800aaf4 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800aa72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa74:	3301      	adds	r3, #1
 800aa76:	4619      	mov	r1, r3
 800aa78:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800aa7a:	f7fe f827 	bl	8008acc <move_window>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d137      	bne.n	800aaf4 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800aa84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa86:	2200      	movs	r2, #0
 800aa88:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800aa8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa8c:	3334      	adds	r3, #52	; 0x34
 800aa8e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800aa92:	4618      	mov	r0, r3
 800aa94:	f7fd fd6a 	bl	800856c <ld_word>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	461a      	mov	r2, r3
 800aa9c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d127      	bne.n	800aaf4 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800aaa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaa6:	3334      	adds	r3, #52	; 0x34
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f7fd fd77 	bl	800859c <ld_dword>
 800aaae:	4603      	mov	r3, r0
 800aab0:	4a1b      	ldr	r2, [pc, #108]	; (800ab20 <find_volume+0x48c>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d11e      	bne.n	800aaf4 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800aab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aab8:	3334      	adds	r3, #52	; 0x34
 800aaba:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800aabe:	4618      	mov	r0, r3
 800aac0:	f7fd fd6c 	bl	800859c <ld_dword>
 800aac4:	4603      	mov	r3, r0
 800aac6:	4a17      	ldr	r2, [pc, #92]	; (800ab24 <find_volume+0x490>)
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d113      	bne.n	800aaf4 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800aacc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aace:	3334      	adds	r3, #52	; 0x34
 800aad0:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800aad4:	4618      	mov	r0, r3
 800aad6:	f7fd fd61 	bl	800859c <ld_dword>
 800aada:	4602      	mov	r2, r0
 800aadc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aade:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800aae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aae2:	3334      	adds	r3, #52	; 0x34
 800aae4:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800aae8:	4618      	mov	r0, r3
 800aaea:	f7fd fd57 	bl	800859c <ld_dword>
 800aaee:	4602      	mov	r2, r0
 800aaf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaf2:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800aaf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaf6:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800aafa:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800aafc:	4b0a      	ldr	r3, [pc, #40]	; (800ab28 <find_volume+0x494>)
 800aafe:	881b      	ldrh	r3, [r3, #0]
 800ab00:	3301      	adds	r3, #1
 800ab02:	b29a      	uxth	r2, r3
 800ab04:	4b08      	ldr	r3, [pc, #32]	; (800ab28 <find_volume+0x494>)
 800ab06:	801a      	strh	r2, [r3, #0]
 800ab08:	4b07      	ldr	r3, [pc, #28]	; (800ab28 <find_volume+0x494>)
 800ab0a:	881a      	ldrh	r2, [r3, #0]
 800ab0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab0e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ab10:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ab12:	f7fd ff73 	bl	80089fc <clear_lock>
#endif
	return FR_OK;
 800ab16:	2300      	movs	r3, #0
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	3758      	adds	r7, #88	; 0x58
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}
 800ab20:	41615252 	.word	0x41615252
 800ab24:	61417272 	.word	0x61417272
 800ab28:	20000384 	.word	0x20000384

0800ab2c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b084      	sub	sp, #16
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
 800ab34:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ab36:	2309      	movs	r3, #9
 800ab38:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d01c      	beq.n	800ab7a <validate+0x4e>
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d018      	beq.n	800ab7a <validate+0x4e>
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	781b      	ldrb	r3, [r3, #0]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d013      	beq.n	800ab7a <validate+0x4e>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	889a      	ldrh	r2, [r3, #4]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	88db      	ldrh	r3, [r3, #6]
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d10c      	bne.n	800ab7a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	785b      	ldrb	r3, [r3, #1]
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7fd fc62 	bl	8008430 <disk_status>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	f003 0301 	and.w	r3, r3, #1
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d101      	bne.n	800ab7a <validate+0x4e>
			res = FR_OK;
 800ab76:	2300      	movs	r3, #0
 800ab78:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ab7a:	7bfb      	ldrb	r3, [r7, #15]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d102      	bne.n	800ab86 <validate+0x5a>
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	e000      	b.n	800ab88 <validate+0x5c>
 800ab86:	2300      	movs	r3, #0
 800ab88:	683a      	ldr	r2, [r7, #0]
 800ab8a:	6013      	str	r3, [r2, #0]
	return res;
 800ab8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab8e:	4618      	mov	r0, r3
 800ab90:	3710      	adds	r7, #16
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}
	...

0800ab98 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b088      	sub	sp, #32
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	60f8      	str	r0, [r7, #12]
 800aba0:	60b9      	str	r1, [r7, #8]
 800aba2:	4613      	mov	r3, r2
 800aba4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800abaa:	f107 0310 	add.w	r3, r7, #16
 800abae:	4618      	mov	r0, r3
 800abb0:	f7ff fcd5 	bl	800a55e <get_ldnumber>
 800abb4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800abb6:	69fb      	ldr	r3, [r7, #28]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	da01      	bge.n	800abc0 <f_mount+0x28>
 800abbc:	230b      	movs	r3, #11
 800abbe:	e02b      	b.n	800ac18 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800abc0:	4a17      	ldr	r2, [pc, #92]	; (800ac20 <f_mount+0x88>)
 800abc2:	69fb      	ldr	r3, [r7, #28]
 800abc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800abc8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800abca:	69bb      	ldr	r3, [r7, #24]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d005      	beq.n	800abdc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800abd0:	69b8      	ldr	r0, [r7, #24]
 800abd2:	f7fd ff13 	bl	80089fc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800abd6:	69bb      	ldr	r3, [r7, #24]
 800abd8:	2200      	movs	r2, #0
 800abda:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d002      	beq.n	800abe8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2200      	movs	r2, #0
 800abe6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800abe8:	68fa      	ldr	r2, [r7, #12]
 800abea:	490d      	ldr	r1, [pc, #52]	; (800ac20 <f_mount+0x88>)
 800abec:	69fb      	ldr	r3, [r7, #28]
 800abee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d002      	beq.n	800abfe <f_mount+0x66>
 800abf8:	79fb      	ldrb	r3, [r7, #7]
 800abfa:	2b01      	cmp	r3, #1
 800abfc:	d001      	beq.n	800ac02 <f_mount+0x6a>
 800abfe:	2300      	movs	r3, #0
 800ac00:	e00a      	b.n	800ac18 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ac02:	f107 010c 	add.w	r1, r7, #12
 800ac06:	f107 0308 	add.w	r3, r7, #8
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f7ff fd41 	bl	800a694 <find_volume>
 800ac12:	4603      	mov	r3, r0
 800ac14:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ac16:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3720      	adds	r7, #32
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}
 800ac20:	20000380 	.word	0x20000380

0800ac24 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 800ac2a:	af00      	add	r7, sp, #0
 800ac2c:	f107 030c 	add.w	r3, r7, #12
 800ac30:	6018      	str	r0, [r3, #0]
 800ac32:	f107 0308 	add.w	r3, r7, #8
 800ac36:	6019      	str	r1, [r3, #0]
 800ac38:	1dfb      	adds	r3, r7, #7
 800ac3a:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ac3c:	f107 030c 	add.w	r3, r7, #12
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d101      	bne.n	800ac4a <f_open+0x26>
 800ac46:	2309      	movs	r3, #9
 800ac48:	e231      	b.n	800b0ae <f_open+0x48a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ac4a:	1dfb      	adds	r3, r7, #7
 800ac4c:	1dfa      	adds	r2, r7, #7
 800ac4e:	7812      	ldrb	r2, [r2, #0]
 800ac50:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800ac54:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800ac56:	1dfb      	adds	r3, r7, #7
 800ac58:	781a      	ldrb	r2, [r3, #0]
 800ac5a:	f507 7105 	add.w	r1, r7, #532	; 0x214
 800ac5e:	f107 0308 	add.w	r3, r7, #8
 800ac62:	4618      	mov	r0, r3
 800ac64:	f7ff fd16 	bl	800a694 <find_volume>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	if (res == FR_OK) {
 800ac6e:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	f040 8210 	bne.w	800b098 <f_open+0x474>
		dj.obj.fs = fs;
 800ac78:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ac7c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
		INIT_NAMBUF(fs);
 800ac80:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ac84:	f107 0214 	add.w	r2, r7, #20
 800ac88:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800ac8a:	f107 0308 	add.w	r3, r7, #8
 800ac8e:	681a      	ldr	r2, [r3, #0]
 800ac90:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ac94:	4611      	mov	r1, r2
 800ac96:	4618      	mov	r0, r3
 800ac98:	f7ff fbf0 	bl	800a47c <follow_path>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800aca2:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d11b      	bne.n	800ace2 <f_open+0xbe>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800acaa:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800acae:	b25b      	sxtb	r3, r3
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	da03      	bge.n	800acbc <f_open+0x98>
				res = FR_INVALID_NAME;
 800acb4:	2306      	movs	r3, #6
 800acb6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800acba:	e012      	b.n	800ace2 <f_open+0xbe>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800acbc:	1dfb      	adds	r3, r7, #7
 800acbe:	781b      	ldrb	r3, [r3, #0]
 800acc0:	f023 0301 	bic.w	r3, r3, #1
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	bf14      	ite	ne
 800acc8:	2301      	movne	r3, #1
 800acca:	2300      	moveq	r3, #0
 800accc:	b2db      	uxtb	r3, r3
 800acce:	461a      	mov	r2, r3
 800acd0:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800acd4:	4611      	mov	r1, r2
 800acd6:	4618      	mov	r0, r3
 800acd8:	f7fd fd48 	bl	800876c <chk_lock>
 800acdc:	4603      	mov	r3, r0
 800acde:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ace2:	1dfb      	adds	r3, r7, #7
 800ace4:	781b      	ldrb	r3, [r3, #0]
 800ace6:	f003 031c 	and.w	r3, r3, #28
 800acea:	2b00      	cmp	r3, #0
 800acec:	f000 809b 	beq.w	800ae26 <f_open+0x202>
			if (res != FR_OK) {					/* No file, create new */
 800acf0:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d019      	beq.n	800ad2c <f_open+0x108>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800acf8:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800acfc:	2b04      	cmp	r3, #4
 800acfe:	d10e      	bne.n	800ad1e <f_open+0xfa>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ad00:	f7fd fd90 	bl	8008824 <enq_lock>
 800ad04:	4603      	mov	r3, r0
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d006      	beq.n	800ad18 <f_open+0xf4>
 800ad0a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ad0e:	4618      	mov	r0, r3
 800ad10:	f7fe ff8c 	bl	8009c2c <dir_register>
 800ad14:	4603      	mov	r3, r0
 800ad16:	e000      	b.n	800ad1a <f_open+0xf6>
 800ad18:	2312      	movs	r3, #18
 800ad1a:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ad1e:	1dfb      	adds	r3, r7, #7
 800ad20:	1dfa      	adds	r2, r7, #7
 800ad22:	7812      	ldrb	r2, [r2, #0]
 800ad24:	f042 0208 	orr.w	r2, r2, #8
 800ad28:	701a      	strb	r2, [r3, #0]
 800ad2a:	e012      	b.n	800ad52 <f_open+0x12e>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ad2c:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800ad30:	f003 0311 	and.w	r3, r3, #17
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d003      	beq.n	800ad40 <f_open+0x11c>
					res = FR_DENIED;
 800ad38:	2307      	movs	r3, #7
 800ad3a:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800ad3e:	e008      	b.n	800ad52 <f_open+0x12e>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ad40:	1dfb      	adds	r3, r7, #7
 800ad42:	781b      	ldrb	r3, [r3, #0]
 800ad44:	f003 0304 	and.w	r3, r3, #4
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d002      	beq.n	800ad52 <f_open+0x12e>
 800ad4c:	2308      	movs	r3, #8
 800ad4e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ad52:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	f040 8082 	bne.w	800ae60 <f_open+0x23c>
 800ad5c:	1dfb      	adds	r3, r7, #7
 800ad5e:	781b      	ldrb	r3, [r3, #0]
 800ad60:	f003 0308 	and.w	r3, r3, #8
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d07b      	beq.n	800ae60 <f_open+0x23c>
				dw = GET_FATTIME();
 800ad68:	f7fd f92e 	bl	8007fc8 <get_fattime>
 800ad6c:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ad70:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800ad74:	330e      	adds	r3, #14
 800ad76:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	f7fd fc4c 	bl	8008618 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ad80:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800ad84:	3316      	adds	r3, #22
 800ad86:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f7fd fc44 	bl	8008618 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ad90:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800ad94:	330b      	adds	r3, #11
 800ad96:	2220      	movs	r2, #32
 800ad98:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ad9a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ad9e:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800ada2:	4611      	mov	r1, r2
 800ada4:	4618      	mov	r0, r3
 800ada6:	f7fe fb98 	bl	80094da <ld_clust>
 800adaa:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800adae:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800adb2:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 800adb6:	2200      	movs	r2, #0
 800adb8:	4618      	mov	r0, r3
 800adba:	f7fe fbad 	bl	8009518 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800adbe:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800adc2:	331c      	adds	r3, #28
 800adc4:	2100      	movs	r1, #0
 800adc6:	4618      	mov	r0, r3
 800adc8:	f7fd fc26 	bl	8008618 <st_dword>
					fs->wflag = 1;
 800adcc:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800add0:	2201      	movs	r2, #1
 800add2:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800add4:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 800add8:	2b00      	cmp	r3, #0
 800adda:	d041      	beq.n	800ae60 <f_open+0x23c>
						dw = fs->winsect;
 800addc:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ade0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ade2:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800ade6:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800adea:	2200      	movs	r2, #0
 800adec:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 800adf0:	4618      	mov	r0, r3
 800adf2:	f7fe f8ba 	bl	8008f6a <remove_chain>
 800adf6:	4603      	mov	r3, r0
 800adf8:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
						if (res == FR_OK) {
 800adfc:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d12d      	bne.n	800ae60 <f_open+0x23c>
							res = move_window(fs, dw);
 800ae04:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ae08:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f7fd fe5d 	bl	8008acc <move_window>
 800ae12:	4603      	mov	r3, r0
 800ae14:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ae18:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ae1c:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 800ae20:	3a01      	subs	r2, #1
 800ae22:	611a      	str	r2, [r3, #16]
 800ae24:	e01c      	b.n	800ae60 <f_open+0x23c>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ae26:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d118      	bne.n	800ae60 <f_open+0x23c>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ae2e:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800ae32:	f003 0310 	and.w	r3, r3, #16
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d003      	beq.n	800ae42 <f_open+0x21e>
					res = FR_NO_FILE;
 800ae3a:	2304      	movs	r3, #4
 800ae3c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800ae40:	e00e      	b.n	800ae60 <f_open+0x23c>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ae42:	1dfb      	adds	r3, r7, #7
 800ae44:	781b      	ldrb	r3, [r3, #0]
 800ae46:	f003 0302 	and.w	r3, r3, #2
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d008      	beq.n	800ae60 <f_open+0x23c>
 800ae4e:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800ae52:	f003 0301 	and.w	r3, r3, #1
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d002      	beq.n	800ae60 <f_open+0x23c>
						res = FR_DENIED;
 800ae5a:	2307      	movs	r3, #7
 800ae5c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800ae60:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d136      	bne.n	800aed6 <f_open+0x2b2>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ae68:	1dfb      	adds	r3, r7, #7
 800ae6a:	781b      	ldrb	r3, [r3, #0]
 800ae6c:	f003 0308 	and.w	r3, r3, #8
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d005      	beq.n	800ae80 <f_open+0x25c>
				mode |= FA_MODIFIED;
 800ae74:	1dfb      	adds	r3, r7, #7
 800ae76:	1dfa      	adds	r2, r7, #7
 800ae78:	7812      	ldrb	r2, [r2, #0]
 800ae7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ae7e:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ae80:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ae84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ae86:	f107 030c 	add.w	r3, r7, #12
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800ae8e:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800ae92:	f107 030c 	add.w	r3, r7, #12
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ae9a:	1dfb      	adds	r3, r7, #7
 800ae9c:	781b      	ldrb	r3, [r3, #0]
 800ae9e:	f023 0301 	bic.w	r3, r3, #1
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	bf14      	ite	ne
 800aea6:	2301      	movne	r3, #1
 800aea8:	2300      	moveq	r3, #0
 800aeaa:	b2db      	uxtb	r3, r3
 800aeac:	461a      	mov	r2, r3
 800aeae:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800aeb2:	4611      	mov	r1, r2
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f7fd fcd7 	bl	8008868 <inc_lock>
 800aeba:	4602      	mov	r2, r0
 800aebc:	f107 030c 	add.w	r3, r7, #12
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800aec4:	f107 030c 	add.w	r3, r7, #12
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	691b      	ldr	r3, [r3, #16]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d102      	bne.n	800aed6 <f_open+0x2b2>
 800aed0:	2302      	movs	r3, #2
 800aed2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800aed6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	f040 80dc 	bne.w	800b098 <f_open+0x474>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800aee0:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800aee4:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800aee8:	4611      	mov	r1, r2
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7fe faf5 	bl	80094da <ld_clust>
 800aef0:	4602      	mov	r2, r0
 800aef2:	f107 030c 	add.w	r3, r7, #12
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800aefa:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800aefe:	331c      	adds	r3, #28
 800af00:	4618      	mov	r0, r3
 800af02:	f7fd fb4b 	bl	800859c <ld_dword>
 800af06:	4602      	mov	r2, r0
 800af08:	f107 030c 	add.w	r3, r7, #12
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800af10:	f107 030c 	add.w	r3, r7, #12
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	2200      	movs	r2, #0
 800af18:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800af1a:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800af1e:	f107 030c 	add.w	r3, r7, #12
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800af26:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800af2a:	88da      	ldrh	r2, [r3, #6]
 800af2c:	f107 030c 	add.w	r3, r7, #12
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800af34:	f107 030c 	add.w	r3, r7, #12
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	1dfa      	adds	r2, r7, #7
 800af3c:	7812      	ldrb	r2, [r2, #0]
 800af3e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800af40:	f107 030c 	add.w	r3, r7, #12
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	2200      	movs	r2, #0
 800af48:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800af4a:	f107 030c 	add.w	r3, r7, #12
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	2200      	movs	r2, #0
 800af52:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800af54:	f107 030c 	add.w	r3, r7, #12
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	2200      	movs	r2, #0
 800af5c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800af5e:	f107 030c 	add.w	r3, r7, #12
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	3330      	adds	r3, #48	; 0x30
 800af66:	f44f 7200 	mov.w	r2, #512	; 0x200
 800af6a:	2100      	movs	r1, #0
 800af6c:	4618      	mov	r0, r3
 800af6e:	f7fd fba0 	bl	80086b2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800af72:	1dfb      	adds	r3, r7, #7
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	f003 0320 	and.w	r3, r3, #32
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	f000 808c 	beq.w	800b098 <f_open+0x474>
 800af80:	f107 030c 	add.w	r3, r7, #12
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	68db      	ldr	r3, [r3, #12]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	f000 8085 	beq.w	800b098 <f_open+0x474>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800af8e:	f107 030c 	add.w	r3, r7, #12
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	68da      	ldr	r2, [r3, #12]
 800af96:	f107 030c 	add.w	r3, r7, #12
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800af9e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800afa2:	895b      	ldrh	r3, [r3, #10]
 800afa4:	025b      	lsls	r3, r3, #9
 800afa6:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800afaa:	f107 030c 	add.w	r3, r7, #12
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	689b      	ldr	r3, [r3, #8]
 800afb2:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800afb6:	f107 030c 	add.w	r3, r7, #12
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	68db      	ldr	r3, [r3, #12]
 800afbe:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800afc2:	e01f      	b.n	800b004 <f_open+0x3e0>
					clst = get_fat(&fp->obj, clst);
 800afc4:	f107 030c 	add.w	r3, r7, #12
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800afce:	4618      	mov	r0, r3
 800afd0:	f7fd fe37 	bl	8008c42 <get_fat>
 800afd4:	f8c7 0260 	str.w	r0, [r7, #608]	; 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800afd8:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800afdc:	2b01      	cmp	r3, #1
 800afde:	d802      	bhi.n	800afe6 <f_open+0x3c2>
 800afe0:	2302      	movs	r3, #2
 800afe2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800afe6:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800afea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afee:	d102      	bne.n	800aff6 <f_open+0x3d2>
 800aff0:	2301      	movs	r3, #1
 800aff2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aff6:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800affa:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800affe:	1ad3      	subs	r3, r2, r3
 800b000:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800b004:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d105      	bne.n	800b018 <f_open+0x3f4>
 800b00c:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800b010:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800b014:	429a      	cmp	r2, r3
 800b016:	d8d5      	bhi.n	800afc4 <f_open+0x3a0>
				}
				fp->clust = clst;
 800b018:	f107 030c 	add.w	r3, r7, #12
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 800b022:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800b024:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d135      	bne.n	800b098 <f_open+0x474>
 800b02c:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800b030:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b034:	2b00      	cmp	r3, #0
 800b036:	d02f      	beq.n	800b098 <f_open+0x474>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800b038:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800b03c:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800b040:	4618      	mov	r0, r3
 800b042:	f7fd fddf 	bl	8008c04 <clust2sect>
 800b046:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
 800b04a:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d103      	bne.n	800b05a <f_open+0x436>
						res = FR_INT_ERR;
 800b052:	2302      	movs	r3, #2
 800b054:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800b058:	e01e      	b.n	800b098 <f_open+0x474>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800b05a:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800b05e:	0a5a      	lsrs	r2, r3, #9
 800b060:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800b064:	441a      	add	r2, r3
 800b066:	f107 030c 	add.w	r3, r7, #12
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b06e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800b072:	7858      	ldrb	r0, [r3, #1]
 800b074:	f107 030c 	add.w	r3, r7, #12
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b07e:	f107 030c 	add.w	r3, r7, #12
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	6a1a      	ldr	r2, [r3, #32]
 800b086:	2301      	movs	r3, #1
 800b088:	f7fd fa12 	bl	80084b0 <disk_read>
 800b08c:	4603      	mov	r3, r0
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d002      	beq.n	800b098 <f_open+0x474>
 800b092:	2301      	movs	r3, #1
 800b094:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b098:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d004      	beq.n	800b0aa <f_open+0x486>
 800b0a0:	f107 030c 	add.w	r3, r7, #12
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b0aa:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f507 771a 	add.w	r7, r7, #616	; 0x268
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}

0800b0b8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b08c      	sub	sp, #48	; 0x30
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	60f8      	str	r0, [r7, #12]
 800b0c0:	60b9      	str	r1, [r7, #8]
 800b0c2:	607a      	str	r2, [r7, #4]
 800b0c4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f107 0210 	add.w	r2, r7, #16
 800b0d6:	4611      	mov	r1, r2
 800b0d8:	4618      	mov	r0, r3
 800b0da:	f7ff fd27 	bl	800ab2c <validate>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b0e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d107      	bne.n	800b0fc <f_write+0x44>
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	7d5b      	ldrb	r3, [r3, #21]
 800b0f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800b0f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d002      	beq.n	800b102 <f_write+0x4a>
 800b0fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b100:	e14b      	b.n	800b39a <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	7d1b      	ldrb	r3, [r3, #20]
 800b106:	f003 0302 	and.w	r3, r3, #2
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d101      	bne.n	800b112 <f_write+0x5a>
 800b10e:	2307      	movs	r3, #7
 800b110:	e143      	b.n	800b39a <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	699a      	ldr	r2, [r3, #24]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	441a      	add	r2, r3
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	699b      	ldr	r3, [r3, #24]
 800b11e:	429a      	cmp	r2, r3
 800b120:	f080 812d 	bcs.w	800b37e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	699b      	ldr	r3, [r3, #24]
 800b128:	43db      	mvns	r3, r3
 800b12a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800b12c:	e127      	b.n	800b37e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	699b      	ldr	r3, [r3, #24]
 800b132:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b136:	2b00      	cmp	r3, #0
 800b138:	f040 80e3 	bne.w	800b302 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	699b      	ldr	r3, [r3, #24]
 800b140:	0a5b      	lsrs	r3, r3, #9
 800b142:	693a      	ldr	r2, [r7, #16]
 800b144:	8952      	ldrh	r2, [r2, #10]
 800b146:	3a01      	subs	r2, #1
 800b148:	4013      	ands	r3, r2
 800b14a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800b14c:	69bb      	ldr	r3, [r7, #24]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d143      	bne.n	800b1da <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	699b      	ldr	r3, [r3, #24]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d10c      	bne.n	800b174 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	689b      	ldr	r3, [r3, #8]
 800b15e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800b160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b162:	2b00      	cmp	r3, #0
 800b164:	d11a      	bne.n	800b19c <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	2100      	movs	r1, #0
 800b16a:	4618      	mov	r0, r3
 800b16c:	f7fd ff62 	bl	8009034 <create_chain>
 800b170:	62b8      	str	r0, [r7, #40]	; 0x28
 800b172:	e013      	b.n	800b19c <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d007      	beq.n	800b18c <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	699b      	ldr	r3, [r3, #24]
 800b180:	4619      	mov	r1, r3
 800b182:	68f8      	ldr	r0, [r7, #12]
 800b184:	f7fd ffee 	bl	8009164 <clmt_clust>
 800b188:	62b8      	str	r0, [r7, #40]	; 0x28
 800b18a:	e007      	b.n	800b19c <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800b18c:	68fa      	ldr	r2, [r7, #12]
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	69db      	ldr	r3, [r3, #28]
 800b192:	4619      	mov	r1, r3
 800b194:	4610      	mov	r0, r2
 800b196:	f7fd ff4d 	bl	8009034 <create_chain>
 800b19a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	f000 80f2 	beq.w	800b388 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b1a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1a6:	2b01      	cmp	r3, #1
 800b1a8:	d104      	bne.n	800b1b4 <f_write+0xfc>
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	2202      	movs	r2, #2
 800b1ae:	755a      	strb	r2, [r3, #21]
 800b1b0:	2302      	movs	r3, #2
 800b1b2:	e0f2      	b.n	800b39a <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b1b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1ba:	d104      	bne.n	800b1c6 <f_write+0x10e>
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2201      	movs	r2, #1
 800b1c0:	755a      	strb	r2, [r3, #21]
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	e0e9      	b.n	800b39a <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b1ca:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	689b      	ldr	r3, [r3, #8]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d102      	bne.n	800b1da <f_write+0x122>
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b1d8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	7d1b      	ldrb	r3, [r3, #20]
 800b1de:	b25b      	sxtb	r3, r3
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	da18      	bge.n	800b216 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	7858      	ldrb	r0, [r3, #1]
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	6a1a      	ldr	r2, [r3, #32]
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	f7fd f97c 	bl	80084f0 <disk_write>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d004      	beq.n	800b208 <f_write+0x150>
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	2201      	movs	r2, #1
 800b202:	755a      	strb	r2, [r3, #21]
 800b204:	2301      	movs	r3, #1
 800b206:	e0c8      	b.n	800b39a <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	7d1b      	ldrb	r3, [r3, #20]
 800b20c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b210:	b2da      	uxtb	r2, r3
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800b216:	693a      	ldr	r2, [r7, #16]
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	69db      	ldr	r3, [r3, #28]
 800b21c:	4619      	mov	r1, r3
 800b21e:	4610      	mov	r0, r2
 800b220:	f7fd fcf0 	bl	8008c04 <clust2sect>
 800b224:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d104      	bne.n	800b236 <f_write+0x17e>
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2202      	movs	r2, #2
 800b230:	755a      	strb	r2, [r3, #21]
 800b232:	2302      	movs	r3, #2
 800b234:	e0b1      	b.n	800b39a <f_write+0x2e2>
			sect += csect;
 800b236:	697a      	ldr	r2, [r7, #20]
 800b238:	69bb      	ldr	r3, [r7, #24]
 800b23a:	4413      	add	r3, r2
 800b23c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	0a5b      	lsrs	r3, r3, #9
 800b242:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800b244:	6a3b      	ldr	r3, [r7, #32]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d03c      	beq.n	800b2c4 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b24a:	69ba      	ldr	r2, [r7, #24]
 800b24c:	6a3b      	ldr	r3, [r7, #32]
 800b24e:	4413      	add	r3, r2
 800b250:	693a      	ldr	r2, [r7, #16]
 800b252:	8952      	ldrh	r2, [r2, #10]
 800b254:	4293      	cmp	r3, r2
 800b256:	d905      	bls.n	800b264 <f_write+0x1ac>
					cc = fs->csize - csect;
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	895b      	ldrh	r3, [r3, #10]
 800b25c:	461a      	mov	r2, r3
 800b25e:	69bb      	ldr	r3, [r7, #24]
 800b260:	1ad3      	subs	r3, r2, r3
 800b262:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	7858      	ldrb	r0, [r3, #1]
 800b268:	6a3b      	ldr	r3, [r7, #32]
 800b26a:	697a      	ldr	r2, [r7, #20]
 800b26c:	69f9      	ldr	r1, [r7, #28]
 800b26e:	f7fd f93f 	bl	80084f0 <disk_write>
 800b272:	4603      	mov	r3, r0
 800b274:	2b00      	cmp	r3, #0
 800b276:	d004      	beq.n	800b282 <f_write+0x1ca>
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2201      	movs	r2, #1
 800b27c:	755a      	strb	r2, [r3, #21]
 800b27e:	2301      	movs	r3, #1
 800b280:	e08b      	b.n	800b39a <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	6a1a      	ldr	r2, [r3, #32]
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	1ad3      	subs	r3, r2, r3
 800b28a:	6a3a      	ldr	r2, [r7, #32]
 800b28c:	429a      	cmp	r2, r3
 800b28e:	d915      	bls.n	800b2bc <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	6a1a      	ldr	r2, [r3, #32]
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	1ad3      	subs	r3, r2, r3
 800b29e:	025b      	lsls	r3, r3, #9
 800b2a0:	69fa      	ldr	r2, [r7, #28]
 800b2a2:	4413      	add	r3, r2
 800b2a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b2a8:	4619      	mov	r1, r3
 800b2aa:	f7fd f9e1 	bl	8008670 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	7d1b      	ldrb	r3, [r3, #20]
 800b2b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2b6:	b2da      	uxtb	r2, r3
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800b2bc:	6a3b      	ldr	r3, [r7, #32]
 800b2be:	025b      	lsls	r3, r3, #9
 800b2c0:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800b2c2:	e03f      	b.n	800b344 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	6a1b      	ldr	r3, [r3, #32]
 800b2c8:	697a      	ldr	r2, [r7, #20]
 800b2ca:	429a      	cmp	r2, r3
 800b2cc:	d016      	beq.n	800b2fc <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	699a      	ldr	r2, [r3, #24]
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b2d6:	429a      	cmp	r2, r3
 800b2d8:	d210      	bcs.n	800b2fc <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	7858      	ldrb	r0, [r3, #1]
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	697a      	ldr	r2, [r7, #20]
 800b2e8:	f7fd f8e2 	bl	80084b0 <disk_read>
 800b2ec:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d004      	beq.n	800b2fc <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2201      	movs	r2, #1
 800b2f6:	755a      	strb	r2, [r3, #21]
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	e04e      	b.n	800b39a <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	697a      	ldr	r2, [r7, #20]
 800b300:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	699b      	ldr	r3, [r3, #24]
 800b306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b30a:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800b30e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800b310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	429a      	cmp	r2, r3
 800b316:	d901      	bls.n	800b31c <f_write+0x264>
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	699b      	ldr	r3, [r3, #24]
 800b326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b32a:	4413      	add	r3, r2
 800b32c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b32e:	69f9      	ldr	r1, [r7, #28]
 800b330:	4618      	mov	r0, r3
 800b332:	f7fd f99d 	bl	8008670 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	7d1b      	ldrb	r3, [r3, #20]
 800b33a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b33e:	b2da      	uxtb	r2, r3
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800b344:	69fa      	ldr	r2, [r7, #28]
 800b346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b348:	4413      	add	r3, r2
 800b34a:	61fb      	str	r3, [r7, #28]
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	699a      	ldr	r2, [r3, #24]
 800b350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b352:	441a      	add	r2, r3
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	619a      	str	r2, [r3, #24]
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	68da      	ldr	r2, [r3, #12]
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	699b      	ldr	r3, [r3, #24]
 800b360:	429a      	cmp	r2, r3
 800b362:	bf38      	it	cc
 800b364:	461a      	movcc	r2, r3
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	60da      	str	r2, [r3, #12]
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	681a      	ldr	r2, [r3, #0]
 800b36e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b370:	441a      	add	r2, r3
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	601a      	str	r2, [r3, #0]
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b37a:	1ad3      	subs	r3, r2, r3
 800b37c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	2b00      	cmp	r3, #0
 800b382:	f47f aed4 	bne.w	800b12e <f_write+0x76>
 800b386:	e000      	b.n	800b38a <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b388:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	7d1b      	ldrb	r3, [r3, #20]
 800b38e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b392:	b2da      	uxtb	r2, r3
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800b398:	2300      	movs	r3, #0
}
 800b39a:	4618      	mov	r0, r3
 800b39c:	3730      	adds	r7, #48	; 0x30
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}

0800b3a2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800b3a2:	b580      	push	{r7, lr}
 800b3a4:	b086      	sub	sp, #24
 800b3a6:	af00      	add	r7, sp, #0
 800b3a8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f107 0208 	add.w	r2, r7, #8
 800b3b0:	4611      	mov	r1, r2
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f7ff fbba 	bl	800ab2c <validate>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b3bc:	7dfb      	ldrb	r3, [r7, #23]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d168      	bne.n	800b494 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	7d1b      	ldrb	r3, [r3, #20]
 800b3c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d062      	beq.n	800b494 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	7d1b      	ldrb	r3, [r3, #20]
 800b3d2:	b25b      	sxtb	r3, r3
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	da15      	bge.n	800b404 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b3d8:	68bb      	ldr	r3, [r7, #8]
 800b3da:	7858      	ldrb	r0, [r3, #1]
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6a1a      	ldr	r2, [r3, #32]
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	f7fd f882 	bl	80084f0 <disk_write>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d001      	beq.n	800b3f6 <f_sync+0x54>
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	e04f      	b.n	800b496 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	7d1b      	ldrb	r3, [r3, #20]
 800b3fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b3fe:	b2da      	uxtb	r2, r3
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b404:	f7fc fde0 	bl	8007fc8 <get_fattime>
 800b408:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b40a:	68ba      	ldr	r2, [r7, #8]
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b410:	4619      	mov	r1, r3
 800b412:	4610      	mov	r0, r2
 800b414:	f7fd fb5a 	bl	8008acc <move_window>
 800b418:	4603      	mov	r3, r0
 800b41a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b41c:	7dfb      	ldrb	r3, [r7, #23]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d138      	bne.n	800b494 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b426:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	330b      	adds	r3, #11
 800b42c:	781a      	ldrb	r2, [r3, #0]
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	330b      	adds	r3, #11
 800b432:	f042 0220 	orr.w	r2, r2, #32
 800b436:	b2d2      	uxtb	r2, r2
 800b438:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6818      	ldr	r0, [r3, #0]
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	689b      	ldr	r3, [r3, #8]
 800b442:	461a      	mov	r2, r3
 800b444:	68f9      	ldr	r1, [r7, #12]
 800b446:	f7fe f867 	bl	8009518 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	f103 021c 	add.w	r2, r3, #28
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	68db      	ldr	r3, [r3, #12]
 800b454:	4619      	mov	r1, r3
 800b456:	4610      	mov	r0, r2
 800b458:	f7fd f8de 	bl	8008618 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	3316      	adds	r3, #22
 800b460:	6939      	ldr	r1, [r7, #16]
 800b462:	4618      	mov	r0, r3
 800b464:	f7fd f8d8 	bl	8008618 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	3312      	adds	r3, #18
 800b46c:	2100      	movs	r1, #0
 800b46e:	4618      	mov	r0, r3
 800b470:	f7fd f8b7 	bl	80085e2 <st_word>
					fs->wflag = 1;
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	2201      	movs	r2, #1
 800b478:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	4618      	mov	r0, r3
 800b47e:	f7fd fb53 	bl	8008b28 <sync_fs>
 800b482:	4603      	mov	r3, r0
 800b484:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	7d1b      	ldrb	r3, [r3, #20]
 800b48a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b48e:	b2da      	uxtb	r2, r3
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b494:	7dfb      	ldrb	r3, [r7, #23]
}
 800b496:	4618      	mov	r0, r3
 800b498:	3718      	adds	r7, #24
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}

0800b49e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b49e:	b580      	push	{r7, lr}
 800b4a0:	b084      	sub	sp, #16
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b4a6:	6878      	ldr	r0, [r7, #4]
 800b4a8:	f7ff ff7b 	bl	800b3a2 <f_sync>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b4b0:	7bfb      	ldrb	r3, [r7, #15]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d118      	bne.n	800b4e8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	f107 0208 	add.w	r2, r7, #8
 800b4bc:	4611      	mov	r1, r2
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f7ff fb34 	bl	800ab2c <validate>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b4c8:	7bfb      	ldrb	r3, [r7, #15]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d10c      	bne.n	800b4e8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	691b      	ldr	r3, [r3, #16]
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f7fd fa56 	bl	8008984 <dec_lock>
 800b4d8:	4603      	mov	r3, r0
 800b4da:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b4dc:	7bfb      	ldrb	r3, [r7, #15]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d102      	bne.n	800b4e8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b4e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	3710      	adds	r7, #16
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}

0800b4f2 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800b4f2:	b580      	push	{r7, lr}
 800b4f4:	b090      	sub	sp, #64	; 0x40
 800b4f6:	af00      	add	r7, sp, #0
 800b4f8:	6078      	str	r0, [r7, #4]
 800b4fa:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f107 0208 	add.w	r2, r7, #8
 800b502:	4611      	mov	r1, r2
 800b504:	4618      	mov	r0, r3
 800b506:	f7ff fb11 	bl	800ab2c <validate>
 800b50a:	4603      	mov	r3, r0
 800b50c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800b510:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b514:	2b00      	cmp	r3, #0
 800b516:	d103      	bne.n	800b520 <f_lseek+0x2e>
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	7d5b      	ldrb	r3, [r3, #21]
 800b51c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800b520:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b524:	2b00      	cmp	r3, #0
 800b526:	d002      	beq.n	800b52e <f_lseek+0x3c>
 800b528:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b52c:	e1e6      	b.n	800b8fc <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b532:	2b00      	cmp	r3, #0
 800b534:	f000 80d1 	beq.w	800b6da <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b53e:	d15a      	bne.n	800b5f6 <f_lseek+0x104>
			tbl = fp->cltbl;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b544:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800b546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b548:	1d1a      	adds	r2, r3, #4
 800b54a:	627a      	str	r2, [r7, #36]	; 0x24
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	617b      	str	r3, [r7, #20]
 800b550:	2302      	movs	r3, #2
 800b552:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	689b      	ldr	r3, [r3, #8]
 800b558:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800b55a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d03a      	beq.n	800b5d6 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800b560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b562:	613b      	str	r3, [r7, #16]
 800b564:	2300      	movs	r3, #0
 800b566:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b56a:	3302      	adds	r3, #2
 800b56c:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800b56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b570:	60fb      	str	r3, [r7, #12]
 800b572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b574:	3301      	adds	r3, #1
 800b576:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b57c:	4618      	mov	r0, r3
 800b57e:	f7fd fb60 	bl	8008c42 <get_fat>
 800b582:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800b584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b586:	2b01      	cmp	r3, #1
 800b588:	d804      	bhi.n	800b594 <f_lseek+0xa2>
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2202      	movs	r2, #2
 800b58e:	755a      	strb	r2, [r3, #21]
 800b590:	2302      	movs	r3, #2
 800b592:	e1b3      	b.n	800b8fc <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b59a:	d104      	bne.n	800b5a6 <f_lseek+0xb4>
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2201      	movs	r2, #1
 800b5a0:	755a      	strb	r2, [r3, #21]
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	e1aa      	b.n	800b8fc <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	3301      	adds	r3, #1
 800b5aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	d0de      	beq.n	800b56e <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800b5b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5b2:	697b      	ldr	r3, [r7, #20]
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d809      	bhi.n	800b5cc <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800b5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5ba:	1d1a      	adds	r2, r3, #4
 800b5bc:	627a      	str	r2, [r7, #36]	; 0x24
 800b5be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b5c0:	601a      	str	r2, [r3, #0]
 800b5c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5c4:	1d1a      	adds	r2, r3, #4
 800b5c6:	627a      	str	r2, [r7, #36]	; 0x24
 800b5c8:	693a      	ldr	r2, [r7, #16]
 800b5ca:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	699b      	ldr	r3, [r3, #24]
 800b5d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d3c4      	bcc.n	800b560 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5dc:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800b5de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	429a      	cmp	r2, r3
 800b5e4:	d803      	bhi.n	800b5ee <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800b5e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	601a      	str	r2, [r3, #0]
 800b5ec:	e184      	b.n	800b8f8 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800b5ee:	2311      	movs	r3, #17
 800b5f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800b5f4:	e180      	b.n	800b8f8 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	68db      	ldr	r3, [r3, #12]
 800b5fa:	683a      	ldr	r2, [r7, #0]
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d902      	bls.n	800b606 <f_lseek+0x114>
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	68db      	ldr	r3, [r3, #12]
 800b604:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	683a      	ldr	r2, [r7, #0]
 800b60a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	f000 8172 	beq.w	800b8f8 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	3b01      	subs	r3, #1
 800b618:	4619      	mov	r1, r3
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f7fd fda2 	bl	8009164 <clmt_clust>
 800b620:	4602      	mov	r2, r0
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800b626:	68ba      	ldr	r2, [r7, #8]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	69db      	ldr	r3, [r3, #28]
 800b62c:	4619      	mov	r1, r3
 800b62e:	4610      	mov	r0, r2
 800b630:	f7fd fae8 	bl	8008c04 <clust2sect>
 800b634:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800b636:	69bb      	ldr	r3, [r7, #24]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d104      	bne.n	800b646 <f_lseek+0x154>
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2202      	movs	r2, #2
 800b640:	755a      	strb	r2, [r3, #21]
 800b642:	2302      	movs	r3, #2
 800b644:	e15a      	b.n	800b8fc <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	3b01      	subs	r3, #1
 800b64a:	0a5b      	lsrs	r3, r3, #9
 800b64c:	68ba      	ldr	r2, [r7, #8]
 800b64e:	8952      	ldrh	r2, [r2, #10]
 800b650:	3a01      	subs	r2, #1
 800b652:	4013      	ands	r3, r2
 800b654:	69ba      	ldr	r2, [r7, #24]
 800b656:	4413      	add	r3, r2
 800b658:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	699b      	ldr	r3, [r3, #24]
 800b65e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b662:	2b00      	cmp	r3, #0
 800b664:	f000 8148 	beq.w	800b8f8 <f_lseek+0x406>
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6a1b      	ldr	r3, [r3, #32]
 800b66c:	69ba      	ldr	r2, [r7, #24]
 800b66e:	429a      	cmp	r2, r3
 800b670:	f000 8142 	beq.w	800b8f8 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	7d1b      	ldrb	r3, [r3, #20]
 800b678:	b25b      	sxtb	r3, r3
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	da18      	bge.n	800b6b0 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	7858      	ldrb	r0, [r3, #1]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6a1a      	ldr	r2, [r3, #32]
 800b68c:	2301      	movs	r3, #1
 800b68e:	f7fc ff2f 	bl	80084f0 <disk_write>
 800b692:	4603      	mov	r3, r0
 800b694:	2b00      	cmp	r3, #0
 800b696:	d004      	beq.n	800b6a2 <f_lseek+0x1b0>
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2201      	movs	r2, #1
 800b69c:	755a      	strb	r2, [r3, #21]
 800b69e:	2301      	movs	r3, #1
 800b6a0:	e12c      	b.n	800b8fc <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	7d1b      	ldrb	r3, [r3, #20]
 800b6a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b6aa:	b2da      	uxtb	r2, r3
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	7858      	ldrb	r0, [r3, #1]
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	69ba      	ldr	r2, [r7, #24]
 800b6be:	f7fc fef7 	bl	80084b0 <disk_read>
 800b6c2:	4603      	mov	r3, r0
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d004      	beq.n	800b6d2 <f_lseek+0x1e0>
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	755a      	strb	r2, [r3, #21]
 800b6ce:	2301      	movs	r3, #1
 800b6d0:	e114      	b.n	800b8fc <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	69ba      	ldr	r2, [r7, #24]
 800b6d6:	621a      	str	r2, [r3, #32]
 800b6d8:	e10e      	b.n	800b8f8 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	68db      	ldr	r3, [r3, #12]
 800b6de:	683a      	ldr	r2, [r7, #0]
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d908      	bls.n	800b6f6 <f_lseek+0x204>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	7d1b      	ldrb	r3, [r3, #20]
 800b6e8:	f003 0302 	and.w	r3, r3, #2
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d102      	bne.n	800b6f6 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	68db      	ldr	r3, [r3, #12]
 800b6f4:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	699b      	ldr	r3, [r3, #24]
 800b6fa:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	637b      	str	r3, [r7, #52]	; 0x34
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b704:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	f000 80a7 	beq.w	800b85c <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	895b      	ldrh	r3, [r3, #10]
 800b712:	025b      	lsls	r3, r3, #9
 800b714:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800b716:	6a3b      	ldr	r3, [r7, #32]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d01b      	beq.n	800b754 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	1e5a      	subs	r2, r3, #1
 800b720:	69fb      	ldr	r3, [r7, #28]
 800b722:	fbb2 f2f3 	udiv	r2, r2, r3
 800b726:	6a3b      	ldr	r3, [r7, #32]
 800b728:	1e59      	subs	r1, r3, #1
 800b72a:	69fb      	ldr	r3, [r7, #28]
 800b72c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800b730:	429a      	cmp	r2, r3
 800b732:	d30f      	bcc.n	800b754 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800b734:	6a3b      	ldr	r3, [r7, #32]
 800b736:	1e5a      	subs	r2, r3, #1
 800b738:	69fb      	ldr	r3, [r7, #28]
 800b73a:	425b      	negs	r3, r3
 800b73c:	401a      	ands	r2, r3
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	699b      	ldr	r3, [r3, #24]
 800b746:	683a      	ldr	r2, [r7, #0]
 800b748:	1ad3      	subs	r3, r2, r3
 800b74a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	69db      	ldr	r3, [r3, #28]
 800b750:	63bb      	str	r3, [r7, #56]	; 0x38
 800b752:	e022      	b.n	800b79a <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	689b      	ldr	r3, [r3, #8]
 800b758:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800b75a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d119      	bne.n	800b794 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2100      	movs	r1, #0
 800b764:	4618      	mov	r0, r3
 800b766:	f7fd fc65 	bl	8009034 <create_chain>
 800b76a:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b76c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b76e:	2b01      	cmp	r3, #1
 800b770:	d104      	bne.n	800b77c <f_lseek+0x28a>
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2202      	movs	r2, #2
 800b776:	755a      	strb	r2, [r3, #21]
 800b778:	2302      	movs	r3, #2
 800b77a:	e0bf      	b.n	800b8fc <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b77c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b77e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b782:	d104      	bne.n	800b78e <f_lseek+0x29c>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2201      	movs	r2, #1
 800b788:	755a      	strb	r2, [r3, #21]
 800b78a:	2301      	movs	r3, #1
 800b78c:	e0b6      	b.n	800b8fc <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b792:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b798:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800b79a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d05d      	beq.n	800b85c <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800b7a0:	e03a      	b.n	800b818 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800b7a2:	683a      	ldr	r2, [r7, #0]
 800b7a4:	69fb      	ldr	r3, [r7, #28]
 800b7a6:	1ad3      	subs	r3, r2, r3
 800b7a8:	603b      	str	r3, [r7, #0]
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	699a      	ldr	r2, [r3, #24]
 800b7ae:	69fb      	ldr	r3, [r7, #28]
 800b7b0:	441a      	add	r2, r3
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	7d1b      	ldrb	r3, [r3, #20]
 800b7ba:	f003 0302 	and.w	r3, r3, #2
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d00b      	beq.n	800b7da <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	f7fd fc34 	bl	8009034 <create_chain>
 800b7cc:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800b7ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d108      	bne.n	800b7e6 <f_lseek+0x2f4>
							ofs = 0; break;
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	603b      	str	r3, [r7, #0]
 800b7d8:	e022      	b.n	800b820 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7fd fa2f 	bl	8008c42 <get_fat>
 800b7e4:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b7e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ec:	d104      	bne.n	800b7f8 <f_lseek+0x306>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2201      	movs	r2, #1
 800b7f2:	755a      	strb	r2, [r3, #21]
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	e081      	b.n	800b8fc <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800b7f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7fa:	2b01      	cmp	r3, #1
 800b7fc:	d904      	bls.n	800b808 <f_lseek+0x316>
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	699b      	ldr	r3, [r3, #24]
 800b802:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b804:	429a      	cmp	r2, r3
 800b806:	d304      	bcc.n	800b812 <f_lseek+0x320>
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2202      	movs	r2, #2
 800b80c:	755a      	strb	r2, [r3, #21]
 800b80e:	2302      	movs	r3, #2
 800b810:	e074      	b.n	800b8fc <f_lseek+0x40a>
					fp->clust = clst;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b816:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800b818:	683a      	ldr	r2, [r7, #0]
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d8c0      	bhi.n	800b7a2 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	699a      	ldr	r2, [r3, #24]
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	441a      	add	r2, r3
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b832:	2b00      	cmp	r3, #0
 800b834:	d012      	beq.n	800b85c <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800b836:	68bb      	ldr	r3, [r7, #8]
 800b838:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b83a:	4618      	mov	r0, r3
 800b83c:	f7fd f9e2 	bl	8008c04 <clust2sect>
 800b840:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800b842:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b844:	2b00      	cmp	r3, #0
 800b846:	d104      	bne.n	800b852 <f_lseek+0x360>
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2202      	movs	r2, #2
 800b84c:	755a      	strb	r2, [r3, #21]
 800b84e:	2302      	movs	r3, #2
 800b850:	e054      	b.n	800b8fc <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	0a5b      	lsrs	r3, r3, #9
 800b856:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b858:	4413      	add	r3, r2
 800b85a:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	699a      	ldr	r2, [r3, #24]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	68db      	ldr	r3, [r3, #12]
 800b864:	429a      	cmp	r2, r3
 800b866:	d90a      	bls.n	800b87e <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	699a      	ldr	r2, [r3, #24]
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	7d1b      	ldrb	r3, [r3, #20]
 800b874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b878:	b2da      	uxtb	r2, r3
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	699b      	ldr	r3, [r3, #24]
 800b882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b886:	2b00      	cmp	r3, #0
 800b888:	d036      	beq.n	800b8f8 <f_lseek+0x406>
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6a1b      	ldr	r3, [r3, #32]
 800b88e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b890:	429a      	cmp	r2, r3
 800b892:	d031      	beq.n	800b8f8 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	7d1b      	ldrb	r3, [r3, #20]
 800b898:	b25b      	sxtb	r3, r3
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	da18      	bge.n	800b8d0 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	7858      	ldrb	r0, [r3, #1]
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6a1a      	ldr	r2, [r3, #32]
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	f7fc fe1f 	bl	80084f0 <disk_write>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d004      	beq.n	800b8c2 <f_lseek+0x3d0>
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	755a      	strb	r2, [r3, #21]
 800b8be:	2301      	movs	r3, #1
 800b8c0:	e01c      	b.n	800b8fc <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	7d1b      	ldrb	r3, [r3, #20]
 800b8c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b8ca:	b2da      	uxtb	r2, r3
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	7858      	ldrb	r0, [r3, #1]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b8da:	2301      	movs	r3, #1
 800b8dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b8de:	f7fc fde7 	bl	80084b0 <disk_read>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d004      	beq.n	800b8f2 <f_lseek+0x400>
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2201      	movs	r2, #1
 800b8ec:	755a      	strb	r2, [r3, #21]
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	e004      	b.n	800b8fc <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b8f6:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800b8f8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3740      	adds	r7, #64	; 0x40
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}

0800b904 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 800b90a:	af00      	add	r7, sp, #0
 800b90c:	1d3b      	adds	r3, r7, #4
 800b90e:	6018      	str	r0, [r3, #0]
 800b910:	463b      	mov	r3, r7
 800b912:	6019      	str	r1, [r3, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800b914:	1d3b      	adds	r3, r7, #4
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d101      	bne.n	800b920 <f_opendir+0x1c>
 800b91c:	2309      	movs	r3, #9
 800b91e:	e08a      	b.n	800ba36 <f_opendir+0x132>

	/* Get logical drive */
	obj = &dp->obj;
 800b920:	1d3b      	adds	r3, r7, #4
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	res = find_volume(&path, &fs, 0);
 800b928:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 800b92c:	463b      	mov	r3, r7
 800b92e:	2200      	movs	r2, #0
 800b930:	4618      	mov	r0, r3
 800b932:	f7fe feaf 	bl	800a694 <find_volume>
 800b936:	4603      	mov	r3, r0
 800b938:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
	if (res == FR_OK) {
 800b93c:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800b940:	2b00      	cmp	r3, #0
 800b942:	d16e      	bne.n	800ba22 <f_opendir+0x11e>
		obj->fs = fs;
 800b944:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 800b948:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800b94c:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800b94e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b952:	f107 020c 	add.w	r2, r7, #12
 800b956:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800b958:	463b      	mov	r3, r7
 800b95a:	681a      	ldr	r2, [r3, #0]
 800b95c:	1d3b      	adds	r3, r7, #4
 800b95e:	4611      	mov	r1, r2
 800b960:	6818      	ldr	r0, [r3, #0]
 800b962:	f7fe fd8b 	bl	800a47c <follow_path>
 800b966:	4603      	mov	r3, r0
 800b968:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
		if (res == FR_OK) {						/* Follow completed */
 800b96c:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800b970:	2b00      	cmp	r3, #0
 800b972:	d14f      	bne.n	800ba14 <f_opendir+0x110>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800b974:	1d3b      	adds	r3, r7, #4
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b97c:	b25b      	sxtb	r3, r3
 800b97e:	2b00      	cmp	r3, #0
 800b980:	db17      	blt.n	800b9b2 <f_opendir+0xae>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800b982:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800b986:	799b      	ldrb	r3, [r3, #6]
 800b988:	f003 0310 	and.w	r3, r3, #16
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d00d      	beq.n	800b9ac <f_opendir+0xa8>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800b990:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 800b994:	1d3b      	adds	r3, r7, #4
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	6a1b      	ldr	r3, [r3, #32]
 800b99a:	4619      	mov	r1, r3
 800b99c:	4610      	mov	r0, r2
 800b99e:	f7fd fd9c 	bl	80094da <ld_clust>
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800b9a8:	609a      	str	r2, [r3, #8]
 800b9aa:	e002      	b.n	800b9b2 <f_opendir+0xae>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800b9ac:	2305      	movs	r3, #5
 800b9ae:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
				}
			}
			if (res == FR_OK) {
 800b9b2:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d12c      	bne.n	800ba14 <f_opendir+0x110>
				obj->id = fs->id;
 800b9ba:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b9be:	88da      	ldrh	r2, [r3, #6]
 800b9c0:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800b9c4:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800b9c6:	1d3b      	adds	r3, r7, #4
 800b9c8:	2100      	movs	r1, #0
 800b9ca:	6818      	ldr	r0, [r3, #0]
 800b9cc:	f7fd fbfe 	bl	80091cc <dir_sdi>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800b9d6:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d11a      	bne.n	800ba14 <f_opendir+0x110>
					if (obj->sclust) {
 800b9de:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800b9e2:	689b      	ldr	r3, [r3, #8]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d011      	beq.n	800ba0c <f_opendir+0x108>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800b9e8:	1d3b      	adds	r3, r7, #4
 800b9ea:	2100      	movs	r1, #0
 800b9ec:	6818      	ldr	r0, [r3, #0]
 800b9ee:	f7fc ff3b 	bl	8008868 <inc_lock>
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800b9f8:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800b9fa:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800b9fe:	691b      	ldr	r3, [r3, #16]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d107      	bne.n	800ba14 <f_opendir+0x110>
 800ba04:	2312      	movs	r3, #18
 800ba06:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
 800ba0a:	e003      	b.n	800ba14 <f_opendir+0x110>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800ba0c:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800ba10:	2200      	movs	r2, #0
 800ba12:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800ba14:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800ba18:	2b04      	cmp	r3, #4
 800ba1a:	d102      	bne.n	800ba22 <f_opendir+0x11e>
 800ba1c:	2305      	movs	r3, #5
 800ba1e:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800ba22:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d003      	beq.n	800ba32 <f_opendir+0x12e>
 800ba2a:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800ba2e:	2200      	movs	r2, #0
 800ba30:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ba32:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	f507 7706 	add.w	r7, r7, #536	; 0x218
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b084      	sub	sp, #16
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f107 0208 	add.w	r2, r7, #8
 800ba4e:	4611      	mov	r1, r2
 800ba50:	4618      	mov	r0, r3
 800ba52:	f7ff f86b 	bl	800ab2c <validate>
 800ba56:	4603      	mov	r3, r0
 800ba58:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ba5a:	7bfb      	ldrb	r3, [r7, #15]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d110      	bne.n	800ba82 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	691b      	ldr	r3, [r3, #16]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d006      	beq.n	800ba76 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	691b      	ldr	r3, [r3, #16]
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	f7fc ff89 	bl	8008984 <dec_lock>
 800ba72:	4603      	mov	r3, r0
 800ba74:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800ba76:	7bfb      	ldrb	r3, [r7, #15]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d102      	bne.n	800ba82 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2200      	movs	r2, #0
 800ba80:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800ba82:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba84:	4618      	mov	r0, r3
 800ba86:	3710      	adds	r7, #16
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	bd80      	pop	{r7, pc}

0800ba8c <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 800ba92:	af00      	add	r7, sp, #0
 800ba94:	1d3b      	adds	r3, r7, #4
 800ba96:	6018      	str	r0, [r3, #0]
 800ba98:	463b      	mov	r3, r7
 800ba9a:	6019      	str	r1, [r3, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800ba9c:	1d3b      	adds	r3, r7, #4
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800baa4:	4611      	mov	r1, r2
 800baa6:	4618      	mov	r0, r3
 800baa8:	f7ff f840 	bl	800ab2c <validate>
 800baac:	4603      	mov	r3, r0
 800baae:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
	if (res == FR_OK) {
 800bab2:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d139      	bne.n	800bb2e <f_readdir+0xa2>
		if (!fno) {
 800baba:	463b      	mov	r3, r7
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d108      	bne.n	800bad4 <f_readdir+0x48>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800bac2:	1d3b      	adds	r3, r7, #4
 800bac4:	2100      	movs	r1, #0
 800bac6:	6818      	ldr	r0, [r3, #0]
 800bac8:	f7fd fb80 	bl	80091cc <dir_sdi>
 800bacc:	4603      	mov	r3, r0
 800bace:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
 800bad2:	e02c      	b.n	800bb2e <f_readdir+0xa2>
		} else {
			INIT_NAMBUF(fs);
 800bad4:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800bad8:	f107 0208 	add.w	r2, r7, #8
 800badc:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 800bade:	1d3b      	adds	r3, r7, #4
 800bae0:	2100      	movs	r1, #0
 800bae2:	6818      	ldr	r0, [r3, #0]
 800bae4:	f7fd ff3b 	bl	800995e <dir_read>
 800bae8:	4603      	mov	r3, r0
 800baea:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800baee:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 800baf2:	2b04      	cmp	r3, #4
 800baf4:	d102      	bne.n	800bafc <f_readdir+0x70>
 800baf6:	2300      	movs	r3, #0
 800baf8:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
			if (res == FR_OK) {				/* A valid entry is found */
 800bafc:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d114      	bne.n	800bb2e <f_readdir+0xa2>
				get_fileinfo(dp, fno);		/* Get the object information */
 800bb04:	463a      	mov	r2, r7
 800bb06:	1d3b      	adds	r3, r7, #4
 800bb08:	6811      	ldr	r1, [r2, #0]
 800bb0a:	6818      	ldr	r0, [r3, #0]
 800bb0c:	f7fe f9d0 	bl	8009eb0 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800bb10:	1d3b      	adds	r3, r7, #4
 800bb12:	2100      	movs	r1, #0
 800bb14:	6818      	ldr	r0, [r3, #0]
 800bb16:	f7fd fbd4 	bl	80092c2 <dir_next>
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800bb20:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 800bb24:	2b04      	cmp	r3, #4
 800bb26:	d102      	bne.n	800bb2e <f_readdir+0xa2>
 800bb28:	2300      	movs	r3, #0
 800bb2a:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800bb2e:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	f507 7704 	add.w	r7, r7, #528	; 0x210
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	f5ad 7d20 	sub.w	sp, sp, #640	; 0x280
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	1d3b      	adds	r3, r7, #4
 800bb46:	6018      	str	r0, [r3, #0]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800bb4e:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 800bb52:	1d3b      	adds	r3, r7, #4
 800bb54:	2202      	movs	r2, #2
 800bb56:	4618      	mov	r0, r3
 800bb58:	f7fe fd9c 	bl	800a694 <find_volume>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
	dj.obj.fs = fs;
 800bb62:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bb66:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
	if (res == FR_OK) {
 800bb6a:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	f040 809e 	bne.w	800bcb0 <f_unlink+0x174>
		INIT_NAMBUF(fs);
 800bb74:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bb78:	f107 020c 	add.w	r2, r7, #12
 800bb7c:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);		/* Follow the file path */
 800bb7e:	1d3b      	adds	r3, r7, #4
 800bb80:	681a      	ldr	r2, [r3, #0]
 800bb82:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800bb86:	4611      	mov	r1, r2
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f7fe fc77 	bl	800a47c <follow_path>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800bb94:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d108      	bne.n	800bbae <f_unlink+0x72>
 800bb9c:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800bba0:	2102      	movs	r1, #2
 800bba2:	4618      	mov	r0, r3
 800bba4:	f7fc fde2 	bl	800876c <chk_lock>
 800bba8:	4603      	mov	r3, r0
 800bbaa:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800bbae:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d17c      	bne.n	800bcb0 <f_unlink+0x174>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800bbb6:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 800bbba:	b25b      	sxtb	r3, r3
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	da03      	bge.n	800bbc8 <f_unlink+0x8c>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800bbc0:	2306      	movs	r3, #6
 800bbc2:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
 800bbc6:	e008      	b.n	800bbda <f_unlink+0x9e>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800bbc8:	f897 324a 	ldrb.w	r3, [r7, #586]	; 0x24a
 800bbcc:	f003 0301 	and.w	r3, r3, #1
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d002      	beq.n	800bbda <f_unlink+0x9e>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800bbd4:	2307      	movs	r3, #7
 800bbd6:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
				}
			}
			if (res == FR_OK) {
 800bbda:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d13b      	bne.n	800bc5a <f_unlink+0x11e>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800bbe2:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bbe6:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
 800bbea:	4611      	mov	r1, r2
 800bbec:	4618      	mov	r0, r3
 800bbee:	f7fd fc74 	bl	80094da <ld_clust>
 800bbf2:	f8c7 0278 	str.w	r0, [r7, #632]	; 0x278
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800bbf6:	f897 324a 	ldrb.w	r3, [r7, #586]	; 0x24a
 800bbfa:	f003 0310 	and.w	r3, r3, #16
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d02b      	beq.n	800bc5a <f_unlink+0x11e>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800bc02:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bc06:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
						sdj.obj.sclust = dclst;
 800bc0a:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 800bc0e:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800bc12:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800bc16:	2100      	movs	r1, #0
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f7fd fad7 	bl	80091cc <dir_sdi>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
						if (res == FR_OK) {
 800bc24:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d116      	bne.n	800bc5a <f_unlink+0x11e>
							res = dir_read(&sdj, 0);			/* Read an item */
 800bc2c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800bc30:	2100      	movs	r1, #0
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7fd fe93 	bl	800995e <dir_read>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800bc3e:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d102      	bne.n	800bc4c <f_unlink+0x110>
 800bc46:	2307      	movs	r3, #7
 800bc48:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800bc4c:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800bc50:	2b04      	cmp	r3, #4
 800bc52:	d102      	bne.n	800bc5a <f_unlink+0x11e>
 800bc54:	2300      	movs	r3, #0
 800bc56:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
						}
					}
				}
			}
			if (res == FR_OK) {
 800bc5a:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d126      	bne.n	800bcb0 <f_unlink+0x174>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800bc62:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800bc66:	4618      	mov	r0, r3
 800bc68:	f7fe f8d8 	bl	8009e1c <dir_remove>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800bc72:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d10e      	bne.n	800bc98 <f_unlink+0x15c>
 800bc7a:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d00a      	beq.n	800bc98 <f_unlink+0x15c>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800bc82:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800bc86:	2200      	movs	r2, #0
 800bc88:	f8d7 1278 	ldr.w	r1, [r7, #632]	; 0x278
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	f7fd f96c 	bl	8008f6a <remove_chain>
 800bc92:	4603      	mov	r3, r0
 800bc94:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800bc98:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d107      	bne.n	800bcb0 <f_unlink+0x174>
 800bca0:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bca4:	4618      	mov	r0, r3
 800bca6:	f7fc ff3f 	bl	8008b28 <sync_fs>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800bcb0:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f507 7720 	add.w	r7, r7, #640	; 0x280
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}

0800bcbe <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800bcbe:	b580      	push	{r7, lr}
 800bcc0:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	1d3b      	adds	r3, r7, #4
 800bcc8:	6018      	str	r0, [r3, #0]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800bcca:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 800bcce:	1d3b      	adds	r3, r7, #4
 800bcd0:	2202      	movs	r2, #2
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	f7fe fcde 	bl	800a694 <find_volume>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
	dj.obj.fs = fs;
 800bcde:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bce2:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	if (res == FR_OK) {
 800bce6:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	f040 812b 	bne.w	800bf46 <f_mkdir+0x288>
		INIT_NAMBUF(fs);
 800bcf0:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bcf4:	f107 020c 	add.w	r2, r7, #12
 800bcf8:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);			/* Follow the file path */
 800bcfa:	1d3b      	adds	r3, r7, #4
 800bcfc:	681a      	ldr	r2, [r3, #0]
 800bcfe:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800bd02:	4611      	mov	r1, r2
 800bd04:	4618      	mov	r0, r3
 800bd06:	f7fe fbb9 	bl	800a47c <follow_path>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800bd10:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d102      	bne.n	800bd1e <f_mkdir+0x60>
 800bd18:	2308      	movs	r3, #8
 800bd1a:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800bd1e:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800bd22:	2b04      	cmp	r3, #4
 800bd24:	f040 810f 	bne.w	800bf46 <f_mkdir+0x288>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800bd28:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800bd2c:	2100      	movs	r1, #0
 800bd2e:	4618      	mov	r0, r3
 800bd30:	f7fd f980 	bl	8009034 <create_chain>
 800bd34:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800bd38:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bd3c:	895b      	ldrh	r3, [r3, #10]
 800bd3e:	025b      	lsls	r3, r3, #9
 800bd40:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
			res = FR_OK;
 800bd44:	2300      	movs	r3, #0
 800bd46:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800bd4a:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d102      	bne.n	800bd58 <f_mkdir+0x9a>
 800bd52:	2307      	movs	r3, #7
 800bd54:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 1) res = FR_INT_ERR;
 800bd58:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800bd5c:	2b01      	cmp	r3, #1
 800bd5e:	d102      	bne.n	800bd66 <f_mkdir+0xa8>
 800bd60:	2302      	movs	r3, #2
 800bd62:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800bd66:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800bd6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd6e:	d102      	bne.n	800bd76 <f_mkdir+0xb8>
 800bd70:	2301      	movs	r3, #1
 800bd72:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800bd76:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d107      	bne.n	800bd8e <f_mkdir+0xd0>
 800bd7e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bd82:	4618      	mov	r0, r3
 800bd84:	f7fc fe5e 	bl	8008a44 <sync_window>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			tm = GET_FATTIME();
 800bd8e:	f7fc f91b 	bl	8007fc8 <get_fattime>
 800bd92:	f8c7 0248 	str.w	r0, [r7, #584]	; 0x248
			if (res == FR_OK) {					/* Initialize the new directory table */
 800bd96:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	f040 8090 	bne.w	800bec0 <f_mkdir+0x202>
				dsc = clust2sect(fs, dcl);
 800bda0:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bda4:	f8d7 124c 	ldr.w	r1, [r7, #588]	; 0x24c
 800bda8:	4618      	mov	r0, r3
 800bdaa:	f7fc ff2b 	bl	8008c04 <clust2sect>
 800bdae:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
				dir = fs->win;
 800bdb2:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bdb6:	3334      	adds	r3, #52	; 0x34
 800bdb8:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
				mem_set(dir, 0, SS(fs));
 800bdbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bdc0:	2100      	movs	r1, #0
 800bdc2:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 800bdc6:	f7fc fc74 	bl	80086b2 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800bdca:	220b      	movs	r2, #11
 800bdcc:	2120      	movs	r1, #32
 800bdce:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 800bdd2:	f7fc fc6e 	bl	80086b2 <mem_set>
					dir[DIR_Name] = '.';
 800bdd6:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800bdda:	222e      	movs	r2, #46	; 0x2e
 800bddc:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800bdde:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800bde2:	330b      	adds	r3, #11
 800bde4:	2210      	movs	r2, #16
 800bde6:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800bde8:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800bdec:	3316      	adds	r3, #22
 800bdee:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	f7fc fc10 	bl	8008618 <st_dword>
					st_clust(fs, dir, dcl);
 800bdf8:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bdfc:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 800be00:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800be04:	4618      	mov	r0, r3
 800be06:	f7fd fb87 	bl	8009518 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800be0a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800be0e:	3320      	adds	r3, #32
 800be10:	2220      	movs	r2, #32
 800be12:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800be16:	4618      	mov	r0, r3
 800be18:	f7fc fc2a 	bl	8008670 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800be1c:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800be20:	3321      	adds	r3, #33	; 0x21
 800be22:	222e      	movs	r2, #46	; 0x2e
 800be24:	701a      	strb	r2, [r3, #0]
 800be26:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800be2a:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800be2e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800be32:	781b      	ldrb	r3, [r3, #0]
 800be34:	2b03      	cmp	r3, #3
 800be36:	d109      	bne.n	800be4c <f_mkdir+0x18e>
 800be38:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800be3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be3e:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 800be42:	429a      	cmp	r2, r3
 800be44:	d102      	bne.n	800be4c <f_mkdir+0x18e>
 800be46:	2300      	movs	r3, #0
 800be48:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
					st_clust(fs, dir + SZDIRE, pcl);
 800be4c:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 800be50:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800be54:	3320      	adds	r3, #32
 800be56:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 800be5a:	4619      	mov	r1, r3
 800be5c:	f7fd fb5c 	bl	8009518 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800be60:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800be64:	895b      	ldrh	r3, [r3, #10]
 800be66:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 800be6a:	e023      	b.n	800beb4 <f_mkdir+0x1f6>
					fs->winsect = dsc++;
 800be6c:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 800be70:	1c5a      	adds	r2, r3, #1
 800be72:	f8c7 2254 	str.w	r2, [r7, #596]	; 0x254
 800be76:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 800be7a:	6313      	str	r3, [r2, #48]	; 0x30
					fs->wflag = 1;
 800be7c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800be80:	2201      	movs	r2, #1
 800be82:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800be84:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800be88:	4618      	mov	r0, r3
 800be8a:	f7fc fddb 	bl	8008a44 <sync_window>
 800be8e:	4603      	mov	r3, r0
 800be90:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
					if (res != FR_OK) break;
 800be94:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d110      	bne.n	800bebe <f_mkdir+0x200>
					mem_set(dir, 0, SS(fs));
 800be9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bea0:	2100      	movs	r1, #0
 800bea2:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 800bea6:	f7fc fc04 	bl	80086b2 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800beaa:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 800beae:	3b01      	subs	r3, #1
 800beb0:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 800beb4:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d1d7      	bne.n	800be6c <f_mkdir+0x1ae>
 800bebc:	e000      	b.n	800bec0 <f_mkdir+0x202>
					if (res != FR_OK) break;
 800bebe:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800bec0:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d107      	bne.n	800bed8 <f_mkdir+0x21a>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800bec8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800becc:	4618      	mov	r0, r3
 800bece:	f7fd fead 	bl	8009c2c <dir_register>
 800bed2:	4603      	mov	r3, r0
 800bed4:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			}
			if (res == FR_OK) {
 800bed8:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d12a      	bne.n	800bf36 <f_mkdir+0x278>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800bee0:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 800bee4:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800bee8:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800beec:	3316      	adds	r3, #22
 800beee:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800bef2:	4618      	mov	r0, r3
 800bef4:	f7fc fb90 	bl	8008618 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800bef8:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800befc:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 800bf00:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800bf04:	4618      	mov	r0, r3
 800bf06:	f7fd fb07 	bl	8009518 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800bf0a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800bf0e:	330b      	adds	r3, #11
 800bf10:	2210      	movs	r2, #16
 800bf12:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800bf14:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bf18:	2201      	movs	r2, #1
 800bf1a:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800bf1c:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d110      	bne.n	800bf46 <f_mkdir+0x288>
					res = sync_fs(fs);
 800bf24:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bf28:	4618      	mov	r0, r3
 800bf2a:	f7fc fdfd 	bl	8008b28 <sync_fs>
 800bf2e:	4603      	mov	r3, r0
 800bf30:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 800bf34:	e007      	b.n	800bf46 <f_mkdir+0x288>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800bf36:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f8d7 124c 	ldr.w	r1, [r7, #588]	; 0x24c
 800bf40:	4618      	mov	r0, r3
 800bf42:	f7fd f812 	bl	8008f6a <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800bf46:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	f507 7718 	add.w	r7, r7, #608	; 0x260
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bd80      	pop	{r7, pc}

0800bf54 <f_utime>:

FRESULT f_utime (
	const TCHAR* path,	/* Pointer to the file/directory name */
	const FILINFO* fno	/* Pointer to the time stamp to be set */
)
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	1d3b      	adds	r3, r7, #4
 800bf5e:	6018      	str	r0, [r3, #0]
 800bf60:	463b      	mov	r3, r7
 800bf62:	6019      	str	r1, [r3, #0]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF


	res = find_volume(&path, &fs, FA_WRITE);	/* Get logical drive */
 800bf64:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 800bf68:	1d3b      	adds	r3, r7, #4
 800bf6a:	2202      	movs	r2, #2
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f7fe fb91 	bl	800a694 <find_volume>
 800bf72:	4603      	mov	r3, r0
 800bf74:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
	dj.obj.fs = fs;
 800bf78:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bf7c:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	if (res == FR_OK) {
 800bf80:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d13f      	bne.n	800c008 <f_utime+0xb4>
		INIT_NAMBUF(fs);
 800bf88:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bf8c:	f107 020c 	add.w	r2, r7, #12
 800bf90:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800bf92:	1d3b      	adds	r3, r7, #4
 800bf94:	681a      	ldr	r2, [r3, #0]
 800bf96:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800bf9a:	4611      	mov	r1, r2
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	f7fe fa6d 	bl	800a47c <follow_path>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
		if (res == FR_OK && (dj.fn[NSFLAG] & (NS_DOT | NS_NONAME))) res = FR_INVALID_NAME;	/* Check object validity */
 800bfa8:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d108      	bne.n	800bfc2 <f_utime+0x6e>
 800bfb0:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 800bfb4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d002      	beq.n	800bfc2 <f_utime+0x6e>
 800bfbc:	2306      	movs	r3, #6
 800bfbe:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
		if (res == FR_OK) {
 800bfc2:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d11e      	bne.n	800c008 <f_utime+0xb4>
				st_dword(fs->dirbuf + XDIR_ModTime, (DWORD)fno->fdate << 16 | fno->ftime);
				res = store_xdir(&dj);
			} else
#endif
			{
				st_dword(dj.dir + DIR_ModTime, (DWORD)fno->fdate << 16 | fno->ftime);
 800bfca:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 800bfce:	f103 0016 	add.w	r0, r3, #22
 800bfd2:	463b      	mov	r3, r7
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	889b      	ldrh	r3, [r3, #4]
 800bfd8:	041b      	lsls	r3, r3, #16
 800bfda:	463a      	mov	r2, r7
 800bfdc:	6812      	ldr	r2, [r2, #0]
 800bfde:	88d2      	ldrh	r2, [r2, #6]
 800bfe0:	4313      	orrs	r3, r2
 800bfe2:	4619      	mov	r1, r3
 800bfe4:	f7fc fb18 	bl	8008618 <st_dword>
				fs->wflag = 1;
 800bfe8:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bfec:	2201      	movs	r2, #1
 800bfee:	70da      	strb	r2, [r3, #3]
			}
			if (res == FR_OK) {
 800bff0:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d107      	bne.n	800c008 <f_utime+0xb4>
				res = sync_fs(fs);
 800bff8:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800bffc:	4618      	mov	r0, r3
 800bffe:	f7fc fd93 	bl	8008b28 <sync_fs>
 800c002:	4603      	mov	r3, r0
 800c004:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800c008:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
}
 800c00c:	4618      	mov	r0, r3
 800c00e:	f507 7712 	add.w	r7, r7, #584	; 0x248
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
	...

0800c018 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c018:	b480      	push	{r7}
 800c01a:	b087      	sub	sp, #28
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	60f8      	str	r0, [r7, #12]
 800c020:	60b9      	str	r1, [r7, #8]
 800c022:	4613      	mov	r3, r2
 800c024:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c026:	2301      	movs	r3, #1
 800c028:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c02a:	2300      	movs	r3, #0
 800c02c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c02e:	4b1f      	ldr	r3, [pc, #124]	; (800c0ac <FATFS_LinkDriverEx+0x94>)
 800c030:	7a5b      	ldrb	r3, [r3, #9]
 800c032:	b2db      	uxtb	r3, r3
 800c034:	2b00      	cmp	r3, #0
 800c036:	d131      	bne.n	800c09c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c038:	4b1c      	ldr	r3, [pc, #112]	; (800c0ac <FATFS_LinkDriverEx+0x94>)
 800c03a:	7a5b      	ldrb	r3, [r3, #9]
 800c03c:	b2db      	uxtb	r3, r3
 800c03e:	461a      	mov	r2, r3
 800c040:	4b1a      	ldr	r3, [pc, #104]	; (800c0ac <FATFS_LinkDriverEx+0x94>)
 800c042:	2100      	movs	r1, #0
 800c044:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c046:	4b19      	ldr	r3, [pc, #100]	; (800c0ac <FATFS_LinkDriverEx+0x94>)
 800c048:	7a5b      	ldrb	r3, [r3, #9]
 800c04a:	b2db      	uxtb	r3, r3
 800c04c:	4a17      	ldr	r2, [pc, #92]	; (800c0ac <FATFS_LinkDriverEx+0x94>)
 800c04e:	009b      	lsls	r3, r3, #2
 800c050:	4413      	add	r3, r2
 800c052:	68fa      	ldr	r2, [r7, #12]
 800c054:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c056:	4b15      	ldr	r3, [pc, #84]	; (800c0ac <FATFS_LinkDriverEx+0x94>)
 800c058:	7a5b      	ldrb	r3, [r3, #9]
 800c05a:	b2db      	uxtb	r3, r3
 800c05c:	461a      	mov	r2, r3
 800c05e:	4b13      	ldr	r3, [pc, #76]	; (800c0ac <FATFS_LinkDriverEx+0x94>)
 800c060:	4413      	add	r3, r2
 800c062:	79fa      	ldrb	r2, [r7, #7]
 800c064:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c066:	4b11      	ldr	r3, [pc, #68]	; (800c0ac <FATFS_LinkDriverEx+0x94>)
 800c068:	7a5b      	ldrb	r3, [r3, #9]
 800c06a:	b2db      	uxtb	r3, r3
 800c06c:	1c5a      	adds	r2, r3, #1
 800c06e:	b2d1      	uxtb	r1, r2
 800c070:	4a0e      	ldr	r2, [pc, #56]	; (800c0ac <FATFS_LinkDriverEx+0x94>)
 800c072:	7251      	strb	r1, [r2, #9]
 800c074:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c076:	7dbb      	ldrb	r3, [r7, #22]
 800c078:	3330      	adds	r3, #48	; 0x30
 800c07a:	b2da      	uxtb	r2, r3
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	3301      	adds	r3, #1
 800c084:	223a      	movs	r2, #58	; 0x3a
 800c086:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c088:	68bb      	ldr	r3, [r7, #8]
 800c08a:	3302      	adds	r3, #2
 800c08c:	222f      	movs	r2, #47	; 0x2f
 800c08e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	3303      	adds	r3, #3
 800c094:	2200      	movs	r2, #0
 800c096:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c098:	2300      	movs	r3, #0
 800c09a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c09c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c09e:	4618      	mov	r0, r3
 800c0a0:	371c      	adds	r7, #28
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a8:	4770      	bx	lr
 800c0aa:	bf00      	nop
 800c0ac:	200003a8 	.word	0x200003a8

0800c0b0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b082      	sub	sp, #8
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
 800c0b8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	6839      	ldr	r1, [r7, #0]
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f7ff ffaa 	bl	800c018 <FATFS_LinkDriverEx>
 800c0c4:	4603      	mov	r3, r0
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	3708      	adds	r7, #8
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}
	...

0800c0d0 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	b089      	sub	sp, #36	; 0x24
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	4603      	mov	r3, r0
 800c0d8:	6039      	str	r1, [r7, #0]
 800c0da:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 800c0dc:	88fb      	ldrh	r3, [r7, #6]
 800c0de:	2b7f      	cmp	r3, #127	; 0x7f
 800c0e0:	d802      	bhi.n	800c0e8 <ff_convert+0x18>
		c = chr;
 800c0e2:	88fb      	ldrh	r3, [r7, #6]
 800c0e4:	837b      	strh	r3, [r7, #26]
 800c0e6:	e045      	b.n	800c174 <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d005      	beq.n	800c0fa <ff_convert+0x2a>
			p = oem2uni;
 800c0ee:	4b25      	ldr	r3, [pc, #148]	; (800c184 <ff_convert+0xb4>)
 800c0f0:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 800c0f2:	f245 5320 	movw	r3, #21792	; 0x5520
 800c0f6:	60bb      	str	r3, [r7, #8]
 800c0f8:	e004      	b.n	800c104 <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 800c0fa:	4b23      	ldr	r3, [pc, #140]	; (800c188 <ff_convert+0xb8>)
 800c0fc:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 800c0fe:	f245 5320 	movw	r3, #21792	; 0x5520
 800c102:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 800c104:	2300      	movs	r3, #0
 800c106:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 800c108:	2310      	movs	r3, #16
 800c10a:	613b      	str	r3, [r7, #16]
 800c10c:	e021      	b.n	800c152 <ff_convert+0x82>
			i = li + (hi - li) / 2;
 800c10e:	68ba      	ldr	r2, [r7, #8]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	1ad3      	subs	r3, r2, r3
 800c114:	0fda      	lsrs	r2, r3, #31
 800c116:	4413      	add	r3, r2
 800c118:	105b      	asrs	r3, r3, #1
 800c11a:	461a      	mov	r2, r3
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	4413      	add	r3, r2
 800c120:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 800c122:	697b      	ldr	r3, [r7, #20]
 800c124:	009b      	lsls	r3, r3, #2
 800c126:	69fa      	ldr	r2, [r7, #28]
 800c128:	4413      	add	r3, r2
 800c12a:	881b      	ldrh	r3, [r3, #0]
 800c12c:	88fa      	ldrh	r2, [r7, #6]
 800c12e:	429a      	cmp	r2, r3
 800c130:	d013      	beq.n	800c15a <ff_convert+0x8a>
			if (chr > p[i * 2])
 800c132:	697b      	ldr	r3, [r7, #20]
 800c134:	009b      	lsls	r3, r3, #2
 800c136:	69fa      	ldr	r2, [r7, #28]
 800c138:	4413      	add	r3, r2
 800c13a:	881b      	ldrh	r3, [r3, #0]
 800c13c:	88fa      	ldrh	r2, [r7, #6]
 800c13e:	429a      	cmp	r2, r3
 800c140:	d902      	bls.n	800c148 <ff_convert+0x78>
				li = i;
 800c142:	697b      	ldr	r3, [r7, #20]
 800c144:	60fb      	str	r3, [r7, #12]
 800c146:	e001      	b.n	800c14c <ff_convert+0x7c>
			else
				hi = i;
 800c148:	697b      	ldr	r3, [r7, #20]
 800c14a:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 800c14c:	693b      	ldr	r3, [r7, #16]
 800c14e:	3b01      	subs	r3, #1
 800c150:	613b      	str	r3, [r7, #16]
 800c152:	693b      	ldr	r3, [r7, #16]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d1da      	bne.n	800c10e <ff_convert+0x3e>
 800c158:	e000      	b.n	800c15c <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 800c15a:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d006      	beq.n	800c170 <ff_convert+0xa0>
 800c162:	697b      	ldr	r3, [r7, #20]
 800c164:	009b      	lsls	r3, r3, #2
 800c166:	3302      	adds	r3, #2
 800c168:	69fa      	ldr	r2, [r7, #28]
 800c16a:	4413      	add	r3, r2
 800c16c:	881b      	ldrh	r3, [r3, #0]
 800c16e:	e000      	b.n	800c172 <ff_convert+0xa2>
 800c170:	2300      	movs	r3, #0
 800c172:	837b      	strh	r3, [r7, #26]
	}

	return c;
 800c174:	8b7b      	ldrh	r3, [r7, #26]
}
 800c176:	4618      	mov	r0, r3
 800c178:	3724      	adds	r7, #36	; 0x24
 800c17a:	46bd      	mov	sp, r7
 800c17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c180:	4770      	bx	lr
 800c182:	bf00      	nop
 800c184:	08022cd4 	.word	0x08022cd4
 800c188:	0800d850 	.word	0x0800d850

0800c18c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800c18c:	b480      	push	{r7}
 800c18e:	b087      	sub	sp, #28
 800c190:	af00      	add	r7, sp, #0
 800c192:	4603      	mov	r3, r0
 800c194:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800c196:	88fb      	ldrh	r3, [r7, #6]
 800c198:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c19c:	d201      	bcs.n	800c1a2 <ff_wtoupper+0x16>
 800c19e:	4b3e      	ldr	r3, [pc, #248]	; (800c298 <ff_wtoupper+0x10c>)
 800c1a0:	e000      	b.n	800c1a4 <ff_wtoupper+0x18>
 800c1a2:	4b3e      	ldr	r3, [pc, #248]	; (800c29c <ff_wtoupper+0x110>)
 800c1a4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800c1a6:	697b      	ldr	r3, [r7, #20]
 800c1a8:	1c9a      	adds	r2, r3, #2
 800c1aa:	617a      	str	r2, [r7, #20]
 800c1ac:	881b      	ldrh	r3, [r3, #0]
 800c1ae:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800c1b0:	8a7b      	ldrh	r3, [r7, #18]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d068      	beq.n	800c288 <ff_wtoupper+0xfc>
 800c1b6:	88fa      	ldrh	r2, [r7, #6]
 800c1b8:	8a7b      	ldrh	r3, [r7, #18]
 800c1ba:	429a      	cmp	r2, r3
 800c1bc:	d364      	bcc.n	800c288 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800c1be:	697b      	ldr	r3, [r7, #20]
 800c1c0:	1c9a      	adds	r2, r3, #2
 800c1c2:	617a      	str	r2, [r7, #20]
 800c1c4:	881b      	ldrh	r3, [r3, #0]
 800c1c6:	823b      	strh	r3, [r7, #16]
 800c1c8:	8a3b      	ldrh	r3, [r7, #16]
 800c1ca:	0a1b      	lsrs	r3, r3, #8
 800c1cc:	81fb      	strh	r3, [r7, #14]
 800c1ce:	8a3b      	ldrh	r3, [r7, #16]
 800c1d0:	b2db      	uxtb	r3, r3
 800c1d2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800c1d4:	88fa      	ldrh	r2, [r7, #6]
 800c1d6:	8a79      	ldrh	r1, [r7, #18]
 800c1d8:	8a3b      	ldrh	r3, [r7, #16]
 800c1da:	440b      	add	r3, r1
 800c1dc:	429a      	cmp	r2, r3
 800c1de:	da49      	bge.n	800c274 <ff_wtoupper+0xe8>
			switch (cmd) {
 800c1e0:	89fb      	ldrh	r3, [r7, #14]
 800c1e2:	2b08      	cmp	r3, #8
 800c1e4:	d84f      	bhi.n	800c286 <ff_wtoupper+0xfa>
 800c1e6:	a201      	add	r2, pc, #4	; (adr r2, 800c1ec <ff_wtoupper+0x60>)
 800c1e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1ec:	0800c211 	.word	0x0800c211
 800c1f0:	0800c223 	.word	0x0800c223
 800c1f4:	0800c239 	.word	0x0800c239
 800c1f8:	0800c241 	.word	0x0800c241
 800c1fc:	0800c249 	.word	0x0800c249
 800c200:	0800c251 	.word	0x0800c251
 800c204:	0800c259 	.word	0x0800c259
 800c208:	0800c261 	.word	0x0800c261
 800c20c:	0800c269 	.word	0x0800c269
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800c210:	88fa      	ldrh	r2, [r7, #6]
 800c212:	8a7b      	ldrh	r3, [r7, #18]
 800c214:	1ad3      	subs	r3, r2, r3
 800c216:	005b      	lsls	r3, r3, #1
 800c218:	697a      	ldr	r2, [r7, #20]
 800c21a:	4413      	add	r3, r2
 800c21c:	881b      	ldrh	r3, [r3, #0]
 800c21e:	80fb      	strh	r3, [r7, #6]
 800c220:	e027      	b.n	800c272 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800c222:	88fa      	ldrh	r2, [r7, #6]
 800c224:	8a7b      	ldrh	r3, [r7, #18]
 800c226:	1ad3      	subs	r3, r2, r3
 800c228:	b29b      	uxth	r3, r3
 800c22a:	f003 0301 	and.w	r3, r3, #1
 800c22e:	b29b      	uxth	r3, r3
 800c230:	88fa      	ldrh	r2, [r7, #6]
 800c232:	1ad3      	subs	r3, r2, r3
 800c234:	80fb      	strh	r3, [r7, #6]
 800c236:	e01c      	b.n	800c272 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800c238:	88fb      	ldrh	r3, [r7, #6]
 800c23a:	3b10      	subs	r3, #16
 800c23c:	80fb      	strh	r3, [r7, #6]
 800c23e:	e018      	b.n	800c272 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800c240:	88fb      	ldrh	r3, [r7, #6]
 800c242:	3b20      	subs	r3, #32
 800c244:	80fb      	strh	r3, [r7, #6]
 800c246:	e014      	b.n	800c272 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800c248:	88fb      	ldrh	r3, [r7, #6]
 800c24a:	3b30      	subs	r3, #48	; 0x30
 800c24c:	80fb      	strh	r3, [r7, #6]
 800c24e:	e010      	b.n	800c272 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800c250:	88fb      	ldrh	r3, [r7, #6]
 800c252:	3b1a      	subs	r3, #26
 800c254:	80fb      	strh	r3, [r7, #6]
 800c256:	e00c      	b.n	800c272 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800c258:	88fb      	ldrh	r3, [r7, #6]
 800c25a:	3308      	adds	r3, #8
 800c25c:	80fb      	strh	r3, [r7, #6]
 800c25e:	e008      	b.n	800c272 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800c260:	88fb      	ldrh	r3, [r7, #6]
 800c262:	3b50      	subs	r3, #80	; 0x50
 800c264:	80fb      	strh	r3, [r7, #6]
 800c266:	e004      	b.n	800c272 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800c268:	88fb      	ldrh	r3, [r7, #6]
 800c26a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800c26e:	80fb      	strh	r3, [r7, #6]
 800c270:	bf00      	nop
			}
			break;
 800c272:	e008      	b.n	800c286 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800c274:	89fb      	ldrh	r3, [r7, #14]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d195      	bne.n	800c1a6 <ff_wtoupper+0x1a>
 800c27a:	8a3b      	ldrh	r3, [r7, #16]
 800c27c:	005b      	lsls	r3, r3, #1
 800c27e:	697a      	ldr	r2, [r7, #20]
 800c280:	4413      	add	r3, r2
 800c282:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800c284:	e78f      	b.n	800c1a6 <ff_wtoupper+0x1a>
			break;
 800c286:	bf00      	nop
	}

	return chr;
 800c288:	88fb      	ldrh	r3, [r7, #6]
}
 800c28a:	4618      	mov	r0, r3
 800c28c:	371c      	adds	r7, #28
 800c28e:	46bd      	mov	sp, r7
 800c290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c294:	4770      	bx	lr
 800c296:	bf00      	nop
 800c298:	08038158 	.word	0x08038158
 800c29c:	0803834c 	.word	0x0803834c

0800c2a0 <__errno>:
 800c2a0:	4b01      	ldr	r3, [pc, #4]	; (800c2a8 <__errno+0x8>)
 800c2a2:	6818      	ldr	r0, [r3, #0]
 800c2a4:	4770      	bx	lr
 800c2a6:	bf00      	nop
 800c2a8:	20000094 	.word	0x20000094

0800c2ac <exit>:
 800c2ac:	b508      	push	{r3, lr}
 800c2ae:	4b07      	ldr	r3, [pc, #28]	; (800c2cc <exit+0x20>)
 800c2b0:	4604      	mov	r4, r0
 800c2b2:	b113      	cbz	r3, 800c2ba <exit+0xe>
 800c2b4:	2100      	movs	r1, #0
 800c2b6:	f3af 8000 	nop.w
 800c2ba:	4b05      	ldr	r3, [pc, #20]	; (800c2d0 <exit+0x24>)
 800c2bc:	6818      	ldr	r0, [r3, #0]
 800c2be:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800c2c0:	b103      	cbz	r3, 800c2c4 <exit+0x18>
 800c2c2:	4798      	blx	r3
 800c2c4:	4620      	mov	r0, r4
 800c2c6:	f7f6 f99b 	bl	8002600 <_exit>
 800c2ca:	bf00      	nop
 800c2cc:	00000000 	.word	0x00000000
 800c2d0:	08038408 	.word	0x08038408

0800c2d4 <__libc_init_array>:
 800c2d4:	b570      	push	{r4, r5, r6, lr}
 800c2d6:	4d0d      	ldr	r5, [pc, #52]	; (800c30c <__libc_init_array+0x38>)
 800c2d8:	4c0d      	ldr	r4, [pc, #52]	; (800c310 <__libc_init_array+0x3c>)
 800c2da:	1b64      	subs	r4, r4, r5
 800c2dc:	10a4      	asrs	r4, r4, #2
 800c2de:	2600      	movs	r6, #0
 800c2e0:	42a6      	cmp	r6, r4
 800c2e2:	d109      	bne.n	800c2f8 <__libc_init_array+0x24>
 800c2e4:	4d0b      	ldr	r5, [pc, #44]	; (800c314 <__libc_init_array+0x40>)
 800c2e6:	4c0c      	ldr	r4, [pc, #48]	; (800c318 <__libc_init_array+0x44>)
 800c2e8:	f001 f9ce 	bl	800d688 <_init>
 800c2ec:	1b64      	subs	r4, r4, r5
 800c2ee:	10a4      	asrs	r4, r4, #2
 800c2f0:	2600      	movs	r6, #0
 800c2f2:	42a6      	cmp	r6, r4
 800c2f4:	d105      	bne.n	800c302 <__libc_init_array+0x2e>
 800c2f6:	bd70      	pop	{r4, r5, r6, pc}
 800c2f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2fc:	4798      	blx	r3
 800c2fe:	3601      	adds	r6, #1
 800c300:	e7ee      	b.n	800c2e0 <__libc_init_array+0xc>
 800c302:	f855 3b04 	ldr.w	r3, [r5], #4
 800c306:	4798      	blx	r3
 800c308:	3601      	adds	r6, #1
 800c30a:	e7f2      	b.n	800c2f2 <__libc_init_array+0x1e>
 800c30c:	080384a8 	.word	0x080384a8
 800c310:	080384a8 	.word	0x080384a8
 800c314:	080384a8 	.word	0x080384a8
 800c318:	080384ac 	.word	0x080384ac

0800c31c <malloc>:
 800c31c:	4b02      	ldr	r3, [pc, #8]	; (800c328 <malloc+0xc>)
 800c31e:	4601      	mov	r1, r0
 800c320:	6818      	ldr	r0, [r3, #0]
 800c322:	f000 b871 	b.w	800c408 <_malloc_r>
 800c326:	bf00      	nop
 800c328:	20000094 	.word	0x20000094

0800c32c <free>:
 800c32c:	4b02      	ldr	r3, [pc, #8]	; (800c338 <free+0xc>)
 800c32e:	4601      	mov	r1, r0
 800c330:	6818      	ldr	r0, [r3, #0]
 800c332:	f000 b819 	b.w	800c368 <_free_r>
 800c336:	bf00      	nop
 800c338:	20000094 	.word	0x20000094

0800c33c <memcpy>:
 800c33c:	440a      	add	r2, r1
 800c33e:	4291      	cmp	r1, r2
 800c340:	f100 33ff 	add.w	r3, r0, #4294967295
 800c344:	d100      	bne.n	800c348 <memcpy+0xc>
 800c346:	4770      	bx	lr
 800c348:	b510      	push	{r4, lr}
 800c34a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c34e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c352:	4291      	cmp	r1, r2
 800c354:	d1f9      	bne.n	800c34a <memcpy+0xe>
 800c356:	bd10      	pop	{r4, pc}

0800c358 <memset>:
 800c358:	4402      	add	r2, r0
 800c35a:	4603      	mov	r3, r0
 800c35c:	4293      	cmp	r3, r2
 800c35e:	d100      	bne.n	800c362 <memset+0xa>
 800c360:	4770      	bx	lr
 800c362:	f803 1b01 	strb.w	r1, [r3], #1
 800c366:	e7f9      	b.n	800c35c <memset+0x4>

0800c368 <_free_r>:
 800c368:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c36a:	2900      	cmp	r1, #0
 800c36c:	d048      	beq.n	800c400 <_free_r+0x98>
 800c36e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c372:	9001      	str	r0, [sp, #4]
 800c374:	2b00      	cmp	r3, #0
 800c376:	f1a1 0404 	sub.w	r4, r1, #4
 800c37a:	bfb8      	it	lt
 800c37c:	18e4      	addlt	r4, r4, r3
 800c37e:	f000 fa0b 	bl	800c798 <__malloc_lock>
 800c382:	4a20      	ldr	r2, [pc, #128]	; (800c404 <_free_r+0x9c>)
 800c384:	9801      	ldr	r0, [sp, #4]
 800c386:	6813      	ldr	r3, [r2, #0]
 800c388:	4615      	mov	r5, r2
 800c38a:	b933      	cbnz	r3, 800c39a <_free_r+0x32>
 800c38c:	6063      	str	r3, [r4, #4]
 800c38e:	6014      	str	r4, [r2, #0]
 800c390:	b003      	add	sp, #12
 800c392:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c396:	f000 ba05 	b.w	800c7a4 <__malloc_unlock>
 800c39a:	42a3      	cmp	r3, r4
 800c39c:	d90b      	bls.n	800c3b6 <_free_r+0x4e>
 800c39e:	6821      	ldr	r1, [r4, #0]
 800c3a0:	1862      	adds	r2, r4, r1
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	bf04      	itt	eq
 800c3a6:	681a      	ldreq	r2, [r3, #0]
 800c3a8:	685b      	ldreq	r3, [r3, #4]
 800c3aa:	6063      	str	r3, [r4, #4]
 800c3ac:	bf04      	itt	eq
 800c3ae:	1852      	addeq	r2, r2, r1
 800c3b0:	6022      	streq	r2, [r4, #0]
 800c3b2:	602c      	str	r4, [r5, #0]
 800c3b4:	e7ec      	b.n	800c390 <_free_r+0x28>
 800c3b6:	461a      	mov	r2, r3
 800c3b8:	685b      	ldr	r3, [r3, #4]
 800c3ba:	b10b      	cbz	r3, 800c3c0 <_free_r+0x58>
 800c3bc:	42a3      	cmp	r3, r4
 800c3be:	d9fa      	bls.n	800c3b6 <_free_r+0x4e>
 800c3c0:	6811      	ldr	r1, [r2, #0]
 800c3c2:	1855      	adds	r5, r2, r1
 800c3c4:	42a5      	cmp	r5, r4
 800c3c6:	d10b      	bne.n	800c3e0 <_free_r+0x78>
 800c3c8:	6824      	ldr	r4, [r4, #0]
 800c3ca:	4421      	add	r1, r4
 800c3cc:	1854      	adds	r4, r2, r1
 800c3ce:	42a3      	cmp	r3, r4
 800c3d0:	6011      	str	r1, [r2, #0]
 800c3d2:	d1dd      	bne.n	800c390 <_free_r+0x28>
 800c3d4:	681c      	ldr	r4, [r3, #0]
 800c3d6:	685b      	ldr	r3, [r3, #4]
 800c3d8:	6053      	str	r3, [r2, #4]
 800c3da:	4421      	add	r1, r4
 800c3dc:	6011      	str	r1, [r2, #0]
 800c3de:	e7d7      	b.n	800c390 <_free_r+0x28>
 800c3e0:	d902      	bls.n	800c3e8 <_free_r+0x80>
 800c3e2:	230c      	movs	r3, #12
 800c3e4:	6003      	str	r3, [r0, #0]
 800c3e6:	e7d3      	b.n	800c390 <_free_r+0x28>
 800c3e8:	6825      	ldr	r5, [r4, #0]
 800c3ea:	1961      	adds	r1, r4, r5
 800c3ec:	428b      	cmp	r3, r1
 800c3ee:	bf04      	itt	eq
 800c3f0:	6819      	ldreq	r1, [r3, #0]
 800c3f2:	685b      	ldreq	r3, [r3, #4]
 800c3f4:	6063      	str	r3, [r4, #4]
 800c3f6:	bf04      	itt	eq
 800c3f8:	1949      	addeq	r1, r1, r5
 800c3fa:	6021      	streq	r1, [r4, #0]
 800c3fc:	6054      	str	r4, [r2, #4]
 800c3fe:	e7c7      	b.n	800c390 <_free_r+0x28>
 800c400:	b003      	add	sp, #12
 800c402:	bd30      	pop	{r4, r5, pc}
 800c404:	200003b4 	.word	0x200003b4

0800c408 <_malloc_r>:
 800c408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c40a:	1ccd      	adds	r5, r1, #3
 800c40c:	f025 0503 	bic.w	r5, r5, #3
 800c410:	3508      	adds	r5, #8
 800c412:	2d0c      	cmp	r5, #12
 800c414:	bf38      	it	cc
 800c416:	250c      	movcc	r5, #12
 800c418:	2d00      	cmp	r5, #0
 800c41a:	4606      	mov	r6, r0
 800c41c:	db01      	blt.n	800c422 <_malloc_r+0x1a>
 800c41e:	42a9      	cmp	r1, r5
 800c420:	d903      	bls.n	800c42a <_malloc_r+0x22>
 800c422:	230c      	movs	r3, #12
 800c424:	6033      	str	r3, [r6, #0]
 800c426:	2000      	movs	r0, #0
 800c428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c42a:	f000 f9b5 	bl	800c798 <__malloc_lock>
 800c42e:	4921      	ldr	r1, [pc, #132]	; (800c4b4 <_malloc_r+0xac>)
 800c430:	680a      	ldr	r2, [r1, #0]
 800c432:	4614      	mov	r4, r2
 800c434:	b99c      	cbnz	r4, 800c45e <_malloc_r+0x56>
 800c436:	4f20      	ldr	r7, [pc, #128]	; (800c4b8 <_malloc_r+0xb0>)
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	b923      	cbnz	r3, 800c446 <_malloc_r+0x3e>
 800c43c:	4621      	mov	r1, r4
 800c43e:	4630      	mov	r0, r6
 800c440:	f000 f86a 	bl	800c518 <_sbrk_r>
 800c444:	6038      	str	r0, [r7, #0]
 800c446:	4629      	mov	r1, r5
 800c448:	4630      	mov	r0, r6
 800c44a:	f000 f865 	bl	800c518 <_sbrk_r>
 800c44e:	1c43      	adds	r3, r0, #1
 800c450:	d123      	bne.n	800c49a <_malloc_r+0x92>
 800c452:	230c      	movs	r3, #12
 800c454:	6033      	str	r3, [r6, #0]
 800c456:	4630      	mov	r0, r6
 800c458:	f000 f9a4 	bl	800c7a4 <__malloc_unlock>
 800c45c:	e7e3      	b.n	800c426 <_malloc_r+0x1e>
 800c45e:	6823      	ldr	r3, [r4, #0]
 800c460:	1b5b      	subs	r3, r3, r5
 800c462:	d417      	bmi.n	800c494 <_malloc_r+0x8c>
 800c464:	2b0b      	cmp	r3, #11
 800c466:	d903      	bls.n	800c470 <_malloc_r+0x68>
 800c468:	6023      	str	r3, [r4, #0]
 800c46a:	441c      	add	r4, r3
 800c46c:	6025      	str	r5, [r4, #0]
 800c46e:	e004      	b.n	800c47a <_malloc_r+0x72>
 800c470:	6863      	ldr	r3, [r4, #4]
 800c472:	42a2      	cmp	r2, r4
 800c474:	bf0c      	ite	eq
 800c476:	600b      	streq	r3, [r1, #0]
 800c478:	6053      	strne	r3, [r2, #4]
 800c47a:	4630      	mov	r0, r6
 800c47c:	f000 f992 	bl	800c7a4 <__malloc_unlock>
 800c480:	f104 000b 	add.w	r0, r4, #11
 800c484:	1d23      	adds	r3, r4, #4
 800c486:	f020 0007 	bic.w	r0, r0, #7
 800c48a:	1ac2      	subs	r2, r0, r3
 800c48c:	d0cc      	beq.n	800c428 <_malloc_r+0x20>
 800c48e:	1a1b      	subs	r3, r3, r0
 800c490:	50a3      	str	r3, [r4, r2]
 800c492:	e7c9      	b.n	800c428 <_malloc_r+0x20>
 800c494:	4622      	mov	r2, r4
 800c496:	6864      	ldr	r4, [r4, #4]
 800c498:	e7cc      	b.n	800c434 <_malloc_r+0x2c>
 800c49a:	1cc4      	adds	r4, r0, #3
 800c49c:	f024 0403 	bic.w	r4, r4, #3
 800c4a0:	42a0      	cmp	r0, r4
 800c4a2:	d0e3      	beq.n	800c46c <_malloc_r+0x64>
 800c4a4:	1a21      	subs	r1, r4, r0
 800c4a6:	4630      	mov	r0, r6
 800c4a8:	f000 f836 	bl	800c518 <_sbrk_r>
 800c4ac:	3001      	adds	r0, #1
 800c4ae:	d1dd      	bne.n	800c46c <_malloc_r+0x64>
 800c4b0:	e7cf      	b.n	800c452 <_malloc_r+0x4a>
 800c4b2:	bf00      	nop
 800c4b4:	200003b4 	.word	0x200003b4
 800c4b8:	200003b8 	.word	0x200003b8

0800c4bc <iprintf>:
 800c4bc:	b40f      	push	{r0, r1, r2, r3}
 800c4be:	4b0a      	ldr	r3, [pc, #40]	; (800c4e8 <iprintf+0x2c>)
 800c4c0:	b513      	push	{r0, r1, r4, lr}
 800c4c2:	681c      	ldr	r4, [r3, #0]
 800c4c4:	b124      	cbz	r4, 800c4d0 <iprintf+0x14>
 800c4c6:	69a3      	ldr	r3, [r4, #24]
 800c4c8:	b913      	cbnz	r3, 800c4d0 <iprintf+0x14>
 800c4ca:	4620      	mov	r0, r4
 800c4cc:	f000 f8c4 	bl	800c658 <__sinit>
 800c4d0:	ab05      	add	r3, sp, #20
 800c4d2:	9a04      	ldr	r2, [sp, #16]
 800c4d4:	68a1      	ldr	r1, [r4, #8]
 800c4d6:	9301      	str	r3, [sp, #4]
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f000 faef 	bl	800cabc <_vfiprintf_r>
 800c4de:	b002      	add	sp, #8
 800c4e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4e4:	b004      	add	sp, #16
 800c4e6:	4770      	bx	lr
 800c4e8:	20000094 	.word	0x20000094

0800c4ec <putchar>:
 800c4ec:	4b09      	ldr	r3, [pc, #36]	; (800c514 <putchar+0x28>)
 800c4ee:	b513      	push	{r0, r1, r4, lr}
 800c4f0:	681c      	ldr	r4, [r3, #0]
 800c4f2:	4601      	mov	r1, r0
 800c4f4:	b134      	cbz	r4, 800c504 <putchar+0x18>
 800c4f6:	69a3      	ldr	r3, [r4, #24]
 800c4f8:	b923      	cbnz	r3, 800c504 <putchar+0x18>
 800c4fa:	9001      	str	r0, [sp, #4]
 800c4fc:	4620      	mov	r0, r4
 800c4fe:	f000 f8ab 	bl	800c658 <__sinit>
 800c502:	9901      	ldr	r1, [sp, #4]
 800c504:	68a2      	ldr	r2, [r4, #8]
 800c506:	4620      	mov	r0, r4
 800c508:	b002      	add	sp, #8
 800c50a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c50e:	f000 bd99 	b.w	800d044 <_putc_r>
 800c512:	bf00      	nop
 800c514:	20000094 	.word	0x20000094

0800c518 <_sbrk_r>:
 800c518:	b538      	push	{r3, r4, r5, lr}
 800c51a:	4d06      	ldr	r5, [pc, #24]	; (800c534 <_sbrk_r+0x1c>)
 800c51c:	2300      	movs	r3, #0
 800c51e:	4604      	mov	r4, r0
 800c520:	4608      	mov	r0, r1
 800c522:	602b      	str	r3, [r5, #0]
 800c524:	f7f6 f8e4 	bl	80026f0 <_sbrk>
 800c528:	1c43      	adds	r3, r0, #1
 800c52a:	d102      	bne.n	800c532 <_sbrk_r+0x1a>
 800c52c:	682b      	ldr	r3, [r5, #0]
 800c52e:	b103      	cbz	r3, 800c532 <_sbrk_r+0x1a>
 800c530:	6023      	str	r3, [r4, #0]
 800c532:	bd38      	pop	{r3, r4, r5, pc}
 800c534:	200160c4 	.word	0x200160c4

0800c538 <siprintf>:
 800c538:	b40e      	push	{r1, r2, r3}
 800c53a:	b500      	push	{lr}
 800c53c:	b09c      	sub	sp, #112	; 0x70
 800c53e:	ab1d      	add	r3, sp, #116	; 0x74
 800c540:	9002      	str	r0, [sp, #8]
 800c542:	9006      	str	r0, [sp, #24]
 800c544:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c548:	4809      	ldr	r0, [pc, #36]	; (800c570 <siprintf+0x38>)
 800c54a:	9107      	str	r1, [sp, #28]
 800c54c:	9104      	str	r1, [sp, #16]
 800c54e:	4909      	ldr	r1, [pc, #36]	; (800c574 <siprintf+0x3c>)
 800c550:	f853 2b04 	ldr.w	r2, [r3], #4
 800c554:	9105      	str	r1, [sp, #20]
 800c556:	6800      	ldr	r0, [r0, #0]
 800c558:	9301      	str	r3, [sp, #4]
 800c55a:	a902      	add	r1, sp, #8
 800c55c:	f000 f984 	bl	800c868 <_svfiprintf_r>
 800c560:	9b02      	ldr	r3, [sp, #8]
 800c562:	2200      	movs	r2, #0
 800c564:	701a      	strb	r2, [r3, #0]
 800c566:	b01c      	add	sp, #112	; 0x70
 800c568:	f85d eb04 	ldr.w	lr, [sp], #4
 800c56c:	b003      	add	sp, #12
 800c56e:	4770      	bx	lr
 800c570:	20000094 	.word	0x20000094
 800c574:	ffff0208 	.word	0xffff0208

0800c578 <strcat>:
 800c578:	b510      	push	{r4, lr}
 800c57a:	4602      	mov	r2, r0
 800c57c:	7814      	ldrb	r4, [r2, #0]
 800c57e:	4613      	mov	r3, r2
 800c580:	3201      	adds	r2, #1
 800c582:	2c00      	cmp	r4, #0
 800c584:	d1fa      	bne.n	800c57c <strcat+0x4>
 800c586:	3b01      	subs	r3, #1
 800c588:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c58c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c590:	2a00      	cmp	r2, #0
 800c592:	d1f9      	bne.n	800c588 <strcat+0x10>
 800c594:	bd10      	pop	{r4, pc}

0800c596 <strcpy>:
 800c596:	4603      	mov	r3, r0
 800c598:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c59c:	f803 2b01 	strb.w	r2, [r3], #1
 800c5a0:	2a00      	cmp	r2, #0
 800c5a2:	d1f9      	bne.n	800c598 <strcpy+0x2>
 800c5a4:	4770      	bx	lr
	...

0800c5a8 <std>:
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	b510      	push	{r4, lr}
 800c5ac:	4604      	mov	r4, r0
 800c5ae:	e9c0 3300 	strd	r3, r3, [r0]
 800c5b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c5b6:	6083      	str	r3, [r0, #8]
 800c5b8:	8181      	strh	r1, [r0, #12]
 800c5ba:	6643      	str	r3, [r0, #100]	; 0x64
 800c5bc:	81c2      	strh	r2, [r0, #14]
 800c5be:	6183      	str	r3, [r0, #24]
 800c5c0:	4619      	mov	r1, r3
 800c5c2:	2208      	movs	r2, #8
 800c5c4:	305c      	adds	r0, #92	; 0x5c
 800c5c6:	f7ff fec7 	bl	800c358 <memset>
 800c5ca:	4b05      	ldr	r3, [pc, #20]	; (800c5e0 <std+0x38>)
 800c5cc:	6263      	str	r3, [r4, #36]	; 0x24
 800c5ce:	4b05      	ldr	r3, [pc, #20]	; (800c5e4 <std+0x3c>)
 800c5d0:	62a3      	str	r3, [r4, #40]	; 0x28
 800c5d2:	4b05      	ldr	r3, [pc, #20]	; (800c5e8 <std+0x40>)
 800c5d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c5d6:	4b05      	ldr	r3, [pc, #20]	; (800c5ec <std+0x44>)
 800c5d8:	6224      	str	r4, [r4, #32]
 800c5da:	6323      	str	r3, [r4, #48]	; 0x30
 800c5dc:	bd10      	pop	{r4, pc}
 800c5de:	bf00      	nop
 800c5e0:	0800d0d5 	.word	0x0800d0d5
 800c5e4:	0800d0f7 	.word	0x0800d0f7
 800c5e8:	0800d12f 	.word	0x0800d12f
 800c5ec:	0800d153 	.word	0x0800d153

0800c5f0 <_cleanup_r>:
 800c5f0:	4901      	ldr	r1, [pc, #4]	; (800c5f8 <_cleanup_r+0x8>)
 800c5f2:	f000 b8af 	b.w	800c754 <_fwalk_reent>
 800c5f6:	bf00      	nop
 800c5f8:	0800d42d 	.word	0x0800d42d

0800c5fc <__sfmoreglue>:
 800c5fc:	b570      	push	{r4, r5, r6, lr}
 800c5fe:	1e4a      	subs	r2, r1, #1
 800c600:	2568      	movs	r5, #104	; 0x68
 800c602:	4355      	muls	r5, r2
 800c604:	460e      	mov	r6, r1
 800c606:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c60a:	f7ff fefd 	bl	800c408 <_malloc_r>
 800c60e:	4604      	mov	r4, r0
 800c610:	b140      	cbz	r0, 800c624 <__sfmoreglue+0x28>
 800c612:	2100      	movs	r1, #0
 800c614:	e9c0 1600 	strd	r1, r6, [r0]
 800c618:	300c      	adds	r0, #12
 800c61a:	60a0      	str	r0, [r4, #8]
 800c61c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c620:	f7ff fe9a 	bl	800c358 <memset>
 800c624:	4620      	mov	r0, r4
 800c626:	bd70      	pop	{r4, r5, r6, pc}

0800c628 <__sfp_lock_acquire>:
 800c628:	4801      	ldr	r0, [pc, #4]	; (800c630 <__sfp_lock_acquire+0x8>)
 800c62a:	f000 b8b3 	b.w	800c794 <__retarget_lock_acquire_recursive>
 800c62e:	bf00      	nop
 800c630:	200160c0 	.word	0x200160c0

0800c634 <__sfp_lock_release>:
 800c634:	4801      	ldr	r0, [pc, #4]	; (800c63c <__sfp_lock_release+0x8>)
 800c636:	f000 b8ae 	b.w	800c796 <__retarget_lock_release_recursive>
 800c63a:	bf00      	nop
 800c63c:	200160c0 	.word	0x200160c0

0800c640 <__sinit_lock_acquire>:
 800c640:	4801      	ldr	r0, [pc, #4]	; (800c648 <__sinit_lock_acquire+0x8>)
 800c642:	f000 b8a7 	b.w	800c794 <__retarget_lock_acquire_recursive>
 800c646:	bf00      	nop
 800c648:	200160bb 	.word	0x200160bb

0800c64c <__sinit_lock_release>:
 800c64c:	4801      	ldr	r0, [pc, #4]	; (800c654 <__sinit_lock_release+0x8>)
 800c64e:	f000 b8a2 	b.w	800c796 <__retarget_lock_release_recursive>
 800c652:	bf00      	nop
 800c654:	200160bb 	.word	0x200160bb

0800c658 <__sinit>:
 800c658:	b510      	push	{r4, lr}
 800c65a:	4604      	mov	r4, r0
 800c65c:	f7ff fff0 	bl	800c640 <__sinit_lock_acquire>
 800c660:	69a3      	ldr	r3, [r4, #24]
 800c662:	b11b      	cbz	r3, 800c66c <__sinit+0x14>
 800c664:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c668:	f7ff bff0 	b.w	800c64c <__sinit_lock_release>
 800c66c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c670:	6523      	str	r3, [r4, #80]	; 0x50
 800c672:	4b13      	ldr	r3, [pc, #76]	; (800c6c0 <__sinit+0x68>)
 800c674:	4a13      	ldr	r2, [pc, #76]	; (800c6c4 <__sinit+0x6c>)
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	62a2      	str	r2, [r4, #40]	; 0x28
 800c67a:	42a3      	cmp	r3, r4
 800c67c:	bf04      	itt	eq
 800c67e:	2301      	moveq	r3, #1
 800c680:	61a3      	streq	r3, [r4, #24]
 800c682:	4620      	mov	r0, r4
 800c684:	f000 f820 	bl	800c6c8 <__sfp>
 800c688:	6060      	str	r0, [r4, #4]
 800c68a:	4620      	mov	r0, r4
 800c68c:	f000 f81c 	bl	800c6c8 <__sfp>
 800c690:	60a0      	str	r0, [r4, #8]
 800c692:	4620      	mov	r0, r4
 800c694:	f000 f818 	bl	800c6c8 <__sfp>
 800c698:	2200      	movs	r2, #0
 800c69a:	60e0      	str	r0, [r4, #12]
 800c69c:	2104      	movs	r1, #4
 800c69e:	6860      	ldr	r0, [r4, #4]
 800c6a0:	f7ff ff82 	bl	800c5a8 <std>
 800c6a4:	68a0      	ldr	r0, [r4, #8]
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	2109      	movs	r1, #9
 800c6aa:	f7ff ff7d 	bl	800c5a8 <std>
 800c6ae:	68e0      	ldr	r0, [r4, #12]
 800c6b0:	2202      	movs	r2, #2
 800c6b2:	2112      	movs	r1, #18
 800c6b4:	f7ff ff78 	bl	800c5a8 <std>
 800c6b8:	2301      	movs	r3, #1
 800c6ba:	61a3      	str	r3, [r4, #24]
 800c6bc:	e7d2      	b.n	800c664 <__sinit+0xc>
 800c6be:	bf00      	nop
 800c6c0:	08038408 	.word	0x08038408
 800c6c4:	0800c5f1 	.word	0x0800c5f1

0800c6c8 <__sfp>:
 800c6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6ca:	4607      	mov	r7, r0
 800c6cc:	f7ff ffac 	bl	800c628 <__sfp_lock_acquire>
 800c6d0:	4b1e      	ldr	r3, [pc, #120]	; (800c74c <__sfp+0x84>)
 800c6d2:	681e      	ldr	r6, [r3, #0]
 800c6d4:	69b3      	ldr	r3, [r6, #24]
 800c6d6:	b913      	cbnz	r3, 800c6de <__sfp+0x16>
 800c6d8:	4630      	mov	r0, r6
 800c6da:	f7ff ffbd 	bl	800c658 <__sinit>
 800c6de:	3648      	adds	r6, #72	; 0x48
 800c6e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c6e4:	3b01      	subs	r3, #1
 800c6e6:	d503      	bpl.n	800c6f0 <__sfp+0x28>
 800c6e8:	6833      	ldr	r3, [r6, #0]
 800c6ea:	b30b      	cbz	r3, 800c730 <__sfp+0x68>
 800c6ec:	6836      	ldr	r6, [r6, #0]
 800c6ee:	e7f7      	b.n	800c6e0 <__sfp+0x18>
 800c6f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c6f4:	b9d5      	cbnz	r5, 800c72c <__sfp+0x64>
 800c6f6:	4b16      	ldr	r3, [pc, #88]	; (800c750 <__sfp+0x88>)
 800c6f8:	60e3      	str	r3, [r4, #12]
 800c6fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c6fe:	6665      	str	r5, [r4, #100]	; 0x64
 800c700:	f000 f847 	bl	800c792 <__retarget_lock_init_recursive>
 800c704:	f7ff ff96 	bl	800c634 <__sfp_lock_release>
 800c708:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c70c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c710:	6025      	str	r5, [r4, #0]
 800c712:	61a5      	str	r5, [r4, #24]
 800c714:	2208      	movs	r2, #8
 800c716:	4629      	mov	r1, r5
 800c718:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c71c:	f7ff fe1c 	bl	800c358 <memset>
 800c720:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c724:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c728:	4620      	mov	r0, r4
 800c72a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c72c:	3468      	adds	r4, #104	; 0x68
 800c72e:	e7d9      	b.n	800c6e4 <__sfp+0x1c>
 800c730:	2104      	movs	r1, #4
 800c732:	4638      	mov	r0, r7
 800c734:	f7ff ff62 	bl	800c5fc <__sfmoreglue>
 800c738:	4604      	mov	r4, r0
 800c73a:	6030      	str	r0, [r6, #0]
 800c73c:	2800      	cmp	r0, #0
 800c73e:	d1d5      	bne.n	800c6ec <__sfp+0x24>
 800c740:	f7ff ff78 	bl	800c634 <__sfp_lock_release>
 800c744:	230c      	movs	r3, #12
 800c746:	603b      	str	r3, [r7, #0]
 800c748:	e7ee      	b.n	800c728 <__sfp+0x60>
 800c74a:	bf00      	nop
 800c74c:	08038408 	.word	0x08038408
 800c750:	ffff0001 	.word	0xffff0001

0800c754 <_fwalk_reent>:
 800c754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c758:	4606      	mov	r6, r0
 800c75a:	4688      	mov	r8, r1
 800c75c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c760:	2700      	movs	r7, #0
 800c762:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c766:	f1b9 0901 	subs.w	r9, r9, #1
 800c76a:	d505      	bpl.n	800c778 <_fwalk_reent+0x24>
 800c76c:	6824      	ldr	r4, [r4, #0]
 800c76e:	2c00      	cmp	r4, #0
 800c770:	d1f7      	bne.n	800c762 <_fwalk_reent+0xe>
 800c772:	4638      	mov	r0, r7
 800c774:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c778:	89ab      	ldrh	r3, [r5, #12]
 800c77a:	2b01      	cmp	r3, #1
 800c77c:	d907      	bls.n	800c78e <_fwalk_reent+0x3a>
 800c77e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c782:	3301      	adds	r3, #1
 800c784:	d003      	beq.n	800c78e <_fwalk_reent+0x3a>
 800c786:	4629      	mov	r1, r5
 800c788:	4630      	mov	r0, r6
 800c78a:	47c0      	blx	r8
 800c78c:	4307      	orrs	r7, r0
 800c78e:	3568      	adds	r5, #104	; 0x68
 800c790:	e7e9      	b.n	800c766 <_fwalk_reent+0x12>

0800c792 <__retarget_lock_init_recursive>:
 800c792:	4770      	bx	lr

0800c794 <__retarget_lock_acquire_recursive>:
 800c794:	4770      	bx	lr

0800c796 <__retarget_lock_release_recursive>:
 800c796:	4770      	bx	lr

0800c798 <__malloc_lock>:
 800c798:	4801      	ldr	r0, [pc, #4]	; (800c7a0 <__malloc_lock+0x8>)
 800c79a:	f7ff bffb 	b.w	800c794 <__retarget_lock_acquire_recursive>
 800c79e:	bf00      	nop
 800c7a0:	200160bc 	.word	0x200160bc

0800c7a4 <__malloc_unlock>:
 800c7a4:	4801      	ldr	r0, [pc, #4]	; (800c7ac <__malloc_unlock+0x8>)
 800c7a6:	f7ff bff6 	b.w	800c796 <__retarget_lock_release_recursive>
 800c7aa:	bf00      	nop
 800c7ac:	200160bc 	.word	0x200160bc

0800c7b0 <__ssputs_r>:
 800c7b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7b4:	688e      	ldr	r6, [r1, #8]
 800c7b6:	429e      	cmp	r6, r3
 800c7b8:	4682      	mov	sl, r0
 800c7ba:	460c      	mov	r4, r1
 800c7bc:	4690      	mov	r8, r2
 800c7be:	461f      	mov	r7, r3
 800c7c0:	d838      	bhi.n	800c834 <__ssputs_r+0x84>
 800c7c2:	898a      	ldrh	r2, [r1, #12]
 800c7c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c7c8:	d032      	beq.n	800c830 <__ssputs_r+0x80>
 800c7ca:	6825      	ldr	r5, [r4, #0]
 800c7cc:	6909      	ldr	r1, [r1, #16]
 800c7ce:	eba5 0901 	sub.w	r9, r5, r1
 800c7d2:	6965      	ldr	r5, [r4, #20]
 800c7d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c7d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c7dc:	3301      	adds	r3, #1
 800c7de:	444b      	add	r3, r9
 800c7e0:	106d      	asrs	r5, r5, #1
 800c7e2:	429d      	cmp	r5, r3
 800c7e4:	bf38      	it	cc
 800c7e6:	461d      	movcc	r5, r3
 800c7e8:	0553      	lsls	r3, r2, #21
 800c7ea:	d531      	bpl.n	800c850 <__ssputs_r+0xa0>
 800c7ec:	4629      	mov	r1, r5
 800c7ee:	f7ff fe0b 	bl	800c408 <_malloc_r>
 800c7f2:	4606      	mov	r6, r0
 800c7f4:	b950      	cbnz	r0, 800c80c <__ssputs_r+0x5c>
 800c7f6:	230c      	movs	r3, #12
 800c7f8:	f8ca 3000 	str.w	r3, [sl]
 800c7fc:	89a3      	ldrh	r3, [r4, #12]
 800c7fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c802:	81a3      	strh	r3, [r4, #12]
 800c804:	f04f 30ff 	mov.w	r0, #4294967295
 800c808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c80c:	6921      	ldr	r1, [r4, #16]
 800c80e:	464a      	mov	r2, r9
 800c810:	f7ff fd94 	bl	800c33c <memcpy>
 800c814:	89a3      	ldrh	r3, [r4, #12]
 800c816:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c81a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c81e:	81a3      	strh	r3, [r4, #12]
 800c820:	6126      	str	r6, [r4, #16]
 800c822:	6165      	str	r5, [r4, #20]
 800c824:	444e      	add	r6, r9
 800c826:	eba5 0509 	sub.w	r5, r5, r9
 800c82a:	6026      	str	r6, [r4, #0]
 800c82c:	60a5      	str	r5, [r4, #8]
 800c82e:	463e      	mov	r6, r7
 800c830:	42be      	cmp	r6, r7
 800c832:	d900      	bls.n	800c836 <__ssputs_r+0x86>
 800c834:	463e      	mov	r6, r7
 800c836:	4632      	mov	r2, r6
 800c838:	6820      	ldr	r0, [r4, #0]
 800c83a:	4641      	mov	r1, r8
 800c83c:	f000 fea8 	bl	800d590 <memmove>
 800c840:	68a3      	ldr	r3, [r4, #8]
 800c842:	6822      	ldr	r2, [r4, #0]
 800c844:	1b9b      	subs	r3, r3, r6
 800c846:	4432      	add	r2, r6
 800c848:	60a3      	str	r3, [r4, #8]
 800c84a:	6022      	str	r2, [r4, #0]
 800c84c:	2000      	movs	r0, #0
 800c84e:	e7db      	b.n	800c808 <__ssputs_r+0x58>
 800c850:	462a      	mov	r2, r5
 800c852:	f000 feb7 	bl	800d5c4 <_realloc_r>
 800c856:	4606      	mov	r6, r0
 800c858:	2800      	cmp	r0, #0
 800c85a:	d1e1      	bne.n	800c820 <__ssputs_r+0x70>
 800c85c:	6921      	ldr	r1, [r4, #16]
 800c85e:	4650      	mov	r0, sl
 800c860:	f7ff fd82 	bl	800c368 <_free_r>
 800c864:	e7c7      	b.n	800c7f6 <__ssputs_r+0x46>
	...

0800c868 <_svfiprintf_r>:
 800c868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c86c:	4698      	mov	r8, r3
 800c86e:	898b      	ldrh	r3, [r1, #12]
 800c870:	061b      	lsls	r3, r3, #24
 800c872:	b09d      	sub	sp, #116	; 0x74
 800c874:	4607      	mov	r7, r0
 800c876:	460d      	mov	r5, r1
 800c878:	4614      	mov	r4, r2
 800c87a:	d50e      	bpl.n	800c89a <_svfiprintf_r+0x32>
 800c87c:	690b      	ldr	r3, [r1, #16]
 800c87e:	b963      	cbnz	r3, 800c89a <_svfiprintf_r+0x32>
 800c880:	2140      	movs	r1, #64	; 0x40
 800c882:	f7ff fdc1 	bl	800c408 <_malloc_r>
 800c886:	6028      	str	r0, [r5, #0]
 800c888:	6128      	str	r0, [r5, #16]
 800c88a:	b920      	cbnz	r0, 800c896 <_svfiprintf_r+0x2e>
 800c88c:	230c      	movs	r3, #12
 800c88e:	603b      	str	r3, [r7, #0]
 800c890:	f04f 30ff 	mov.w	r0, #4294967295
 800c894:	e0d1      	b.n	800ca3a <_svfiprintf_r+0x1d2>
 800c896:	2340      	movs	r3, #64	; 0x40
 800c898:	616b      	str	r3, [r5, #20]
 800c89a:	2300      	movs	r3, #0
 800c89c:	9309      	str	r3, [sp, #36]	; 0x24
 800c89e:	2320      	movs	r3, #32
 800c8a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c8a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c8a8:	2330      	movs	r3, #48	; 0x30
 800c8aa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ca54 <_svfiprintf_r+0x1ec>
 800c8ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c8b2:	f04f 0901 	mov.w	r9, #1
 800c8b6:	4623      	mov	r3, r4
 800c8b8:	469a      	mov	sl, r3
 800c8ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8be:	b10a      	cbz	r2, 800c8c4 <_svfiprintf_r+0x5c>
 800c8c0:	2a25      	cmp	r2, #37	; 0x25
 800c8c2:	d1f9      	bne.n	800c8b8 <_svfiprintf_r+0x50>
 800c8c4:	ebba 0b04 	subs.w	fp, sl, r4
 800c8c8:	d00b      	beq.n	800c8e2 <_svfiprintf_r+0x7a>
 800c8ca:	465b      	mov	r3, fp
 800c8cc:	4622      	mov	r2, r4
 800c8ce:	4629      	mov	r1, r5
 800c8d0:	4638      	mov	r0, r7
 800c8d2:	f7ff ff6d 	bl	800c7b0 <__ssputs_r>
 800c8d6:	3001      	adds	r0, #1
 800c8d8:	f000 80aa 	beq.w	800ca30 <_svfiprintf_r+0x1c8>
 800c8dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8de:	445a      	add	r2, fp
 800c8e0:	9209      	str	r2, [sp, #36]	; 0x24
 800c8e2:	f89a 3000 	ldrb.w	r3, [sl]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	f000 80a2 	beq.w	800ca30 <_svfiprintf_r+0x1c8>
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	f04f 32ff 	mov.w	r2, #4294967295
 800c8f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8f6:	f10a 0a01 	add.w	sl, sl, #1
 800c8fa:	9304      	str	r3, [sp, #16]
 800c8fc:	9307      	str	r3, [sp, #28]
 800c8fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c902:	931a      	str	r3, [sp, #104]	; 0x68
 800c904:	4654      	mov	r4, sl
 800c906:	2205      	movs	r2, #5
 800c908:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c90c:	4851      	ldr	r0, [pc, #324]	; (800ca54 <_svfiprintf_r+0x1ec>)
 800c90e:	f7f3 fc67 	bl	80001e0 <memchr>
 800c912:	9a04      	ldr	r2, [sp, #16]
 800c914:	b9d8      	cbnz	r0, 800c94e <_svfiprintf_r+0xe6>
 800c916:	06d0      	lsls	r0, r2, #27
 800c918:	bf44      	itt	mi
 800c91a:	2320      	movmi	r3, #32
 800c91c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c920:	0711      	lsls	r1, r2, #28
 800c922:	bf44      	itt	mi
 800c924:	232b      	movmi	r3, #43	; 0x2b
 800c926:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c92a:	f89a 3000 	ldrb.w	r3, [sl]
 800c92e:	2b2a      	cmp	r3, #42	; 0x2a
 800c930:	d015      	beq.n	800c95e <_svfiprintf_r+0xf6>
 800c932:	9a07      	ldr	r2, [sp, #28]
 800c934:	4654      	mov	r4, sl
 800c936:	2000      	movs	r0, #0
 800c938:	f04f 0c0a 	mov.w	ip, #10
 800c93c:	4621      	mov	r1, r4
 800c93e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c942:	3b30      	subs	r3, #48	; 0x30
 800c944:	2b09      	cmp	r3, #9
 800c946:	d94e      	bls.n	800c9e6 <_svfiprintf_r+0x17e>
 800c948:	b1b0      	cbz	r0, 800c978 <_svfiprintf_r+0x110>
 800c94a:	9207      	str	r2, [sp, #28]
 800c94c:	e014      	b.n	800c978 <_svfiprintf_r+0x110>
 800c94e:	eba0 0308 	sub.w	r3, r0, r8
 800c952:	fa09 f303 	lsl.w	r3, r9, r3
 800c956:	4313      	orrs	r3, r2
 800c958:	9304      	str	r3, [sp, #16]
 800c95a:	46a2      	mov	sl, r4
 800c95c:	e7d2      	b.n	800c904 <_svfiprintf_r+0x9c>
 800c95e:	9b03      	ldr	r3, [sp, #12]
 800c960:	1d19      	adds	r1, r3, #4
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	9103      	str	r1, [sp, #12]
 800c966:	2b00      	cmp	r3, #0
 800c968:	bfbb      	ittet	lt
 800c96a:	425b      	neglt	r3, r3
 800c96c:	f042 0202 	orrlt.w	r2, r2, #2
 800c970:	9307      	strge	r3, [sp, #28]
 800c972:	9307      	strlt	r3, [sp, #28]
 800c974:	bfb8      	it	lt
 800c976:	9204      	strlt	r2, [sp, #16]
 800c978:	7823      	ldrb	r3, [r4, #0]
 800c97a:	2b2e      	cmp	r3, #46	; 0x2e
 800c97c:	d10c      	bne.n	800c998 <_svfiprintf_r+0x130>
 800c97e:	7863      	ldrb	r3, [r4, #1]
 800c980:	2b2a      	cmp	r3, #42	; 0x2a
 800c982:	d135      	bne.n	800c9f0 <_svfiprintf_r+0x188>
 800c984:	9b03      	ldr	r3, [sp, #12]
 800c986:	1d1a      	adds	r2, r3, #4
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	9203      	str	r2, [sp, #12]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	bfb8      	it	lt
 800c990:	f04f 33ff 	movlt.w	r3, #4294967295
 800c994:	3402      	adds	r4, #2
 800c996:	9305      	str	r3, [sp, #20]
 800c998:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ca64 <_svfiprintf_r+0x1fc>
 800c99c:	7821      	ldrb	r1, [r4, #0]
 800c99e:	2203      	movs	r2, #3
 800c9a0:	4650      	mov	r0, sl
 800c9a2:	f7f3 fc1d 	bl	80001e0 <memchr>
 800c9a6:	b140      	cbz	r0, 800c9ba <_svfiprintf_r+0x152>
 800c9a8:	2340      	movs	r3, #64	; 0x40
 800c9aa:	eba0 000a 	sub.w	r0, r0, sl
 800c9ae:	fa03 f000 	lsl.w	r0, r3, r0
 800c9b2:	9b04      	ldr	r3, [sp, #16]
 800c9b4:	4303      	orrs	r3, r0
 800c9b6:	3401      	adds	r4, #1
 800c9b8:	9304      	str	r3, [sp, #16]
 800c9ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9be:	4826      	ldr	r0, [pc, #152]	; (800ca58 <_svfiprintf_r+0x1f0>)
 800c9c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c9c4:	2206      	movs	r2, #6
 800c9c6:	f7f3 fc0b 	bl	80001e0 <memchr>
 800c9ca:	2800      	cmp	r0, #0
 800c9cc:	d038      	beq.n	800ca40 <_svfiprintf_r+0x1d8>
 800c9ce:	4b23      	ldr	r3, [pc, #140]	; (800ca5c <_svfiprintf_r+0x1f4>)
 800c9d0:	bb1b      	cbnz	r3, 800ca1a <_svfiprintf_r+0x1b2>
 800c9d2:	9b03      	ldr	r3, [sp, #12]
 800c9d4:	3307      	adds	r3, #7
 800c9d6:	f023 0307 	bic.w	r3, r3, #7
 800c9da:	3308      	adds	r3, #8
 800c9dc:	9303      	str	r3, [sp, #12]
 800c9de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9e0:	4433      	add	r3, r6
 800c9e2:	9309      	str	r3, [sp, #36]	; 0x24
 800c9e4:	e767      	b.n	800c8b6 <_svfiprintf_r+0x4e>
 800c9e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800c9ea:	460c      	mov	r4, r1
 800c9ec:	2001      	movs	r0, #1
 800c9ee:	e7a5      	b.n	800c93c <_svfiprintf_r+0xd4>
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	3401      	adds	r4, #1
 800c9f4:	9305      	str	r3, [sp, #20]
 800c9f6:	4619      	mov	r1, r3
 800c9f8:	f04f 0c0a 	mov.w	ip, #10
 800c9fc:	4620      	mov	r0, r4
 800c9fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca02:	3a30      	subs	r2, #48	; 0x30
 800ca04:	2a09      	cmp	r2, #9
 800ca06:	d903      	bls.n	800ca10 <_svfiprintf_r+0x1a8>
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d0c5      	beq.n	800c998 <_svfiprintf_r+0x130>
 800ca0c:	9105      	str	r1, [sp, #20]
 800ca0e:	e7c3      	b.n	800c998 <_svfiprintf_r+0x130>
 800ca10:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca14:	4604      	mov	r4, r0
 800ca16:	2301      	movs	r3, #1
 800ca18:	e7f0      	b.n	800c9fc <_svfiprintf_r+0x194>
 800ca1a:	ab03      	add	r3, sp, #12
 800ca1c:	9300      	str	r3, [sp, #0]
 800ca1e:	462a      	mov	r2, r5
 800ca20:	4b0f      	ldr	r3, [pc, #60]	; (800ca60 <_svfiprintf_r+0x1f8>)
 800ca22:	a904      	add	r1, sp, #16
 800ca24:	4638      	mov	r0, r7
 800ca26:	f3af 8000 	nop.w
 800ca2a:	1c42      	adds	r2, r0, #1
 800ca2c:	4606      	mov	r6, r0
 800ca2e:	d1d6      	bne.n	800c9de <_svfiprintf_r+0x176>
 800ca30:	89ab      	ldrh	r3, [r5, #12]
 800ca32:	065b      	lsls	r3, r3, #25
 800ca34:	f53f af2c 	bmi.w	800c890 <_svfiprintf_r+0x28>
 800ca38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ca3a:	b01d      	add	sp, #116	; 0x74
 800ca3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca40:	ab03      	add	r3, sp, #12
 800ca42:	9300      	str	r3, [sp, #0]
 800ca44:	462a      	mov	r2, r5
 800ca46:	4b06      	ldr	r3, [pc, #24]	; (800ca60 <_svfiprintf_r+0x1f8>)
 800ca48:	a904      	add	r1, sp, #16
 800ca4a:	4638      	mov	r0, r7
 800ca4c:	f000 f9d4 	bl	800cdf8 <_printf_i>
 800ca50:	e7eb      	b.n	800ca2a <_svfiprintf_r+0x1c2>
 800ca52:	bf00      	nop
 800ca54:	0803846c 	.word	0x0803846c
 800ca58:	08038476 	.word	0x08038476
 800ca5c:	00000000 	.word	0x00000000
 800ca60:	0800c7b1 	.word	0x0800c7b1
 800ca64:	08038472 	.word	0x08038472

0800ca68 <__sfputc_r>:
 800ca68:	6893      	ldr	r3, [r2, #8]
 800ca6a:	3b01      	subs	r3, #1
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	b410      	push	{r4}
 800ca70:	6093      	str	r3, [r2, #8]
 800ca72:	da08      	bge.n	800ca86 <__sfputc_r+0x1e>
 800ca74:	6994      	ldr	r4, [r2, #24]
 800ca76:	42a3      	cmp	r3, r4
 800ca78:	db01      	blt.n	800ca7e <__sfputc_r+0x16>
 800ca7a:	290a      	cmp	r1, #10
 800ca7c:	d103      	bne.n	800ca86 <__sfputc_r+0x1e>
 800ca7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca82:	f000 bb6b 	b.w	800d15c <__swbuf_r>
 800ca86:	6813      	ldr	r3, [r2, #0]
 800ca88:	1c58      	adds	r0, r3, #1
 800ca8a:	6010      	str	r0, [r2, #0]
 800ca8c:	7019      	strb	r1, [r3, #0]
 800ca8e:	4608      	mov	r0, r1
 800ca90:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca94:	4770      	bx	lr

0800ca96 <__sfputs_r>:
 800ca96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca98:	4606      	mov	r6, r0
 800ca9a:	460f      	mov	r7, r1
 800ca9c:	4614      	mov	r4, r2
 800ca9e:	18d5      	adds	r5, r2, r3
 800caa0:	42ac      	cmp	r4, r5
 800caa2:	d101      	bne.n	800caa8 <__sfputs_r+0x12>
 800caa4:	2000      	movs	r0, #0
 800caa6:	e007      	b.n	800cab8 <__sfputs_r+0x22>
 800caa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caac:	463a      	mov	r2, r7
 800caae:	4630      	mov	r0, r6
 800cab0:	f7ff ffda 	bl	800ca68 <__sfputc_r>
 800cab4:	1c43      	adds	r3, r0, #1
 800cab6:	d1f3      	bne.n	800caa0 <__sfputs_r+0xa>
 800cab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cabc <_vfiprintf_r>:
 800cabc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cac0:	460d      	mov	r5, r1
 800cac2:	b09d      	sub	sp, #116	; 0x74
 800cac4:	4614      	mov	r4, r2
 800cac6:	4698      	mov	r8, r3
 800cac8:	4606      	mov	r6, r0
 800caca:	b118      	cbz	r0, 800cad4 <_vfiprintf_r+0x18>
 800cacc:	6983      	ldr	r3, [r0, #24]
 800cace:	b90b      	cbnz	r3, 800cad4 <_vfiprintf_r+0x18>
 800cad0:	f7ff fdc2 	bl	800c658 <__sinit>
 800cad4:	4b89      	ldr	r3, [pc, #548]	; (800ccfc <_vfiprintf_r+0x240>)
 800cad6:	429d      	cmp	r5, r3
 800cad8:	d11b      	bne.n	800cb12 <_vfiprintf_r+0x56>
 800cada:	6875      	ldr	r5, [r6, #4]
 800cadc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cade:	07d9      	lsls	r1, r3, #31
 800cae0:	d405      	bmi.n	800caee <_vfiprintf_r+0x32>
 800cae2:	89ab      	ldrh	r3, [r5, #12]
 800cae4:	059a      	lsls	r2, r3, #22
 800cae6:	d402      	bmi.n	800caee <_vfiprintf_r+0x32>
 800cae8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800caea:	f7ff fe53 	bl	800c794 <__retarget_lock_acquire_recursive>
 800caee:	89ab      	ldrh	r3, [r5, #12]
 800caf0:	071b      	lsls	r3, r3, #28
 800caf2:	d501      	bpl.n	800caf8 <_vfiprintf_r+0x3c>
 800caf4:	692b      	ldr	r3, [r5, #16]
 800caf6:	b9eb      	cbnz	r3, 800cb34 <_vfiprintf_r+0x78>
 800caf8:	4629      	mov	r1, r5
 800cafa:	4630      	mov	r0, r6
 800cafc:	f000 fb92 	bl	800d224 <__swsetup_r>
 800cb00:	b1c0      	cbz	r0, 800cb34 <_vfiprintf_r+0x78>
 800cb02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb04:	07dc      	lsls	r4, r3, #31
 800cb06:	d50e      	bpl.n	800cb26 <_vfiprintf_r+0x6a>
 800cb08:	f04f 30ff 	mov.w	r0, #4294967295
 800cb0c:	b01d      	add	sp, #116	; 0x74
 800cb0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb12:	4b7b      	ldr	r3, [pc, #492]	; (800cd00 <_vfiprintf_r+0x244>)
 800cb14:	429d      	cmp	r5, r3
 800cb16:	d101      	bne.n	800cb1c <_vfiprintf_r+0x60>
 800cb18:	68b5      	ldr	r5, [r6, #8]
 800cb1a:	e7df      	b.n	800cadc <_vfiprintf_r+0x20>
 800cb1c:	4b79      	ldr	r3, [pc, #484]	; (800cd04 <_vfiprintf_r+0x248>)
 800cb1e:	429d      	cmp	r5, r3
 800cb20:	bf08      	it	eq
 800cb22:	68f5      	ldreq	r5, [r6, #12]
 800cb24:	e7da      	b.n	800cadc <_vfiprintf_r+0x20>
 800cb26:	89ab      	ldrh	r3, [r5, #12]
 800cb28:	0598      	lsls	r0, r3, #22
 800cb2a:	d4ed      	bmi.n	800cb08 <_vfiprintf_r+0x4c>
 800cb2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb2e:	f7ff fe32 	bl	800c796 <__retarget_lock_release_recursive>
 800cb32:	e7e9      	b.n	800cb08 <_vfiprintf_r+0x4c>
 800cb34:	2300      	movs	r3, #0
 800cb36:	9309      	str	r3, [sp, #36]	; 0x24
 800cb38:	2320      	movs	r3, #32
 800cb3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb3e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb42:	2330      	movs	r3, #48	; 0x30
 800cb44:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cd08 <_vfiprintf_r+0x24c>
 800cb48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb4c:	f04f 0901 	mov.w	r9, #1
 800cb50:	4623      	mov	r3, r4
 800cb52:	469a      	mov	sl, r3
 800cb54:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb58:	b10a      	cbz	r2, 800cb5e <_vfiprintf_r+0xa2>
 800cb5a:	2a25      	cmp	r2, #37	; 0x25
 800cb5c:	d1f9      	bne.n	800cb52 <_vfiprintf_r+0x96>
 800cb5e:	ebba 0b04 	subs.w	fp, sl, r4
 800cb62:	d00b      	beq.n	800cb7c <_vfiprintf_r+0xc0>
 800cb64:	465b      	mov	r3, fp
 800cb66:	4622      	mov	r2, r4
 800cb68:	4629      	mov	r1, r5
 800cb6a:	4630      	mov	r0, r6
 800cb6c:	f7ff ff93 	bl	800ca96 <__sfputs_r>
 800cb70:	3001      	adds	r0, #1
 800cb72:	f000 80aa 	beq.w	800ccca <_vfiprintf_r+0x20e>
 800cb76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb78:	445a      	add	r2, fp
 800cb7a:	9209      	str	r2, [sp, #36]	; 0x24
 800cb7c:	f89a 3000 	ldrb.w	r3, [sl]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	f000 80a2 	beq.w	800ccca <_vfiprintf_r+0x20e>
 800cb86:	2300      	movs	r3, #0
 800cb88:	f04f 32ff 	mov.w	r2, #4294967295
 800cb8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb90:	f10a 0a01 	add.w	sl, sl, #1
 800cb94:	9304      	str	r3, [sp, #16]
 800cb96:	9307      	str	r3, [sp, #28]
 800cb98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb9c:	931a      	str	r3, [sp, #104]	; 0x68
 800cb9e:	4654      	mov	r4, sl
 800cba0:	2205      	movs	r2, #5
 800cba2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cba6:	4858      	ldr	r0, [pc, #352]	; (800cd08 <_vfiprintf_r+0x24c>)
 800cba8:	f7f3 fb1a 	bl	80001e0 <memchr>
 800cbac:	9a04      	ldr	r2, [sp, #16]
 800cbae:	b9d8      	cbnz	r0, 800cbe8 <_vfiprintf_r+0x12c>
 800cbb0:	06d1      	lsls	r1, r2, #27
 800cbb2:	bf44      	itt	mi
 800cbb4:	2320      	movmi	r3, #32
 800cbb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbba:	0713      	lsls	r3, r2, #28
 800cbbc:	bf44      	itt	mi
 800cbbe:	232b      	movmi	r3, #43	; 0x2b
 800cbc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbc4:	f89a 3000 	ldrb.w	r3, [sl]
 800cbc8:	2b2a      	cmp	r3, #42	; 0x2a
 800cbca:	d015      	beq.n	800cbf8 <_vfiprintf_r+0x13c>
 800cbcc:	9a07      	ldr	r2, [sp, #28]
 800cbce:	4654      	mov	r4, sl
 800cbd0:	2000      	movs	r0, #0
 800cbd2:	f04f 0c0a 	mov.w	ip, #10
 800cbd6:	4621      	mov	r1, r4
 800cbd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbdc:	3b30      	subs	r3, #48	; 0x30
 800cbde:	2b09      	cmp	r3, #9
 800cbe0:	d94e      	bls.n	800cc80 <_vfiprintf_r+0x1c4>
 800cbe2:	b1b0      	cbz	r0, 800cc12 <_vfiprintf_r+0x156>
 800cbe4:	9207      	str	r2, [sp, #28]
 800cbe6:	e014      	b.n	800cc12 <_vfiprintf_r+0x156>
 800cbe8:	eba0 0308 	sub.w	r3, r0, r8
 800cbec:	fa09 f303 	lsl.w	r3, r9, r3
 800cbf0:	4313      	orrs	r3, r2
 800cbf2:	9304      	str	r3, [sp, #16]
 800cbf4:	46a2      	mov	sl, r4
 800cbf6:	e7d2      	b.n	800cb9e <_vfiprintf_r+0xe2>
 800cbf8:	9b03      	ldr	r3, [sp, #12]
 800cbfa:	1d19      	adds	r1, r3, #4
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	9103      	str	r1, [sp, #12]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	bfbb      	ittet	lt
 800cc04:	425b      	neglt	r3, r3
 800cc06:	f042 0202 	orrlt.w	r2, r2, #2
 800cc0a:	9307      	strge	r3, [sp, #28]
 800cc0c:	9307      	strlt	r3, [sp, #28]
 800cc0e:	bfb8      	it	lt
 800cc10:	9204      	strlt	r2, [sp, #16]
 800cc12:	7823      	ldrb	r3, [r4, #0]
 800cc14:	2b2e      	cmp	r3, #46	; 0x2e
 800cc16:	d10c      	bne.n	800cc32 <_vfiprintf_r+0x176>
 800cc18:	7863      	ldrb	r3, [r4, #1]
 800cc1a:	2b2a      	cmp	r3, #42	; 0x2a
 800cc1c:	d135      	bne.n	800cc8a <_vfiprintf_r+0x1ce>
 800cc1e:	9b03      	ldr	r3, [sp, #12]
 800cc20:	1d1a      	adds	r2, r3, #4
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	9203      	str	r2, [sp, #12]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	bfb8      	it	lt
 800cc2a:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc2e:	3402      	adds	r4, #2
 800cc30:	9305      	str	r3, [sp, #20]
 800cc32:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cd18 <_vfiprintf_r+0x25c>
 800cc36:	7821      	ldrb	r1, [r4, #0]
 800cc38:	2203      	movs	r2, #3
 800cc3a:	4650      	mov	r0, sl
 800cc3c:	f7f3 fad0 	bl	80001e0 <memchr>
 800cc40:	b140      	cbz	r0, 800cc54 <_vfiprintf_r+0x198>
 800cc42:	2340      	movs	r3, #64	; 0x40
 800cc44:	eba0 000a 	sub.w	r0, r0, sl
 800cc48:	fa03 f000 	lsl.w	r0, r3, r0
 800cc4c:	9b04      	ldr	r3, [sp, #16]
 800cc4e:	4303      	orrs	r3, r0
 800cc50:	3401      	adds	r4, #1
 800cc52:	9304      	str	r3, [sp, #16]
 800cc54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc58:	482c      	ldr	r0, [pc, #176]	; (800cd0c <_vfiprintf_r+0x250>)
 800cc5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc5e:	2206      	movs	r2, #6
 800cc60:	f7f3 fabe 	bl	80001e0 <memchr>
 800cc64:	2800      	cmp	r0, #0
 800cc66:	d03f      	beq.n	800cce8 <_vfiprintf_r+0x22c>
 800cc68:	4b29      	ldr	r3, [pc, #164]	; (800cd10 <_vfiprintf_r+0x254>)
 800cc6a:	bb1b      	cbnz	r3, 800ccb4 <_vfiprintf_r+0x1f8>
 800cc6c:	9b03      	ldr	r3, [sp, #12]
 800cc6e:	3307      	adds	r3, #7
 800cc70:	f023 0307 	bic.w	r3, r3, #7
 800cc74:	3308      	adds	r3, #8
 800cc76:	9303      	str	r3, [sp, #12]
 800cc78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc7a:	443b      	add	r3, r7
 800cc7c:	9309      	str	r3, [sp, #36]	; 0x24
 800cc7e:	e767      	b.n	800cb50 <_vfiprintf_r+0x94>
 800cc80:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc84:	460c      	mov	r4, r1
 800cc86:	2001      	movs	r0, #1
 800cc88:	e7a5      	b.n	800cbd6 <_vfiprintf_r+0x11a>
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	3401      	adds	r4, #1
 800cc8e:	9305      	str	r3, [sp, #20]
 800cc90:	4619      	mov	r1, r3
 800cc92:	f04f 0c0a 	mov.w	ip, #10
 800cc96:	4620      	mov	r0, r4
 800cc98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc9c:	3a30      	subs	r2, #48	; 0x30
 800cc9e:	2a09      	cmp	r2, #9
 800cca0:	d903      	bls.n	800ccaa <_vfiprintf_r+0x1ee>
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d0c5      	beq.n	800cc32 <_vfiprintf_r+0x176>
 800cca6:	9105      	str	r1, [sp, #20]
 800cca8:	e7c3      	b.n	800cc32 <_vfiprintf_r+0x176>
 800ccaa:	fb0c 2101 	mla	r1, ip, r1, r2
 800ccae:	4604      	mov	r4, r0
 800ccb0:	2301      	movs	r3, #1
 800ccb2:	e7f0      	b.n	800cc96 <_vfiprintf_r+0x1da>
 800ccb4:	ab03      	add	r3, sp, #12
 800ccb6:	9300      	str	r3, [sp, #0]
 800ccb8:	462a      	mov	r2, r5
 800ccba:	4b16      	ldr	r3, [pc, #88]	; (800cd14 <_vfiprintf_r+0x258>)
 800ccbc:	a904      	add	r1, sp, #16
 800ccbe:	4630      	mov	r0, r6
 800ccc0:	f3af 8000 	nop.w
 800ccc4:	4607      	mov	r7, r0
 800ccc6:	1c78      	adds	r0, r7, #1
 800ccc8:	d1d6      	bne.n	800cc78 <_vfiprintf_r+0x1bc>
 800ccca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cccc:	07d9      	lsls	r1, r3, #31
 800ccce:	d405      	bmi.n	800ccdc <_vfiprintf_r+0x220>
 800ccd0:	89ab      	ldrh	r3, [r5, #12]
 800ccd2:	059a      	lsls	r2, r3, #22
 800ccd4:	d402      	bmi.n	800ccdc <_vfiprintf_r+0x220>
 800ccd6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ccd8:	f7ff fd5d 	bl	800c796 <__retarget_lock_release_recursive>
 800ccdc:	89ab      	ldrh	r3, [r5, #12]
 800ccde:	065b      	lsls	r3, r3, #25
 800cce0:	f53f af12 	bmi.w	800cb08 <_vfiprintf_r+0x4c>
 800cce4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cce6:	e711      	b.n	800cb0c <_vfiprintf_r+0x50>
 800cce8:	ab03      	add	r3, sp, #12
 800ccea:	9300      	str	r3, [sp, #0]
 800ccec:	462a      	mov	r2, r5
 800ccee:	4b09      	ldr	r3, [pc, #36]	; (800cd14 <_vfiprintf_r+0x258>)
 800ccf0:	a904      	add	r1, sp, #16
 800ccf2:	4630      	mov	r0, r6
 800ccf4:	f000 f880 	bl	800cdf8 <_printf_i>
 800ccf8:	e7e4      	b.n	800ccc4 <_vfiprintf_r+0x208>
 800ccfa:	bf00      	nop
 800ccfc:	0803842c 	.word	0x0803842c
 800cd00:	0803844c 	.word	0x0803844c
 800cd04:	0803840c 	.word	0x0803840c
 800cd08:	0803846c 	.word	0x0803846c
 800cd0c:	08038476 	.word	0x08038476
 800cd10:	00000000 	.word	0x00000000
 800cd14:	0800ca97 	.word	0x0800ca97
 800cd18:	08038472 	.word	0x08038472

0800cd1c <_printf_common>:
 800cd1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd20:	4616      	mov	r6, r2
 800cd22:	4699      	mov	r9, r3
 800cd24:	688a      	ldr	r2, [r1, #8]
 800cd26:	690b      	ldr	r3, [r1, #16]
 800cd28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	bfb8      	it	lt
 800cd30:	4613      	movlt	r3, r2
 800cd32:	6033      	str	r3, [r6, #0]
 800cd34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cd38:	4607      	mov	r7, r0
 800cd3a:	460c      	mov	r4, r1
 800cd3c:	b10a      	cbz	r2, 800cd42 <_printf_common+0x26>
 800cd3e:	3301      	adds	r3, #1
 800cd40:	6033      	str	r3, [r6, #0]
 800cd42:	6823      	ldr	r3, [r4, #0]
 800cd44:	0699      	lsls	r1, r3, #26
 800cd46:	bf42      	ittt	mi
 800cd48:	6833      	ldrmi	r3, [r6, #0]
 800cd4a:	3302      	addmi	r3, #2
 800cd4c:	6033      	strmi	r3, [r6, #0]
 800cd4e:	6825      	ldr	r5, [r4, #0]
 800cd50:	f015 0506 	ands.w	r5, r5, #6
 800cd54:	d106      	bne.n	800cd64 <_printf_common+0x48>
 800cd56:	f104 0a19 	add.w	sl, r4, #25
 800cd5a:	68e3      	ldr	r3, [r4, #12]
 800cd5c:	6832      	ldr	r2, [r6, #0]
 800cd5e:	1a9b      	subs	r3, r3, r2
 800cd60:	42ab      	cmp	r3, r5
 800cd62:	dc26      	bgt.n	800cdb2 <_printf_common+0x96>
 800cd64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cd68:	1e13      	subs	r3, r2, #0
 800cd6a:	6822      	ldr	r2, [r4, #0]
 800cd6c:	bf18      	it	ne
 800cd6e:	2301      	movne	r3, #1
 800cd70:	0692      	lsls	r2, r2, #26
 800cd72:	d42b      	bmi.n	800cdcc <_printf_common+0xb0>
 800cd74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cd78:	4649      	mov	r1, r9
 800cd7a:	4638      	mov	r0, r7
 800cd7c:	47c0      	blx	r8
 800cd7e:	3001      	adds	r0, #1
 800cd80:	d01e      	beq.n	800cdc0 <_printf_common+0xa4>
 800cd82:	6823      	ldr	r3, [r4, #0]
 800cd84:	68e5      	ldr	r5, [r4, #12]
 800cd86:	6832      	ldr	r2, [r6, #0]
 800cd88:	f003 0306 	and.w	r3, r3, #6
 800cd8c:	2b04      	cmp	r3, #4
 800cd8e:	bf08      	it	eq
 800cd90:	1aad      	subeq	r5, r5, r2
 800cd92:	68a3      	ldr	r3, [r4, #8]
 800cd94:	6922      	ldr	r2, [r4, #16]
 800cd96:	bf0c      	ite	eq
 800cd98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cd9c:	2500      	movne	r5, #0
 800cd9e:	4293      	cmp	r3, r2
 800cda0:	bfc4      	itt	gt
 800cda2:	1a9b      	subgt	r3, r3, r2
 800cda4:	18ed      	addgt	r5, r5, r3
 800cda6:	2600      	movs	r6, #0
 800cda8:	341a      	adds	r4, #26
 800cdaa:	42b5      	cmp	r5, r6
 800cdac:	d11a      	bne.n	800cde4 <_printf_common+0xc8>
 800cdae:	2000      	movs	r0, #0
 800cdb0:	e008      	b.n	800cdc4 <_printf_common+0xa8>
 800cdb2:	2301      	movs	r3, #1
 800cdb4:	4652      	mov	r2, sl
 800cdb6:	4649      	mov	r1, r9
 800cdb8:	4638      	mov	r0, r7
 800cdba:	47c0      	blx	r8
 800cdbc:	3001      	adds	r0, #1
 800cdbe:	d103      	bne.n	800cdc8 <_printf_common+0xac>
 800cdc0:	f04f 30ff 	mov.w	r0, #4294967295
 800cdc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdc8:	3501      	adds	r5, #1
 800cdca:	e7c6      	b.n	800cd5a <_printf_common+0x3e>
 800cdcc:	18e1      	adds	r1, r4, r3
 800cdce:	1c5a      	adds	r2, r3, #1
 800cdd0:	2030      	movs	r0, #48	; 0x30
 800cdd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cdd6:	4422      	add	r2, r4
 800cdd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cddc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cde0:	3302      	adds	r3, #2
 800cde2:	e7c7      	b.n	800cd74 <_printf_common+0x58>
 800cde4:	2301      	movs	r3, #1
 800cde6:	4622      	mov	r2, r4
 800cde8:	4649      	mov	r1, r9
 800cdea:	4638      	mov	r0, r7
 800cdec:	47c0      	blx	r8
 800cdee:	3001      	adds	r0, #1
 800cdf0:	d0e6      	beq.n	800cdc0 <_printf_common+0xa4>
 800cdf2:	3601      	adds	r6, #1
 800cdf4:	e7d9      	b.n	800cdaa <_printf_common+0x8e>
	...

0800cdf8 <_printf_i>:
 800cdf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cdfc:	460c      	mov	r4, r1
 800cdfe:	4691      	mov	r9, r2
 800ce00:	7e27      	ldrb	r7, [r4, #24]
 800ce02:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ce04:	2f78      	cmp	r7, #120	; 0x78
 800ce06:	4680      	mov	r8, r0
 800ce08:	469a      	mov	sl, r3
 800ce0a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ce0e:	d807      	bhi.n	800ce20 <_printf_i+0x28>
 800ce10:	2f62      	cmp	r7, #98	; 0x62
 800ce12:	d80a      	bhi.n	800ce2a <_printf_i+0x32>
 800ce14:	2f00      	cmp	r7, #0
 800ce16:	f000 80d8 	beq.w	800cfca <_printf_i+0x1d2>
 800ce1a:	2f58      	cmp	r7, #88	; 0x58
 800ce1c:	f000 80a3 	beq.w	800cf66 <_printf_i+0x16e>
 800ce20:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ce24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ce28:	e03a      	b.n	800cea0 <_printf_i+0xa8>
 800ce2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ce2e:	2b15      	cmp	r3, #21
 800ce30:	d8f6      	bhi.n	800ce20 <_printf_i+0x28>
 800ce32:	a001      	add	r0, pc, #4	; (adr r0, 800ce38 <_printf_i+0x40>)
 800ce34:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ce38:	0800ce91 	.word	0x0800ce91
 800ce3c:	0800cea5 	.word	0x0800cea5
 800ce40:	0800ce21 	.word	0x0800ce21
 800ce44:	0800ce21 	.word	0x0800ce21
 800ce48:	0800ce21 	.word	0x0800ce21
 800ce4c:	0800ce21 	.word	0x0800ce21
 800ce50:	0800cea5 	.word	0x0800cea5
 800ce54:	0800ce21 	.word	0x0800ce21
 800ce58:	0800ce21 	.word	0x0800ce21
 800ce5c:	0800ce21 	.word	0x0800ce21
 800ce60:	0800ce21 	.word	0x0800ce21
 800ce64:	0800cfb1 	.word	0x0800cfb1
 800ce68:	0800ced5 	.word	0x0800ced5
 800ce6c:	0800cf93 	.word	0x0800cf93
 800ce70:	0800ce21 	.word	0x0800ce21
 800ce74:	0800ce21 	.word	0x0800ce21
 800ce78:	0800cfd3 	.word	0x0800cfd3
 800ce7c:	0800ce21 	.word	0x0800ce21
 800ce80:	0800ced5 	.word	0x0800ced5
 800ce84:	0800ce21 	.word	0x0800ce21
 800ce88:	0800ce21 	.word	0x0800ce21
 800ce8c:	0800cf9b 	.word	0x0800cf9b
 800ce90:	680b      	ldr	r3, [r1, #0]
 800ce92:	1d1a      	adds	r2, r3, #4
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	600a      	str	r2, [r1, #0]
 800ce98:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ce9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cea0:	2301      	movs	r3, #1
 800cea2:	e0a3      	b.n	800cfec <_printf_i+0x1f4>
 800cea4:	6825      	ldr	r5, [r4, #0]
 800cea6:	6808      	ldr	r0, [r1, #0]
 800cea8:	062e      	lsls	r6, r5, #24
 800ceaa:	f100 0304 	add.w	r3, r0, #4
 800ceae:	d50a      	bpl.n	800cec6 <_printf_i+0xce>
 800ceb0:	6805      	ldr	r5, [r0, #0]
 800ceb2:	600b      	str	r3, [r1, #0]
 800ceb4:	2d00      	cmp	r5, #0
 800ceb6:	da03      	bge.n	800cec0 <_printf_i+0xc8>
 800ceb8:	232d      	movs	r3, #45	; 0x2d
 800ceba:	426d      	negs	r5, r5
 800cebc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cec0:	485e      	ldr	r0, [pc, #376]	; (800d03c <_printf_i+0x244>)
 800cec2:	230a      	movs	r3, #10
 800cec4:	e019      	b.n	800cefa <_printf_i+0x102>
 800cec6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ceca:	6805      	ldr	r5, [r0, #0]
 800cecc:	600b      	str	r3, [r1, #0]
 800cece:	bf18      	it	ne
 800ced0:	b22d      	sxthne	r5, r5
 800ced2:	e7ef      	b.n	800ceb4 <_printf_i+0xbc>
 800ced4:	680b      	ldr	r3, [r1, #0]
 800ced6:	6825      	ldr	r5, [r4, #0]
 800ced8:	1d18      	adds	r0, r3, #4
 800ceda:	6008      	str	r0, [r1, #0]
 800cedc:	0628      	lsls	r0, r5, #24
 800cede:	d501      	bpl.n	800cee4 <_printf_i+0xec>
 800cee0:	681d      	ldr	r5, [r3, #0]
 800cee2:	e002      	b.n	800ceea <_printf_i+0xf2>
 800cee4:	0669      	lsls	r1, r5, #25
 800cee6:	d5fb      	bpl.n	800cee0 <_printf_i+0xe8>
 800cee8:	881d      	ldrh	r5, [r3, #0]
 800ceea:	4854      	ldr	r0, [pc, #336]	; (800d03c <_printf_i+0x244>)
 800ceec:	2f6f      	cmp	r7, #111	; 0x6f
 800ceee:	bf0c      	ite	eq
 800cef0:	2308      	moveq	r3, #8
 800cef2:	230a      	movne	r3, #10
 800cef4:	2100      	movs	r1, #0
 800cef6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cefa:	6866      	ldr	r6, [r4, #4]
 800cefc:	60a6      	str	r6, [r4, #8]
 800cefe:	2e00      	cmp	r6, #0
 800cf00:	bfa2      	ittt	ge
 800cf02:	6821      	ldrge	r1, [r4, #0]
 800cf04:	f021 0104 	bicge.w	r1, r1, #4
 800cf08:	6021      	strge	r1, [r4, #0]
 800cf0a:	b90d      	cbnz	r5, 800cf10 <_printf_i+0x118>
 800cf0c:	2e00      	cmp	r6, #0
 800cf0e:	d04d      	beq.n	800cfac <_printf_i+0x1b4>
 800cf10:	4616      	mov	r6, r2
 800cf12:	fbb5 f1f3 	udiv	r1, r5, r3
 800cf16:	fb03 5711 	mls	r7, r3, r1, r5
 800cf1a:	5dc7      	ldrb	r7, [r0, r7]
 800cf1c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cf20:	462f      	mov	r7, r5
 800cf22:	42bb      	cmp	r3, r7
 800cf24:	460d      	mov	r5, r1
 800cf26:	d9f4      	bls.n	800cf12 <_printf_i+0x11a>
 800cf28:	2b08      	cmp	r3, #8
 800cf2a:	d10b      	bne.n	800cf44 <_printf_i+0x14c>
 800cf2c:	6823      	ldr	r3, [r4, #0]
 800cf2e:	07df      	lsls	r7, r3, #31
 800cf30:	d508      	bpl.n	800cf44 <_printf_i+0x14c>
 800cf32:	6923      	ldr	r3, [r4, #16]
 800cf34:	6861      	ldr	r1, [r4, #4]
 800cf36:	4299      	cmp	r1, r3
 800cf38:	bfde      	ittt	le
 800cf3a:	2330      	movle	r3, #48	; 0x30
 800cf3c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cf40:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cf44:	1b92      	subs	r2, r2, r6
 800cf46:	6122      	str	r2, [r4, #16]
 800cf48:	f8cd a000 	str.w	sl, [sp]
 800cf4c:	464b      	mov	r3, r9
 800cf4e:	aa03      	add	r2, sp, #12
 800cf50:	4621      	mov	r1, r4
 800cf52:	4640      	mov	r0, r8
 800cf54:	f7ff fee2 	bl	800cd1c <_printf_common>
 800cf58:	3001      	adds	r0, #1
 800cf5a:	d14c      	bne.n	800cff6 <_printf_i+0x1fe>
 800cf5c:	f04f 30ff 	mov.w	r0, #4294967295
 800cf60:	b004      	add	sp, #16
 800cf62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf66:	4835      	ldr	r0, [pc, #212]	; (800d03c <_printf_i+0x244>)
 800cf68:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cf6c:	6823      	ldr	r3, [r4, #0]
 800cf6e:	680e      	ldr	r6, [r1, #0]
 800cf70:	061f      	lsls	r7, r3, #24
 800cf72:	f856 5b04 	ldr.w	r5, [r6], #4
 800cf76:	600e      	str	r6, [r1, #0]
 800cf78:	d514      	bpl.n	800cfa4 <_printf_i+0x1ac>
 800cf7a:	07d9      	lsls	r1, r3, #31
 800cf7c:	bf44      	itt	mi
 800cf7e:	f043 0320 	orrmi.w	r3, r3, #32
 800cf82:	6023      	strmi	r3, [r4, #0]
 800cf84:	b91d      	cbnz	r5, 800cf8e <_printf_i+0x196>
 800cf86:	6823      	ldr	r3, [r4, #0]
 800cf88:	f023 0320 	bic.w	r3, r3, #32
 800cf8c:	6023      	str	r3, [r4, #0]
 800cf8e:	2310      	movs	r3, #16
 800cf90:	e7b0      	b.n	800cef4 <_printf_i+0xfc>
 800cf92:	6823      	ldr	r3, [r4, #0]
 800cf94:	f043 0320 	orr.w	r3, r3, #32
 800cf98:	6023      	str	r3, [r4, #0]
 800cf9a:	2378      	movs	r3, #120	; 0x78
 800cf9c:	4828      	ldr	r0, [pc, #160]	; (800d040 <_printf_i+0x248>)
 800cf9e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cfa2:	e7e3      	b.n	800cf6c <_printf_i+0x174>
 800cfa4:	065e      	lsls	r6, r3, #25
 800cfa6:	bf48      	it	mi
 800cfa8:	b2ad      	uxthmi	r5, r5
 800cfaa:	e7e6      	b.n	800cf7a <_printf_i+0x182>
 800cfac:	4616      	mov	r6, r2
 800cfae:	e7bb      	b.n	800cf28 <_printf_i+0x130>
 800cfb0:	680b      	ldr	r3, [r1, #0]
 800cfb2:	6826      	ldr	r6, [r4, #0]
 800cfb4:	6960      	ldr	r0, [r4, #20]
 800cfb6:	1d1d      	adds	r5, r3, #4
 800cfb8:	600d      	str	r5, [r1, #0]
 800cfba:	0635      	lsls	r5, r6, #24
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	d501      	bpl.n	800cfc4 <_printf_i+0x1cc>
 800cfc0:	6018      	str	r0, [r3, #0]
 800cfc2:	e002      	b.n	800cfca <_printf_i+0x1d2>
 800cfc4:	0671      	lsls	r1, r6, #25
 800cfc6:	d5fb      	bpl.n	800cfc0 <_printf_i+0x1c8>
 800cfc8:	8018      	strh	r0, [r3, #0]
 800cfca:	2300      	movs	r3, #0
 800cfcc:	6123      	str	r3, [r4, #16]
 800cfce:	4616      	mov	r6, r2
 800cfd0:	e7ba      	b.n	800cf48 <_printf_i+0x150>
 800cfd2:	680b      	ldr	r3, [r1, #0]
 800cfd4:	1d1a      	adds	r2, r3, #4
 800cfd6:	600a      	str	r2, [r1, #0]
 800cfd8:	681e      	ldr	r6, [r3, #0]
 800cfda:	6862      	ldr	r2, [r4, #4]
 800cfdc:	2100      	movs	r1, #0
 800cfde:	4630      	mov	r0, r6
 800cfe0:	f7f3 f8fe 	bl	80001e0 <memchr>
 800cfe4:	b108      	cbz	r0, 800cfea <_printf_i+0x1f2>
 800cfe6:	1b80      	subs	r0, r0, r6
 800cfe8:	6060      	str	r0, [r4, #4]
 800cfea:	6863      	ldr	r3, [r4, #4]
 800cfec:	6123      	str	r3, [r4, #16]
 800cfee:	2300      	movs	r3, #0
 800cff0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cff4:	e7a8      	b.n	800cf48 <_printf_i+0x150>
 800cff6:	6923      	ldr	r3, [r4, #16]
 800cff8:	4632      	mov	r2, r6
 800cffa:	4649      	mov	r1, r9
 800cffc:	4640      	mov	r0, r8
 800cffe:	47d0      	blx	sl
 800d000:	3001      	adds	r0, #1
 800d002:	d0ab      	beq.n	800cf5c <_printf_i+0x164>
 800d004:	6823      	ldr	r3, [r4, #0]
 800d006:	079b      	lsls	r3, r3, #30
 800d008:	d413      	bmi.n	800d032 <_printf_i+0x23a>
 800d00a:	68e0      	ldr	r0, [r4, #12]
 800d00c:	9b03      	ldr	r3, [sp, #12]
 800d00e:	4298      	cmp	r0, r3
 800d010:	bfb8      	it	lt
 800d012:	4618      	movlt	r0, r3
 800d014:	e7a4      	b.n	800cf60 <_printf_i+0x168>
 800d016:	2301      	movs	r3, #1
 800d018:	4632      	mov	r2, r6
 800d01a:	4649      	mov	r1, r9
 800d01c:	4640      	mov	r0, r8
 800d01e:	47d0      	blx	sl
 800d020:	3001      	adds	r0, #1
 800d022:	d09b      	beq.n	800cf5c <_printf_i+0x164>
 800d024:	3501      	adds	r5, #1
 800d026:	68e3      	ldr	r3, [r4, #12]
 800d028:	9903      	ldr	r1, [sp, #12]
 800d02a:	1a5b      	subs	r3, r3, r1
 800d02c:	42ab      	cmp	r3, r5
 800d02e:	dcf2      	bgt.n	800d016 <_printf_i+0x21e>
 800d030:	e7eb      	b.n	800d00a <_printf_i+0x212>
 800d032:	2500      	movs	r5, #0
 800d034:	f104 0619 	add.w	r6, r4, #25
 800d038:	e7f5      	b.n	800d026 <_printf_i+0x22e>
 800d03a:	bf00      	nop
 800d03c:	0803847d 	.word	0x0803847d
 800d040:	0803848e 	.word	0x0803848e

0800d044 <_putc_r>:
 800d044:	b570      	push	{r4, r5, r6, lr}
 800d046:	460d      	mov	r5, r1
 800d048:	4614      	mov	r4, r2
 800d04a:	4606      	mov	r6, r0
 800d04c:	b118      	cbz	r0, 800d056 <_putc_r+0x12>
 800d04e:	6983      	ldr	r3, [r0, #24]
 800d050:	b90b      	cbnz	r3, 800d056 <_putc_r+0x12>
 800d052:	f7ff fb01 	bl	800c658 <__sinit>
 800d056:	4b1c      	ldr	r3, [pc, #112]	; (800d0c8 <_putc_r+0x84>)
 800d058:	429c      	cmp	r4, r3
 800d05a:	d124      	bne.n	800d0a6 <_putc_r+0x62>
 800d05c:	6874      	ldr	r4, [r6, #4]
 800d05e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d060:	07d8      	lsls	r0, r3, #31
 800d062:	d405      	bmi.n	800d070 <_putc_r+0x2c>
 800d064:	89a3      	ldrh	r3, [r4, #12]
 800d066:	0599      	lsls	r1, r3, #22
 800d068:	d402      	bmi.n	800d070 <_putc_r+0x2c>
 800d06a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d06c:	f7ff fb92 	bl	800c794 <__retarget_lock_acquire_recursive>
 800d070:	68a3      	ldr	r3, [r4, #8]
 800d072:	3b01      	subs	r3, #1
 800d074:	2b00      	cmp	r3, #0
 800d076:	60a3      	str	r3, [r4, #8]
 800d078:	da05      	bge.n	800d086 <_putc_r+0x42>
 800d07a:	69a2      	ldr	r2, [r4, #24]
 800d07c:	4293      	cmp	r3, r2
 800d07e:	db1c      	blt.n	800d0ba <_putc_r+0x76>
 800d080:	b2eb      	uxtb	r3, r5
 800d082:	2b0a      	cmp	r3, #10
 800d084:	d019      	beq.n	800d0ba <_putc_r+0x76>
 800d086:	6823      	ldr	r3, [r4, #0]
 800d088:	1c5a      	adds	r2, r3, #1
 800d08a:	6022      	str	r2, [r4, #0]
 800d08c:	701d      	strb	r5, [r3, #0]
 800d08e:	b2ed      	uxtb	r5, r5
 800d090:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d092:	07da      	lsls	r2, r3, #31
 800d094:	d405      	bmi.n	800d0a2 <_putc_r+0x5e>
 800d096:	89a3      	ldrh	r3, [r4, #12]
 800d098:	059b      	lsls	r3, r3, #22
 800d09a:	d402      	bmi.n	800d0a2 <_putc_r+0x5e>
 800d09c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d09e:	f7ff fb7a 	bl	800c796 <__retarget_lock_release_recursive>
 800d0a2:	4628      	mov	r0, r5
 800d0a4:	bd70      	pop	{r4, r5, r6, pc}
 800d0a6:	4b09      	ldr	r3, [pc, #36]	; (800d0cc <_putc_r+0x88>)
 800d0a8:	429c      	cmp	r4, r3
 800d0aa:	d101      	bne.n	800d0b0 <_putc_r+0x6c>
 800d0ac:	68b4      	ldr	r4, [r6, #8]
 800d0ae:	e7d6      	b.n	800d05e <_putc_r+0x1a>
 800d0b0:	4b07      	ldr	r3, [pc, #28]	; (800d0d0 <_putc_r+0x8c>)
 800d0b2:	429c      	cmp	r4, r3
 800d0b4:	bf08      	it	eq
 800d0b6:	68f4      	ldreq	r4, [r6, #12]
 800d0b8:	e7d1      	b.n	800d05e <_putc_r+0x1a>
 800d0ba:	4629      	mov	r1, r5
 800d0bc:	4622      	mov	r2, r4
 800d0be:	4630      	mov	r0, r6
 800d0c0:	f000 f84c 	bl	800d15c <__swbuf_r>
 800d0c4:	4605      	mov	r5, r0
 800d0c6:	e7e3      	b.n	800d090 <_putc_r+0x4c>
 800d0c8:	0803842c 	.word	0x0803842c
 800d0cc:	0803844c 	.word	0x0803844c
 800d0d0:	0803840c 	.word	0x0803840c

0800d0d4 <__sread>:
 800d0d4:	b510      	push	{r4, lr}
 800d0d6:	460c      	mov	r4, r1
 800d0d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0dc:	f000 fa98 	bl	800d610 <_read_r>
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	bfab      	itete	ge
 800d0e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d0e6:	89a3      	ldrhlt	r3, [r4, #12]
 800d0e8:	181b      	addge	r3, r3, r0
 800d0ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d0ee:	bfac      	ite	ge
 800d0f0:	6563      	strge	r3, [r4, #84]	; 0x54
 800d0f2:	81a3      	strhlt	r3, [r4, #12]
 800d0f4:	bd10      	pop	{r4, pc}

0800d0f6 <__swrite>:
 800d0f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0fa:	461f      	mov	r7, r3
 800d0fc:	898b      	ldrh	r3, [r1, #12]
 800d0fe:	05db      	lsls	r3, r3, #23
 800d100:	4605      	mov	r5, r0
 800d102:	460c      	mov	r4, r1
 800d104:	4616      	mov	r6, r2
 800d106:	d505      	bpl.n	800d114 <__swrite+0x1e>
 800d108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d10c:	2302      	movs	r3, #2
 800d10e:	2200      	movs	r2, #0
 800d110:	f000 f9c8 	bl	800d4a4 <_lseek_r>
 800d114:	89a3      	ldrh	r3, [r4, #12]
 800d116:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d11a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d11e:	81a3      	strh	r3, [r4, #12]
 800d120:	4632      	mov	r2, r6
 800d122:	463b      	mov	r3, r7
 800d124:	4628      	mov	r0, r5
 800d126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d12a:	f000 b869 	b.w	800d200 <_write_r>

0800d12e <__sseek>:
 800d12e:	b510      	push	{r4, lr}
 800d130:	460c      	mov	r4, r1
 800d132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d136:	f000 f9b5 	bl	800d4a4 <_lseek_r>
 800d13a:	1c43      	adds	r3, r0, #1
 800d13c:	89a3      	ldrh	r3, [r4, #12]
 800d13e:	bf15      	itete	ne
 800d140:	6560      	strne	r0, [r4, #84]	; 0x54
 800d142:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d146:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d14a:	81a3      	strheq	r3, [r4, #12]
 800d14c:	bf18      	it	ne
 800d14e:	81a3      	strhne	r3, [r4, #12]
 800d150:	bd10      	pop	{r4, pc}

0800d152 <__sclose>:
 800d152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d156:	f000 b8d3 	b.w	800d300 <_close_r>
	...

0800d15c <__swbuf_r>:
 800d15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d15e:	460e      	mov	r6, r1
 800d160:	4614      	mov	r4, r2
 800d162:	4605      	mov	r5, r0
 800d164:	b118      	cbz	r0, 800d16e <__swbuf_r+0x12>
 800d166:	6983      	ldr	r3, [r0, #24]
 800d168:	b90b      	cbnz	r3, 800d16e <__swbuf_r+0x12>
 800d16a:	f7ff fa75 	bl	800c658 <__sinit>
 800d16e:	4b21      	ldr	r3, [pc, #132]	; (800d1f4 <__swbuf_r+0x98>)
 800d170:	429c      	cmp	r4, r3
 800d172:	d12b      	bne.n	800d1cc <__swbuf_r+0x70>
 800d174:	686c      	ldr	r4, [r5, #4]
 800d176:	69a3      	ldr	r3, [r4, #24]
 800d178:	60a3      	str	r3, [r4, #8]
 800d17a:	89a3      	ldrh	r3, [r4, #12]
 800d17c:	071a      	lsls	r2, r3, #28
 800d17e:	d52f      	bpl.n	800d1e0 <__swbuf_r+0x84>
 800d180:	6923      	ldr	r3, [r4, #16]
 800d182:	b36b      	cbz	r3, 800d1e0 <__swbuf_r+0x84>
 800d184:	6923      	ldr	r3, [r4, #16]
 800d186:	6820      	ldr	r0, [r4, #0]
 800d188:	1ac0      	subs	r0, r0, r3
 800d18a:	6963      	ldr	r3, [r4, #20]
 800d18c:	b2f6      	uxtb	r6, r6
 800d18e:	4283      	cmp	r3, r0
 800d190:	4637      	mov	r7, r6
 800d192:	dc04      	bgt.n	800d19e <__swbuf_r+0x42>
 800d194:	4621      	mov	r1, r4
 800d196:	4628      	mov	r0, r5
 800d198:	f000 f948 	bl	800d42c <_fflush_r>
 800d19c:	bb30      	cbnz	r0, 800d1ec <__swbuf_r+0x90>
 800d19e:	68a3      	ldr	r3, [r4, #8]
 800d1a0:	3b01      	subs	r3, #1
 800d1a2:	60a3      	str	r3, [r4, #8]
 800d1a4:	6823      	ldr	r3, [r4, #0]
 800d1a6:	1c5a      	adds	r2, r3, #1
 800d1a8:	6022      	str	r2, [r4, #0]
 800d1aa:	701e      	strb	r6, [r3, #0]
 800d1ac:	6963      	ldr	r3, [r4, #20]
 800d1ae:	3001      	adds	r0, #1
 800d1b0:	4283      	cmp	r3, r0
 800d1b2:	d004      	beq.n	800d1be <__swbuf_r+0x62>
 800d1b4:	89a3      	ldrh	r3, [r4, #12]
 800d1b6:	07db      	lsls	r3, r3, #31
 800d1b8:	d506      	bpl.n	800d1c8 <__swbuf_r+0x6c>
 800d1ba:	2e0a      	cmp	r6, #10
 800d1bc:	d104      	bne.n	800d1c8 <__swbuf_r+0x6c>
 800d1be:	4621      	mov	r1, r4
 800d1c0:	4628      	mov	r0, r5
 800d1c2:	f000 f933 	bl	800d42c <_fflush_r>
 800d1c6:	b988      	cbnz	r0, 800d1ec <__swbuf_r+0x90>
 800d1c8:	4638      	mov	r0, r7
 800d1ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1cc:	4b0a      	ldr	r3, [pc, #40]	; (800d1f8 <__swbuf_r+0x9c>)
 800d1ce:	429c      	cmp	r4, r3
 800d1d0:	d101      	bne.n	800d1d6 <__swbuf_r+0x7a>
 800d1d2:	68ac      	ldr	r4, [r5, #8]
 800d1d4:	e7cf      	b.n	800d176 <__swbuf_r+0x1a>
 800d1d6:	4b09      	ldr	r3, [pc, #36]	; (800d1fc <__swbuf_r+0xa0>)
 800d1d8:	429c      	cmp	r4, r3
 800d1da:	bf08      	it	eq
 800d1dc:	68ec      	ldreq	r4, [r5, #12]
 800d1de:	e7ca      	b.n	800d176 <__swbuf_r+0x1a>
 800d1e0:	4621      	mov	r1, r4
 800d1e2:	4628      	mov	r0, r5
 800d1e4:	f000 f81e 	bl	800d224 <__swsetup_r>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	d0cb      	beq.n	800d184 <__swbuf_r+0x28>
 800d1ec:	f04f 37ff 	mov.w	r7, #4294967295
 800d1f0:	e7ea      	b.n	800d1c8 <__swbuf_r+0x6c>
 800d1f2:	bf00      	nop
 800d1f4:	0803842c 	.word	0x0803842c
 800d1f8:	0803844c 	.word	0x0803844c
 800d1fc:	0803840c 	.word	0x0803840c

0800d200 <_write_r>:
 800d200:	b538      	push	{r3, r4, r5, lr}
 800d202:	4d07      	ldr	r5, [pc, #28]	; (800d220 <_write_r+0x20>)
 800d204:	4604      	mov	r4, r0
 800d206:	4608      	mov	r0, r1
 800d208:	4611      	mov	r1, r2
 800d20a:	2200      	movs	r2, #0
 800d20c:	602a      	str	r2, [r5, #0]
 800d20e:	461a      	mov	r2, r3
 800d210:	f7f5 fa1d 	bl	800264e <_write>
 800d214:	1c43      	adds	r3, r0, #1
 800d216:	d102      	bne.n	800d21e <_write_r+0x1e>
 800d218:	682b      	ldr	r3, [r5, #0]
 800d21a:	b103      	cbz	r3, 800d21e <_write_r+0x1e>
 800d21c:	6023      	str	r3, [r4, #0]
 800d21e:	bd38      	pop	{r3, r4, r5, pc}
 800d220:	200160c4 	.word	0x200160c4

0800d224 <__swsetup_r>:
 800d224:	4b32      	ldr	r3, [pc, #200]	; (800d2f0 <__swsetup_r+0xcc>)
 800d226:	b570      	push	{r4, r5, r6, lr}
 800d228:	681d      	ldr	r5, [r3, #0]
 800d22a:	4606      	mov	r6, r0
 800d22c:	460c      	mov	r4, r1
 800d22e:	b125      	cbz	r5, 800d23a <__swsetup_r+0x16>
 800d230:	69ab      	ldr	r3, [r5, #24]
 800d232:	b913      	cbnz	r3, 800d23a <__swsetup_r+0x16>
 800d234:	4628      	mov	r0, r5
 800d236:	f7ff fa0f 	bl	800c658 <__sinit>
 800d23a:	4b2e      	ldr	r3, [pc, #184]	; (800d2f4 <__swsetup_r+0xd0>)
 800d23c:	429c      	cmp	r4, r3
 800d23e:	d10f      	bne.n	800d260 <__swsetup_r+0x3c>
 800d240:	686c      	ldr	r4, [r5, #4]
 800d242:	89a3      	ldrh	r3, [r4, #12]
 800d244:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d248:	0719      	lsls	r1, r3, #28
 800d24a:	d42c      	bmi.n	800d2a6 <__swsetup_r+0x82>
 800d24c:	06dd      	lsls	r5, r3, #27
 800d24e:	d411      	bmi.n	800d274 <__swsetup_r+0x50>
 800d250:	2309      	movs	r3, #9
 800d252:	6033      	str	r3, [r6, #0]
 800d254:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d258:	81a3      	strh	r3, [r4, #12]
 800d25a:	f04f 30ff 	mov.w	r0, #4294967295
 800d25e:	e03e      	b.n	800d2de <__swsetup_r+0xba>
 800d260:	4b25      	ldr	r3, [pc, #148]	; (800d2f8 <__swsetup_r+0xd4>)
 800d262:	429c      	cmp	r4, r3
 800d264:	d101      	bne.n	800d26a <__swsetup_r+0x46>
 800d266:	68ac      	ldr	r4, [r5, #8]
 800d268:	e7eb      	b.n	800d242 <__swsetup_r+0x1e>
 800d26a:	4b24      	ldr	r3, [pc, #144]	; (800d2fc <__swsetup_r+0xd8>)
 800d26c:	429c      	cmp	r4, r3
 800d26e:	bf08      	it	eq
 800d270:	68ec      	ldreq	r4, [r5, #12]
 800d272:	e7e6      	b.n	800d242 <__swsetup_r+0x1e>
 800d274:	0758      	lsls	r0, r3, #29
 800d276:	d512      	bpl.n	800d29e <__swsetup_r+0x7a>
 800d278:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d27a:	b141      	cbz	r1, 800d28e <__swsetup_r+0x6a>
 800d27c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d280:	4299      	cmp	r1, r3
 800d282:	d002      	beq.n	800d28a <__swsetup_r+0x66>
 800d284:	4630      	mov	r0, r6
 800d286:	f7ff f86f 	bl	800c368 <_free_r>
 800d28a:	2300      	movs	r3, #0
 800d28c:	6363      	str	r3, [r4, #52]	; 0x34
 800d28e:	89a3      	ldrh	r3, [r4, #12]
 800d290:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d294:	81a3      	strh	r3, [r4, #12]
 800d296:	2300      	movs	r3, #0
 800d298:	6063      	str	r3, [r4, #4]
 800d29a:	6923      	ldr	r3, [r4, #16]
 800d29c:	6023      	str	r3, [r4, #0]
 800d29e:	89a3      	ldrh	r3, [r4, #12]
 800d2a0:	f043 0308 	orr.w	r3, r3, #8
 800d2a4:	81a3      	strh	r3, [r4, #12]
 800d2a6:	6923      	ldr	r3, [r4, #16]
 800d2a8:	b94b      	cbnz	r3, 800d2be <__swsetup_r+0x9a>
 800d2aa:	89a3      	ldrh	r3, [r4, #12]
 800d2ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d2b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d2b4:	d003      	beq.n	800d2be <__swsetup_r+0x9a>
 800d2b6:	4621      	mov	r1, r4
 800d2b8:	4630      	mov	r0, r6
 800d2ba:	f000 f929 	bl	800d510 <__smakebuf_r>
 800d2be:	89a0      	ldrh	r0, [r4, #12]
 800d2c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d2c4:	f010 0301 	ands.w	r3, r0, #1
 800d2c8:	d00a      	beq.n	800d2e0 <__swsetup_r+0xbc>
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	60a3      	str	r3, [r4, #8]
 800d2ce:	6963      	ldr	r3, [r4, #20]
 800d2d0:	425b      	negs	r3, r3
 800d2d2:	61a3      	str	r3, [r4, #24]
 800d2d4:	6923      	ldr	r3, [r4, #16]
 800d2d6:	b943      	cbnz	r3, 800d2ea <__swsetup_r+0xc6>
 800d2d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d2dc:	d1ba      	bne.n	800d254 <__swsetup_r+0x30>
 800d2de:	bd70      	pop	{r4, r5, r6, pc}
 800d2e0:	0781      	lsls	r1, r0, #30
 800d2e2:	bf58      	it	pl
 800d2e4:	6963      	ldrpl	r3, [r4, #20]
 800d2e6:	60a3      	str	r3, [r4, #8]
 800d2e8:	e7f4      	b.n	800d2d4 <__swsetup_r+0xb0>
 800d2ea:	2000      	movs	r0, #0
 800d2ec:	e7f7      	b.n	800d2de <__swsetup_r+0xba>
 800d2ee:	bf00      	nop
 800d2f0:	20000094 	.word	0x20000094
 800d2f4:	0803842c 	.word	0x0803842c
 800d2f8:	0803844c 	.word	0x0803844c
 800d2fc:	0803840c 	.word	0x0803840c

0800d300 <_close_r>:
 800d300:	b538      	push	{r3, r4, r5, lr}
 800d302:	4d06      	ldr	r5, [pc, #24]	; (800d31c <_close_r+0x1c>)
 800d304:	2300      	movs	r3, #0
 800d306:	4604      	mov	r4, r0
 800d308:	4608      	mov	r0, r1
 800d30a:	602b      	str	r3, [r5, #0]
 800d30c:	f7f5 f9bb 	bl	8002686 <_close>
 800d310:	1c43      	adds	r3, r0, #1
 800d312:	d102      	bne.n	800d31a <_close_r+0x1a>
 800d314:	682b      	ldr	r3, [r5, #0]
 800d316:	b103      	cbz	r3, 800d31a <_close_r+0x1a>
 800d318:	6023      	str	r3, [r4, #0]
 800d31a:	bd38      	pop	{r3, r4, r5, pc}
 800d31c:	200160c4 	.word	0x200160c4

0800d320 <__sflush_r>:
 800d320:	898a      	ldrh	r2, [r1, #12]
 800d322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d326:	4605      	mov	r5, r0
 800d328:	0710      	lsls	r0, r2, #28
 800d32a:	460c      	mov	r4, r1
 800d32c:	d458      	bmi.n	800d3e0 <__sflush_r+0xc0>
 800d32e:	684b      	ldr	r3, [r1, #4]
 800d330:	2b00      	cmp	r3, #0
 800d332:	dc05      	bgt.n	800d340 <__sflush_r+0x20>
 800d334:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d336:	2b00      	cmp	r3, #0
 800d338:	dc02      	bgt.n	800d340 <__sflush_r+0x20>
 800d33a:	2000      	movs	r0, #0
 800d33c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d340:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d342:	2e00      	cmp	r6, #0
 800d344:	d0f9      	beq.n	800d33a <__sflush_r+0x1a>
 800d346:	2300      	movs	r3, #0
 800d348:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d34c:	682f      	ldr	r7, [r5, #0]
 800d34e:	602b      	str	r3, [r5, #0]
 800d350:	d032      	beq.n	800d3b8 <__sflush_r+0x98>
 800d352:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d354:	89a3      	ldrh	r3, [r4, #12]
 800d356:	075a      	lsls	r2, r3, #29
 800d358:	d505      	bpl.n	800d366 <__sflush_r+0x46>
 800d35a:	6863      	ldr	r3, [r4, #4]
 800d35c:	1ac0      	subs	r0, r0, r3
 800d35e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d360:	b10b      	cbz	r3, 800d366 <__sflush_r+0x46>
 800d362:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d364:	1ac0      	subs	r0, r0, r3
 800d366:	2300      	movs	r3, #0
 800d368:	4602      	mov	r2, r0
 800d36a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d36c:	6a21      	ldr	r1, [r4, #32]
 800d36e:	4628      	mov	r0, r5
 800d370:	47b0      	blx	r6
 800d372:	1c43      	adds	r3, r0, #1
 800d374:	89a3      	ldrh	r3, [r4, #12]
 800d376:	d106      	bne.n	800d386 <__sflush_r+0x66>
 800d378:	6829      	ldr	r1, [r5, #0]
 800d37a:	291d      	cmp	r1, #29
 800d37c:	d82c      	bhi.n	800d3d8 <__sflush_r+0xb8>
 800d37e:	4a2a      	ldr	r2, [pc, #168]	; (800d428 <__sflush_r+0x108>)
 800d380:	40ca      	lsrs	r2, r1
 800d382:	07d6      	lsls	r6, r2, #31
 800d384:	d528      	bpl.n	800d3d8 <__sflush_r+0xb8>
 800d386:	2200      	movs	r2, #0
 800d388:	6062      	str	r2, [r4, #4]
 800d38a:	04d9      	lsls	r1, r3, #19
 800d38c:	6922      	ldr	r2, [r4, #16]
 800d38e:	6022      	str	r2, [r4, #0]
 800d390:	d504      	bpl.n	800d39c <__sflush_r+0x7c>
 800d392:	1c42      	adds	r2, r0, #1
 800d394:	d101      	bne.n	800d39a <__sflush_r+0x7a>
 800d396:	682b      	ldr	r3, [r5, #0]
 800d398:	b903      	cbnz	r3, 800d39c <__sflush_r+0x7c>
 800d39a:	6560      	str	r0, [r4, #84]	; 0x54
 800d39c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d39e:	602f      	str	r7, [r5, #0]
 800d3a0:	2900      	cmp	r1, #0
 800d3a2:	d0ca      	beq.n	800d33a <__sflush_r+0x1a>
 800d3a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d3a8:	4299      	cmp	r1, r3
 800d3aa:	d002      	beq.n	800d3b2 <__sflush_r+0x92>
 800d3ac:	4628      	mov	r0, r5
 800d3ae:	f7fe ffdb 	bl	800c368 <_free_r>
 800d3b2:	2000      	movs	r0, #0
 800d3b4:	6360      	str	r0, [r4, #52]	; 0x34
 800d3b6:	e7c1      	b.n	800d33c <__sflush_r+0x1c>
 800d3b8:	6a21      	ldr	r1, [r4, #32]
 800d3ba:	2301      	movs	r3, #1
 800d3bc:	4628      	mov	r0, r5
 800d3be:	47b0      	blx	r6
 800d3c0:	1c41      	adds	r1, r0, #1
 800d3c2:	d1c7      	bne.n	800d354 <__sflush_r+0x34>
 800d3c4:	682b      	ldr	r3, [r5, #0]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d0c4      	beq.n	800d354 <__sflush_r+0x34>
 800d3ca:	2b1d      	cmp	r3, #29
 800d3cc:	d001      	beq.n	800d3d2 <__sflush_r+0xb2>
 800d3ce:	2b16      	cmp	r3, #22
 800d3d0:	d101      	bne.n	800d3d6 <__sflush_r+0xb6>
 800d3d2:	602f      	str	r7, [r5, #0]
 800d3d4:	e7b1      	b.n	800d33a <__sflush_r+0x1a>
 800d3d6:	89a3      	ldrh	r3, [r4, #12]
 800d3d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3dc:	81a3      	strh	r3, [r4, #12]
 800d3de:	e7ad      	b.n	800d33c <__sflush_r+0x1c>
 800d3e0:	690f      	ldr	r7, [r1, #16]
 800d3e2:	2f00      	cmp	r7, #0
 800d3e4:	d0a9      	beq.n	800d33a <__sflush_r+0x1a>
 800d3e6:	0793      	lsls	r3, r2, #30
 800d3e8:	680e      	ldr	r6, [r1, #0]
 800d3ea:	bf08      	it	eq
 800d3ec:	694b      	ldreq	r3, [r1, #20]
 800d3ee:	600f      	str	r7, [r1, #0]
 800d3f0:	bf18      	it	ne
 800d3f2:	2300      	movne	r3, #0
 800d3f4:	eba6 0807 	sub.w	r8, r6, r7
 800d3f8:	608b      	str	r3, [r1, #8]
 800d3fa:	f1b8 0f00 	cmp.w	r8, #0
 800d3fe:	dd9c      	ble.n	800d33a <__sflush_r+0x1a>
 800d400:	6a21      	ldr	r1, [r4, #32]
 800d402:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d404:	4643      	mov	r3, r8
 800d406:	463a      	mov	r2, r7
 800d408:	4628      	mov	r0, r5
 800d40a:	47b0      	blx	r6
 800d40c:	2800      	cmp	r0, #0
 800d40e:	dc06      	bgt.n	800d41e <__sflush_r+0xfe>
 800d410:	89a3      	ldrh	r3, [r4, #12]
 800d412:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d416:	81a3      	strh	r3, [r4, #12]
 800d418:	f04f 30ff 	mov.w	r0, #4294967295
 800d41c:	e78e      	b.n	800d33c <__sflush_r+0x1c>
 800d41e:	4407      	add	r7, r0
 800d420:	eba8 0800 	sub.w	r8, r8, r0
 800d424:	e7e9      	b.n	800d3fa <__sflush_r+0xda>
 800d426:	bf00      	nop
 800d428:	20400001 	.word	0x20400001

0800d42c <_fflush_r>:
 800d42c:	b538      	push	{r3, r4, r5, lr}
 800d42e:	690b      	ldr	r3, [r1, #16]
 800d430:	4605      	mov	r5, r0
 800d432:	460c      	mov	r4, r1
 800d434:	b913      	cbnz	r3, 800d43c <_fflush_r+0x10>
 800d436:	2500      	movs	r5, #0
 800d438:	4628      	mov	r0, r5
 800d43a:	bd38      	pop	{r3, r4, r5, pc}
 800d43c:	b118      	cbz	r0, 800d446 <_fflush_r+0x1a>
 800d43e:	6983      	ldr	r3, [r0, #24]
 800d440:	b90b      	cbnz	r3, 800d446 <_fflush_r+0x1a>
 800d442:	f7ff f909 	bl	800c658 <__sinit>
 800d446:	4b14      	ldr	r3, [pc, #80]	; (800d498 <_fflush_r+0x6c>)
 800d448:	429c      	cmp	r4, r3
 800d44a:	d11b      	bne.n	800d484 <_fflush_r+0x58>
 800d44c:	686c      	ldr	r4, [r5, #4]
 800d44e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d0ef      	beq.n	800d436 <_fflush_r+0xa>
 800d456:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d458:	07d0      	lsls	r0, r2, #31
 800d45a:	d404      	bmi.n	800d466 <_fflush_r+0x3a>
 800d45c:	0599      	lsls	r1, r3, #22
 800d45e:	d402      	bmi.n	800d466 <_fflush_r+0x3a>
 800d460:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d462:	f7ff f997 	bl	800c794 <__retarget_lock_acquire_recursive>
 800d466:	4628      	mov	r0, r5
 800d468:	4621      	mov	r1, r4
 800d46a:	f7ff ff59 	bl	800d320 <__sflush_r>
 800d46e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d470:	07da      	lsls	r2, r3, #31
 800d472:	4605      	mov	r5, r0
 800d474:	d4e0      	bmi.n	800d438 <_fflush_r+0xc>
 800d476:	89a3      	ldrh	r3, [r4, #12]
 800d478:	059b      	lsls	r3, r3, #22
 800d47a:	d4dd      	bmi.n	800d438 <_fflush_r+0xc>
 800d47c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d47e:	f7ff f98a 	bl	800c796 <__retarget_lock_release_recursive>
 800d482:	e7d9      	b.n	800d438 <_fflush_r+0xc>
 800d484:	4b05      	ldr	r3, [pc, #20]	; (800d49c <_fflush_r+0x70>)
 800d486:	429c      	cmp	r4, r3
 800d488:	d101      	bne.n	800d48e <_fflush_r+0x62>
 800d48a:	68ac      	ldr	r4, [r5, #8]
 800d48c:	e7df      	b.n	800d44e <_fflush_r+0x22>
 800d48e:	4b04      	ldr	r3, [pc, #16]	; (800d4a0 <_fflush_r+0x74>)
 800d490:	429c      	cmp	r4, r3
 800d492:	bf08      	it	eq
 800d494:	68ec      	ldreq	r4, [r5, #12]
 800d496:	e7da      	b.n	800d44e <_fflush_r+0x22>
 800d498:	0803842c 	.word	0x0803842c
 800d49c:	0803844c 	.word	0x0803844c
 800d4a0:	0803840c 	.word	0x0803840c

0800d4a4 <_lseek_r>:
 800d4a4:	b538      	push	{r3, r4, r5, lr}
 800d4a6:	4d07      	ldr	r5, [pc, #28]	; (800d4c4 <_lseek_r+0x20>)
 800d4a8:	4604      	mov	r4, r0
 800d4aa:	4608      	mov	r0, r1
 800d4ac:	4611      	mov	r1, r2
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	602a      	str	r2, [r5, #0]
 800d4b2:	461a      	mov	r2, r3
 800d4b4:	f7f5 f90e 	bl	80026d4 <_lseek>
 800d4b8:	1c43      	adds	r3, r0, #1
 800d4ba:	d102      	bne.n	800d4c2 <_lseek_r+0x1e>
 800d4bc:	682b      	ldr	r3, [r5, #0]
 800d4be:	b103      	cbz	r3, 800d4c2 <_lseek_r+0x1e>
 800d4c0:	6023      	str	r3, [r4, #0]
 800d4c2:	bd38      	pop	{r3, r4, r5, pc}
 800d4c4:	200160c4 	.word	0x200160c4

0800d4c8 <__swhatbuf_r>:
 800d4c8:	b570      	push	{r4, r5, r6, lr}
 800d4ca:	460e      	mov	r6, r1
 800d4cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4d0:	2900      	cmp	r1, #0
 800d4d2:	b096      	sub	sp, #88	; 0x58
 800d4d4:	4614      	mov	r4, r2
 800d4d6:	461d      	mov	r5, r3
 800d4d8:	da07      	bge.n	800d4ea <__swhatbuf_r+0x22>
 800d4da:	2300      	movs	r3, #0
 800d4dc:	602b      	str	r3, [r5, #0]
 800d4de:	89b3      	ldrh	r3, [r6, #12]
 800d4e0:	061a      	lsls	r2, r3, #24
 800d4e2:	d410      	bmi.n	800d506 <__swhatbuf_r+0x3e>
 800d4e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d4e8:	e00e      	b.n	800d508 <__swhatbuf_r+0x40>
 800d4ea:	466a      	mov	r2, sp
 800d4ec:	f000 f8a2 	bl	800d634 <_fstat_r>
 800d4f0:	2800      	cmp	r0, #0
 800d4f2:	dbf2      	blt.n	800d4da <__swhatbuf_r+0x12>
 800d4f4:	9a01      	ldr	r2, [sp, #4]
 800d4f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d4fa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d4fe:	425a      	negs	r2, r3
 800d500:	415a      	adcs	r2, r3
 800d502:	602a      	str	r2, [r5, #0]
 800d504:	e7ee      	b.n	800d4e4 <__swhatbuf_r+0x1c>
 800d506:	2340      	movs	r3, #64	; 0x40
 800d508:	2000      	movs	r0, #0
 800d50a:	6023      	str	r3, [r4, #0]
 800d50c:	b016      	add	sp, #88	; 0x58
 800d50e:	bd70      	pop	{r4, r5, r6, pc}

0800d510 <__smakebuf_r>:
 800d510:	898b      	ldrh	r3, [r1, #12]
 800d512:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d514:	079d      	lsls	r5, r3, #30
 800d516:	4606      	mov	r6, r0
 800d518:	460c      	mov	r4, r1
 800d51a:	d507      	bpl.n	800d52c <__smakebuf_r+0x1c>
 800d51c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d520:	6023      	str	r3, [r4, #0]
 800d522:	6123      	str	r3, [r4, #16]
 800d524:	2301      	movs	r3, #1
 800d526:	6163      	str	r3, [r4, #20]
 800d528:	b002      	add	sp, #8
 800d52a:	bd70      	pop	{r4, r5, r6, pc}
 800d52c:	ab01      	add	r3, sp, #4
 800d52e:	466a      	mov	r2, sp
 800d530:	f7ff ffca 	bl	800d4c8 <__swhatbuf_r>
 800d534:	9900      	ldr	r1, [sp, #0]
 800d536:	4605      	mov	r5, r0
 800d538:	4630      	mov	r0, r6
 800d53a:	f7fe ff65 	bl	800c408 <_malloc_r>
 800d53e:	b948      	cbnz	r0, 800d554 <__smakebuf_r+0x44>
 800d540:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d544:	059a      	lsls	r2, r3, #22
 800d546:	d4ef      	bmi.n	800d528 <__smakebuf_r+0x18>
 800d548:	f023 0303 	bic.w	r3, r3, #3
 800d54c:	f043 0302 	orr.w	r3, r3, #2
 800d550:	81a3      	strh	r3, [r4, #12]
 800d552:	e7e3      	b.n	800d51c <__smakebuf_r+0xc>
 800d554:	4b0d      	ldr	r3, [pc, #52]	; (800d58c <__smakebuf_r+0x7c>)
 800d556:	62b3      	str	r3, [r6, #40]	; 0x28
 800d558:	89a3      	ldrh	r3, [r4, #12]
 800d55a:	6020      	str	r0, [r4, #0]
 800d55c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d560:	81a3      	strh	r3, [r4, #12]
 800d562:	9b00      	ldr	r3, [sp, #0]
 800d564:	6163      	str	r3, [r4, #20]
 800d566:	9b01      	ldr	r3, [sp, #4]
 800d568:	6120      	str	r0, [r4, #16]
 800d56a:	b15b      	cbz	r3, 800d584 <__smakebuf_r+0x74>
 800d56c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d570:	4630      	mov	r0, r6
 800d572:	f000 f871 	bl	800d658 <_isatty_r>
 800d576:	b128      	cbz	r0, 800d584 <__smakebuf_r+0x74>
 800d578:	89a3      	ldrh	r3, [r4, #12]
 800d57a:	f023 0303 	bic.w	r3, r3, #3
 800d57e:	f043 0301 	orr.w	r3, r3, #1
 800d582:	81a3      	strh	r3, [r4, #12]
 800d584:	89a0      	ldrh	r0, [r4, #12]
 800d586:	4305      	orrs	r5, r0
 800d588:	81a5      	strh	r5, [r4, #12]
 800d58a:	e7cd      	b.n	800d528 <__smakebuf_r+0x18>
 800d58c:	0800c5f1 	.word	0x0800c5f1

0800d590 <memmove>:
 800d590:	4288      	cmp	r0, r1
 800d592:	b510      	push	{r4, lr}
 800d594:	eb01 0402 	add.w	r4, r1, r2
 800d598:	d902      	bls.n	800d5a0 <memmove+0x10>
 800d59a:	4284      	cmp	r4, r0
 800d59c:	4623      	mov	r3, r4
 800d59e:	d807      	bhi.n	800d5b0 <memmove+0x20>
 800d5a0:	1e43      	subs	r3, r0, #1
 800d5a2:	42a1      	cmp	r1, r4
 800d5a4:	d008      	beq.n	800d5b8 <memmove+0x28>
 800d5a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d5aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d5ae:	e7f8      	b.n	800d5a2 <memmove+0x12>
 800d5b0:	4402      	add	r2, r0
 800d5b2:	4601      	mov	r1, r0
 800d5b4:	428a      	cmp	r2, r1
 800d5b6:	d100      	bne.n	800d5ba <memmove+0x2a>
 800d5b8:	bd10      	pop	{r4, pc}
 800d5ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d5be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d5c2:	e7f7      	b.n	800d5b4 <memmove+0x24>

0800d5c4 <_realloc_r>:
 800d5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5c6:	4607      	mov	r7, r0
 800d5c8:	4614      	mov	r4, r2
 800d5ca:	460e      	mov	r6, r1
 800d5cc:	b921      	cbnz	r1, 800d5d8 <_realloc_r+0x14>
 800d5ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d5d2:	4611      	mov	r1, r2
 800d5d4:	f7fe bf18 	b.w	800c408 <_malloc_r>
 800d5d8:	b922      	cbnz	r2, 800d5e4 <_realloc_r+0x20>
 800d5da:	f7fe fec5 	bl	800c368 <_free_r>
 800d5de:	4625      	mov	r5, r4
 800d5e0:	4628      	mov	r0, r5
 800d5e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5e4:	f000 f848 	bl	800d678 <_malloc_usable_size_r>
 800d5e8:	42a0      	cmp	r0, r4
 800d5ea:	d20f      	bcs.n	800d60c <_realloc_r+0x48>
 800d5ec:	4621      	mov	r1, r4
 800d5ee:	4638      	mov	r0, r7
 800d5f0:	f7fe ff0a 	bl	800c408 <_malloc_r>
 800d5f4:	4605      	mov	r5, r0
 800d5f6:	2800      	cmp	r0, #0
 800d5f8:	d0f2      	beq.n	800d5e0 <_realloc_r+0x1c>
 800d5fa:	4631      	mov	r1, r6
 800d5fc:	4622      	mov	r2, r4
 800d5fe:	f7fe fe9d 	bl	800c33c <memcpy>
 800d602:	4631      	mov	r1, r6
 800d604:	4638      	mov	r0, r7
 800d606:	f7fe feaf 	bl	800c368 <_free_r>
 800d60a:	e7e9      	b.n	800d5e0 <_realloc_r+0x1c>
 800d60c:	4635      	mov	r5, r6
 800d60e:	e7e7      	b.n	800d5e0 <_realloc_r+0x1c>

0800d610 <_read_r>:
 800d610:	b538      	push	{r3, r4, r5, lr}
 800d612:	4d07      	ldr	r5, [pc, #28]	; (800d630 <_read_r+0x20>)
 800d614:	4604      	mov	r4, r0
 800d616:	4608      	mov	r0, r1
 800d618:	4611      	mov	r1, r2
 800d61a:	2200      	movs	r2, #0
 800d61c:	602a      	str	r2, [r5, #0]
 800d61e:	461a      	mov	r2, r3
 800d620:	f7f4 fff8 	bl	8002614 <_read>
 800d624:	1c43      	adds	r3, r0, #1
 800d626:	d102      	bne.n	800d62e <_read_r+0x1e>
 800d628:	682b      	ldr	r3, [r5, #0]
 800d62a:	b103      	cbz	r3, 800d62e <_read_r+0x1e>
 800d62c:	6023      	str	r3, [r4, #0]
 800d62e:	bd38      	pop	{r3, r4, r5, pc}
 800d630:	200160c4 	.word	0x200160c4

0800d634 <_fstat_r>:
 800d634:	b538      	push	{r3, r4, r5, lr}
 800d636:	4d07      	ldr	r5, [pc, #28]	; (800d654 <_fstat_r+0x20>)
 800d638:	2300      	movs	r3, #0
 800d63a:	4604      	mov	r4, r0
 800d63c:	4608      	mov	r0, r1
 800d63e:	4611      	mov	r1, r2
 800d640:	602b      	str	r3, [r5, #0]
 800d642:	f7f5 f82c 	bl	800269e <_fstat>
 800d646:	1c43      	adds	r3, r0, #1
 800d648:	d102      	bne.n	800d650 <_fstat_r+0x1c>
 800d64a:	682b      	ldr	r3, [r5, #0]
 800d64c:	b103      	cbz	r3, 800d650 <_fstat_r+0x1c>
 800d64e:	6023      	str	r3, [r4, #0]
 800d650:	bd38      	pop	{r3, r4, r5, pc}
 800d652:	bf00      	nop
 800d654:	200160c4 	.word	0x200160c4

0800d658 <_isatty_r>:
 800d658:	b538      	push	{r3, r4, r5, lr}
 800d65a:	4d06      	ldr	r5, [pc, #24]	; (800d674 <_isatty_r+0x1c>)
 800d65c:	2300      	movs	r3, #0
 800d65e:	4604      	mov	r4, r0
 800d660:	4608      	mov	r0, r1
 800d662:	602b      	str	r3, [r5, #0]
 800d664:	f7f5 f82b 	bl	80026be <_isatty>
 800d668:	1c43      	adds	r3, r0, #1
 800d66a:	d102      	bne.n	800d672 <_isatty_r+0x1a>
 800d66c:	682b      	ldr	r3, [r5, #0]
 800d66e:	b103      	cbz	r3, 800d672 <_isatty_r+0x1a>
 800d670:	6023      	str	r3, [r4, #0]
 800d672:	bd38      	pop	{r3, r4, r5, pc}
 800d674:	200160c4 	.word	0x200160c4

0800d678 <_malloc_usable_size_r>:
 800d678:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d67c:	1f18      	subs	r0, r3, #4
 800d67e:	2b00      	cmp	r3, #0
 800d680:	bfbc      	itt	lt
 800d682:	580b      	ldrlt	r3, [r1, r0]
 800d684:	18c0      	addlt	r0, r0, r3
 800d686:	4770      	bx	lr

0800d688 <_init>:
 800d688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d68a:	bf00      	nop
 800d68c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d68e:	bc08      	pop	{r3}
 800d690:	469e      	mov	lr, r3
 800d692:	4770      	bx	lr

0800d694 <_fini>:
 800d694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d696:	bf00      	nop
 800d698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d69a:	bc08      	pop	{r3}
 800d69c:	469e      	mov	lr, r3
 800d69e:	4770      	bx	lr
