ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ControllerFunctions.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.arm_pid_init_f32,"ax",%progbits
  20              		.align	1
  21              		.global	arm_pid_init_f32
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	arm_pid_init_f32:
  27              	.LVL0:
  28              	.LFB130:
  29              		.file 1 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * Title:        arm_pid_init_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * Description:  Floating-point PID Control initialization function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** #include "dsp/controller_functions.h"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 2


  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   @addtogroup PID
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   @{
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   @brief         Initialization function for the floating-point PID Control.
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   @param[in,out] S               points to an instance of the PID structure
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   @param[in]     resetStateFlag
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****                    - value = 0: no change in state
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****                    - value = 1: reset state
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   @return        none
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   @par           Details
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****                    The <code>resetStateFlag</code> specifies whether to set state to zero or not. \
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****                    The function computes the structure fields: <code>A0</code>, <code>A1</code> <co
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****                    using the proportional gain( \c Kp), integral gain( \c Ki) and derivative gain( 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****                    also sets the state variables to all zeros.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** void arm_pid_init_f32(
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   arm_pid_instance_f32 * S,
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   int32_t resetStateFlag)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** {
  30              		.loc 1 54 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   /* Derived coefficient A0 */
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   S->A0 = S->Kp + S->Ki + S->Kd;
  35              		.loc 1 56 3 view .LVU1
  36              		.loc 1 56 12 is_stmt 0 view .LVU2
  37 0000 D0ED067A 		vldr.32	s15, [r0, #24]
  38              		.loc 1 56 20 view .LVU3
  39 0004 90ED077A 		vldr.32	s14, [r0, #28]
  40              		.loc 1 56 17 view .LVU4
  41 0008 37EE877A 		vadd.f32	s14, s15, s14
  42              		.loc 1 56 28 view .LVU5
  43 000c D0ED086A 		vldr.32	s13, [r0, #32]
  44              		.loc 1 56 25 view .LVU6
  45 0010 37EE267A 		vadd.f32	s14, s14, s13
  46              		.loc 1 56 9 view .LVU7
  47 0014 80ED007A 		vstr.32	s14, [r0]
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   /* Derived coefficient A1 */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
  48              		.loc 1 59 3 is_stmt 1 view .LVU8
  49              		.loc 1 59 12 is_stmt 0 view .LVU9
  50 0018 F1EE677A 		vneg.f32	s15, s15
  51              		.loc 1 59 40 view .LVU10
  52 001c 36EEA67A 		vadd.f32	s14, s13, s13
  53              		.loc 1 59 20 view .LVU11
  54 0020 77EEC77A 		vsub.f32	s15, s15, s14
  55              		.loc 1 59 9 view .LVU12
  56 0024 C0ED017A 		vstr.32	s15, [r0, #4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 3


  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   /* Derived coefficient A2 */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   S->A2 = S->Kd;
  57              		.loc 1 62 3 is_stmt 1 view .LVU13
  58              		.loc 1 62 9 is_stmt 0 view .LVU14
  59 0028 C0ED026A 		vstr.32	s13, [r0, #8]
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   /* Check whether state needs reset or not */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   if (resetStateFlag)
  60              		.loc 1 65 3 is_stmt 1 view .LVU15
  61              		.loc 1 65 6 is_stmt 0 view .LVU16
  62 002c 01B9     		cbnz	r1, .L3
  63              	.L1:
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   {
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****     /* Reset state to zero, The size will be always 3 samples */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****     memset(S->state, 0, 3U * sizeof(float32_t));
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   }
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c **** }
  64              		.loc 1 71 1 view .LVU17
  65 002e 7047     		bx	lr
  66              	.L3:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c ****   }
  67              		.loc 1 68 5 is_stmt 1 view .LVU18
  68 0030 0023     		movs	r3, #0
  69 0032 C360     		str	r3, [r0, #12]	@ unaligned
  70 0034 0361     		str	r3, [r0, #16]	@ unaligned
  71 0036 4361     		str	r3, [r0, #20]	@ unaligned
  72              		.loc 1 71 1 is_stmt 0 view .LVU19
  73 0038 F9E7     		b	.L1
  74              		.cfi_endproc
  75              	.LFE130:
  77              		.section	.text.arm_pid_init_q15,"ax",%progbits
  78              		.align	1
  79              		.global	arm_pid_init_q15
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  84              	arm_pid_init_q15:
  85              	.LVL1:
  86              	.LFB131:
  87              		.file 2 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * Title:        arm_pid_init_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * Description:  Q15 PID Control initialization function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 4


  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** #include "dsp/controller_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   @addtogroup PID
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   @{
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   @brief         Initialization function for the Q15 PID Control.
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   @param[in,out] S               points to an instance of the Q15 PID structure
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   @param[in]     resetStateFlag
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****                    - value = 0: no change in state
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****                    - value = 1: reset state
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   @return        none
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   @par           Details
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****                    The <code>resetStateFlag</code> specifies whether to set state to zero or not. \
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****                    The function computes the structure fields: <code>A0</code>, <code>A1</code> <co
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****                    using the proportional gain( \c Kp), integral gain( \c Ki) and derivative gain( 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****                    also sets the state variables to all zeros.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** void arm_pid_init_q15(
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   arm_pid_instance_q15 * S,
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   int32_t resetStateFlag)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** {
  88              		.loc 2 54 1 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		.loc 2 54 1 is_stmt 0 view .LVU21
  93 0000 00B5     		push	{lr}
  94              	.LCFI0:
  95              		.cfi_def_cfa_offset 4
  96              		.cfi_offset 14, -4
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** #if defined (ARM_MATH_DSP)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   /* Derived coefficient A0 */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   S->A0 = __QADD16(__QADD16(S->Kp, S->Ki), S->Kd);
  97              		.loc 2 59 3 is_stmt 1 view .LVU22
  98              		.loc 2 59 30 is_stmt 0 view .LVU23
  99 0002 B0F90EE0 		ldrsh	lr, [r0, #14]
 100              		.loc 2 59 37 view .LVU24
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 5


 101 0006 B0F91020 		ldrsh	r2, [r0, #16]
 102              	.LVL2:
 103              	.LBB22:
 104              	.LBI22:
 105              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 6


  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 7


 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 8


 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 9


 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 10


 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 11


 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 12


 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 13


 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 14


 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 15


 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 16


 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 17


 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 18


 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 19


 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 20


 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 21


 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 22


 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1004:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1006:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1007:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1008:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1009:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1011:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CLZ             (uint8_t)__builtin_clz
1012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1015:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1019:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1020:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1021:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 23


1022:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1024:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1025:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1033:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1034:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1036:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1037:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1040:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1041:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1042:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1044:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1046:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1048:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1052:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1055:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1056:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1057:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1058:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1059:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1060:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1063:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1064:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1068:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1070:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1071:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1074:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1078:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 24


1079:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1084:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1086:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1087:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1088:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1090:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1099:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1100:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1104:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1106:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1108:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1109:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1110:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1112:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1114:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1119:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1123:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1124:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1131:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1135:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 25


1136:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1137:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1138:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1139:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1143:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1144:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1145:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1155:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1156:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1157:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1158:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1159:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1161:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1162:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1165:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1166:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1168:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1170:Drivers/CMSIS/Include/cmsis_gcc.h ****  __extension__ \
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1172:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1173:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1177:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1181:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
1184:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1187:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1188:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 26


1193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1198:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1199:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1200:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1201:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1205:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1206:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1207:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1210:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1212:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1215:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1216:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1219:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1220:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1223:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1227:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1229:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1233:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1234:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1240:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1241:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1244:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1245:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1246:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1249:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 27


1250:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1259:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1260:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1261:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1267:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1271:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1273:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1274:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1278:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1287:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1288:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1289:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1290:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1293:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1301:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1304:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1305:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
1306:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 28


1307:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
1308:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1313:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1314:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
1315:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1318:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1319:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1320:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1324:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1326:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1328:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1329:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1330:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1331:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
1332:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1338:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1340:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1342:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1343:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1345:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1346:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1348:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1349:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1350:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1354:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1356:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1358:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1359:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1360:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 29


1364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1369:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1371:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1374:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1375:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1382:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1383:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1386:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1390:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1397:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1399:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1401:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1410:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1411:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1412:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1417:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 30


1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1425:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1429:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1432:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1435:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1437:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1453:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1455:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1456:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1458:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1466:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1467:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1469:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1470:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 31


1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1481:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1483:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1487:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1492:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1497:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1499:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1500:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1501:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1503:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1505:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1506:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1508:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1520:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1522:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1523:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1525:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1527:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1530:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1531:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1533:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 32


1535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1539:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1541:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1544:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1546:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1548:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1552:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1554:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1556:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1562:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1563:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1564:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1565:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1584:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1586:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1587:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1589:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 33


1592:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1595:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1596:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1597:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1598:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1599:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1601:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1604:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1605:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1607:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1608:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1611:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1612:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1615:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1616:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1617:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1623:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1627:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1629:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1632:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1640:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1641:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1643:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
 106              		.loc 3 1644 31 is_stmt 1 view .LVU25
 107              	.LBB23:
1645:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1646:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 34


 108              		.loc 3 1646 3 view .LVU26
1647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 109              		.loc 3 1648 3 view .LVU27
 110              		.syntax unified
 111              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 112 000a 9EFA12F2 		qadd16 r2, lr, r2
 113              	@ 0 "" 2
 114              	.LVL3:
1649:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 115              		.loc 3 1649 3 view .LVU28
 116              		.loc 3 1649 3 is_stmt 0 view .LVU29
 117              		.thumb
 118              		.syntax unified
 119              	.LBE23:
 120              	.LBE22:
 121              		.loc 2 59 45 view .LVU30
 122 000e B0F912C0 		ldrsh	ip, [r0, #18]
 123              	.LVL4:
 124              	.LBB24:
 125              	.LBI24:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 126              		.loc 3 1644 31 is_stmt 1 view .LVU31
 127              	.LBB25:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128              		.loc 3 1646 3 view .LVU32
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 129              		.loc 3 1648 3 view .LVU33
 130              		.syntax unified
 131              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 132 0012 92FA1CF2 		qadd16 r2, r2, ip
 133              	@ 0 "" 2
 134              	.LVL5:
 135              		.loc 3 1649 3 view .LVU34
 136              		.loc 3 1649 3 is_stmt 0 view .LVU35
 137              		.thumb
 138              		.syntax unified
 139              	.LBE25:
 140              	.LBE24:
 141              		.loc 2 59 9 view .LVU36
 142 0016 0280     		strh	r2, [r0]	@ movhi
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   /* Derived coefficients and pack into A1 */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** #ifndef  ARM_MATH_BIG_ENDIAN
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   S->A1 = __PKHBT(-__QADD16(__QADD16(S->Kd, S->Kd), S->Kp), S->Kd, 16);
 143              		.loc 2 64 3 is_stmt 1 view .LVU37
 144              	.LVL6:
 145              	.LBB26:
 146              	.LBI26:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 147              		.loc 3 1644 31 view .LVU38
 148              	.LBB27:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 149              		.loc 3 1646 3 view .LVU39
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 150              		.loc 3 1648 3 view .LVU40
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 35


 151              		.syntax unified
 152              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 153 0018 9CFA1CF3 		qadd16 r3, ip, ip
 154              	@ 0 "" 2
 155              	.LVL7:
 156              		.loc 3 1649 3 view .LVU41
 157              		.loc 3 1649 3 is_stmt 0 view .LVU42
 158              		.thumb
 159              		.syntax unified
 160              	.LBE27:
 161              	.LBE26:
 162              	.LBB28:
 163              	.LBI28:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164              		.loc 3 1644 31 is_stmt 1 view .LVU43
 165              	.LBB29:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166              		.loc 3 1646 3 view .LVU44
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 167              		.loc 3 1648 3 view .LVU45
 168              		.syntax unified
 169              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 170 001c 93FA1EF3 		qadd16 r3, r3, lr
 171              	@ 0 "" 2
 172              	.LVL8:
 173              		.loc 3 1649 3 view .LVU46
 174              		.loc 3 1649 3 is_stmt 0 view .LVU47
 175              		.thumb
 176              		.syntax unified
 177              	.LBE29:
 178              	.LBE28:
 179              		.loc 2 64 11 view .LVU48
 180 0020 5B42     		rsbs	r3, r3, #0
 181 0022 9BB2     		uxth	r3, r3
 182 0024 43EA0C43 		orr	r3, r3, ip, lsl #16
 183              		.loc 2 64 9 view .LVU49
 184 0028 4360     		str	r3, [r0, #4]
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** #else
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   S->A1 = __PKHBT(S->Kd, -__QADD16(__QADD16(S->Kd, S->Kd), S->Kp), 16);
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** #endif
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** #else
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   q31_t temp;                                    /* to store the sum */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   /* Derived coefficient A0 */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   temp = S->Kp + S->Ki + S->Kd;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   S->A0 = (q15_t) __SSAT(temp, 16);
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   /* Derived coefficients and pack into A1 */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   temp = -(S->Kd + S->Kd + S->Kp);
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   S->A1 = (q15_t) __SSAT(temp, 16);
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   S->A2 = S->Kd;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   /* Check whether state needs reset or not */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 36


  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   if (resetStateFlag)
 185              		.loc 2 85 3 is_stmt 1 view .LVU50
 186              		.loc 2 85 6 is_stmt 0 view .LVU51
 187 002a 09B9     		cbnz	r1, .L7
 188              	.L4:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   {
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****     /* Reset state to zero, The size will be always 3 samples */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****     memset(S->state, 0, 3U * sizeof(q15_t));
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   }
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c **** }
 189              		.loc 2 91 1 view .LVU52
 190 002c 5DF804FB 		ldr	pc, [sp], #4
 191              	.L7:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c ****   }
 192              		.loc 2 88 5 is_stmt 1 view .LVU53
 193 0030 0023     		movs	r3, #0
 194 0032 8360     		str	r3, [r0, #8]	@ unaligned
 195 0034 8381     		strh	r3, [r0, #12]	@ unaligned
 196              		.loc 2 91 1 is_stmt 0 view .LVU54
 197 0036 F9E7     		b	.L4
 198              		.cfi_endproc
 199              	.LFE131:
 201              		.section	.text.arm_pid_init_q31,"ax",%progbits
 202              		.align	1
 203              		.global	arm_pid_init_q31
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	arm_pid_init_q31:
 209              	.LVL9:
 210              	.LFB132:
 211              		.file 4 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * Title:        arm_pid_init_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * Description:  Q31 PID Control initialization function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 37


  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** #include "dsp/controller_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   @addtogroup PID
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   @{
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   @brief         Initialization function for the Q31 PID Control.
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   @param[in,out] S               points to an instance of the Q31 PID structure
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   @param[in]     resetStateFlag
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****                    - value = 0: no change in state
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****                    - value = 1: reset state
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   @return        none
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   @par           Details
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****                    The <code>resetStateFlag</code> specifies whether to set state to zero or not. \
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****                    The function computes the structure fields: <code>A0</code>, <code>A1</code> <co
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****                    using the proportional gain( \c Kp), integral gain( \c Ki) and derivative gain( 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****                    also sets the state variables to all zeros.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** void arm_pid_init_q31(
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   arm_pid_instance_q31 * S,
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   int32_t resetStateFlag)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** {
 212              		.loc 4 54 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 217              		.loc 4 54 1 is_stmt 0 view .LVU56
 218 0000 30B4     		push	{r4, r5}
 219              	.LCFI1:
 220              		.cfi_def_cfa_offset 8
 221              		.cfi_offset 4, -8
 222              		.cfi_offset 5, -4
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** #if defined (ARM_MATH_DSP)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   /* Derived coefficient A0 */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   S->A0 = __QADD(__QADD(S->Kp, S->Ki), S->Kd);
 223              		.loc 4 59 3 is_stmt 1 view .LVU57
 224              		.loc 4 59 11 is_stmt 0 view .LVU58
 225 0002 8569     		ldr	r5, [r0, #24]
 226 0004 C269     		ldr	r2, [r0, #28]
 227              	.LVL10:
 228              	.LBB30:
 229              	.LBI30:
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 38


1654:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1657:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1661:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1662:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1663:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1665:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1669:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1670:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1673:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1677:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1678:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1679:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1681:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1685:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1687:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 39


1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1742:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1743:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1744:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1746:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1750:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1751:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1758:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1760:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1766:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1767:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 40


1768:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1770:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1774:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1775:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1778:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1782:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1783:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1784:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1786:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1790:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1791:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1792:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1794:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1798:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1806:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1807:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1808:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1814:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1815:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1816:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1818:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1822:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1824:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 41


1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1826:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1830:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1832:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1838:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1839:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1840:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1842:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1846:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1848:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1853:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1854:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1856:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1857:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1860:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1862:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1868:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1870:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1873:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1876:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 42


1882:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1884:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1886:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1889:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1892:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1900:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1905:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1908:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1913:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1914:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1916:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1918:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1921:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
1925:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
1926:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
1928:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
1929:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1930:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1931:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
1933:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1935:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1936:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
1937:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 43


1939:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1941:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
1942:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
1944:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
1946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1948:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
1950:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1952:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
1954:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1955:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1958:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1966:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1967:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1970:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1974:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1975:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1976:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1978:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1982:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1984:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1986:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1990:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
1995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 44


1996:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
1999:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2001:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2004:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2005:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2007:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
2008:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
2012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2013:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
2015:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2019:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2022:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2025:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2026:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2027:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2030:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
 230              		.loc 3 2030 31 is_stmt 1 view .LVU59
 231              	.LBB31:
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 232              		.loc 3 2032 3 view .LVU60
2033:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2034:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 233              		.loc 3 2034 3 view .LVU61
 234              		.syntax unified
 235              	@ 2034 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 236 0006 82FA85F2 		qadd r2, r5, r2
 237              	@ 0 "" 2
 238              	.LVL11:
2035:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239              		.loc 3 2035 3 view .LVU62
 240              		.loc 3 2035 3 is_stmt 0 view .LVU63
 241              		.thumb
 242              		.syntax unified
 243              	.LBE31:
 244              	.LBE30:
 245              		.loc 4 59 11 view .LVU64
 246 000a 046A     		ldr	r4, [r0, #32]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 45


 247              	.LVL12:
 248              	.LBB32:
 249              	.LBI32:
2030:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250              		.loc 3 2030 31 is_stmt 1 view .LVU65
 251              	.LBB33:
2032:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252              		.loc 3 2032 3 view .LVU66
2034:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253              		.loc 3 2034 3 view .LVU67
 254              		.syntax unified
 255              	@ 2034 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 256 000c 84FA82F2 		qadd r2, r2, r4
 257              	@ 0 "" 2
 258              	.LVL13:
 259              		.loc 3 2035 3 view .LVU68
 260              		.loc 3 2035 3 is_stmt 0 view .LVU69
 261              		.thumb
 262              		.syntax unified
 263              	.LBE33:
 264              	.LBE32:
 265              		.loc 4 59 9 view .LVU70
 266 0010 0260     		str	r2, [r0]
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   /* Derived coefficient A1 */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   S->A1 = -__QADD(__QADD(S->Kd, S->Kd), S->Kp);
 267              		.loc 4 62 3 is_stmt 1 view .LVU71
 268              	.LVL14:
 269              	.LBB34:
 270              	.LBI34:
2030:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271              		.loc 3 2030 31 view .LVU72
 272              	.LBB35:
2032:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 273              		.loc 3 2032 3 view .LVU73
2034:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 274              		.loc 3 2034 3 view .LVU74
 275              		.syntax unified
 276              	@ 2034 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 277 0012 84FA84F3 		qadd r3, r4, r4
 278              	@ 0 "" 2
 279              	.LVL15:
 280              		.loc 3 2035 3 view .LVU75
 281              		.loc 3 2035 3 is_stmt 0 view .LVU76
 282              		.thumb
 283              		.syntax unified
 284              	.LBE35:
 285              	.LBE34:
 286              	.LBB36:
 287              	.LBI36:
2030:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288              		.loc 3 2030 31 is_stmt 1 view .LVU77
 289              	.LBB37:
2032:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290              		.loc 3 2032 3 view .LVU78
2034:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291              		.loc 3 2034 3 view .LVU79
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 46


 292              		.syntax unified
 293              	@ 2034 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 294 0016 85FA83F3 		qadd r3, r3, r5
 295              	@ 0 "" 2
 296              	.LVL16:
 297              		.loc 3 2035 3 view .LVU80
 298              		.loc 3 2035 3 is_stmt 0 view .LVU81
 299              		.thumb
 300              		.syntax unified
 301              	.LBE37:
 302              	.LBE36:
 303              		.loc 4 62 11 view .LVU82
 304 001a 5B42     		rsbs	r3, r3, #0
 305              		.loc 4 62 9 view .LVU83
 306 001c 4360     		str	r3, [r0, #4]
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** #else
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   q31_t temp;                                    /* to store the sum */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   /* Derived coefficient A0 */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   temp = clip_q63_to_q31((q63_t) S->Kp + S->Ki);
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   S->A0 = clip_q63_to_q31((q63_t) temp + S->Kd);
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   /* Derived coefficient A1 */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   temp = clip_q63_to_q31((q63_t) S->Kd + S->Kd);
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   S->A1 = -clip_q63_to_q31((q63_t) temp + S->Kp);
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** #endif /* #if defined (ARM_MATH_DSP) */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   /* Derived coefficient A2 */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   S->A2 = S->Kd;
 307              		.loc 4 79 3 is_stmt 1 view .LVU84
 308              		.loc 4 79 9 is_stmt 0 view .LVU85
 309 001e 8460     		str	r4, [r0, #8]
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   /* Check whether state needs reset or not */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   if (resetStateFlag)
 310              		.loc 4 82 3 is_stmt 1 view .LVU86
 311              		.loc 4 82 6 is_stmt 0 view .LVU87
 312 0020 09B9     		cbnz	r1, .L11
 313              	.L8:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   {
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****     /* Reset state to zero, The size will be always 3 samples */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****     memset(S->state, 0, 3U * sizeof(q31_t));
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   }
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c **** }
 314              		.loc 4 88 1 view .LVU88
 315 0022 30BC     		pop	{r4, r5}
 316              	.LCFI2:
 317              		.cfi_remember_state
 318              		.cfi_restore 5
 319              		.cfi_restore 4
 320              		.cfi_def_cfa_offset 0
 321 0024 7047     		bx	lr
 322              	.L11:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 47


 323              	.LCFI3:
 324              		.cfi_restore_state
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c ****   }
 325              		.loc 4 85 5 is_stmt 1 view .LVU89
 326 0026 0023     		movs	r3, #0
 327 0028 C360     		str	r3, [r0, #12]	@ unaligned
 328 002a 0361     		str	r3, [r0, #16]	@ unaligned
 329 002c 4361     		str	r3, [r0, #20]	@ unaligned
 330              		.loc 4 88 1 is_stmt 0 view .LVU90
 331 002e F8E7     		b	.L8
 332              		.cfi_endproc
 333              	.LFE132:
 335              		.section	.text.arm_pid_reset_f32,"ax",%progbits
 336              		.align	1
 337              		.global	arm_pid_reset_f32
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 342              	arm_pid_reset_f32:
 343              	.LVL17:
 344              	.LFB133:
 345              		.file 5 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * Title:        arm_pid_reset_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * Description:  Floating-point PID Control reset function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** #include "dsp/controller_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****   @addtogroup PID
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****   @{
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 48


  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****   @brief         Reset function for the floating-point PID Control.
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****   @param[in,out] S  points to an instance of the floating-point PID structure
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****   @return        none
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****   @par           Details
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****                    The function resets the state buffer to zeros.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****  */
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** 
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** void arm_pid_reset_f32(
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****   arm_pid_instance_f32 * S)
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** {
 346              		.loc 5 47 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		@ link register save eliminated.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****   /* Reset state to zero, The size will be always 3 samples */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c ****   memset(S->state, 0, 3U * sizeof(float32_t));
 351              		.loc 5 49 3 view .LVU92
 352 0000 0023     		movs	r3, #0
 353 0002 C360     		str	r3, [r0, #12]	@ unaligned
 354 0004 0361     		str	r3, [r0, #16]	@ unaligned
 355 0006 4361     		str	r3, [r0, #20]	@ unaligned
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c **** }
 356              		.loc 5 50 1 is_stmt 0 view .LVU93
 357 0008 7047     		bx	lr
 358              		.cfi_endproc
 359              	.LFE133:
 361              		.section	.text.arm_pid_reset_q15,"ax",%progbits
 362              		.align	1
 363              		.global	arm_pid_reset_q15
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 368              	arm_pid_reset_q15:
 369              	.LVL18:
 370              	.LFB134:
 371              		.file 6 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * Title:        arm_pid_reset_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * Description:  Q15 PID Control reset function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * You may obtain a copy of the License at
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 49


  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** #include "dsp/controller_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****   @addtogroup PID
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****   @{
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****   @brief         Reset function for the Q15 PID Control.
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****   @param[in,out] S  points to an instance of the Q15 PID structure
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****   @return        none
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****   @par           Details
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****                    The function resets the state buffer to zeros.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****  */
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** 
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** void arm_pid_reset_q15(
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****   arm_pid_instance_q15 * S)
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** {
 372              		.loc 6 47 1 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376              		@ link register save eliminated.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****   /* Reset state to zero, The size will be always 3 samples */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c ****   memset(S->state, 0, 3U * sizeof(q15_t));
 377              		.loc 6 49 3 view .LVU95
 378 0000 0023     		movs	r3, #0
 379 0002 8360     		str	r3, [r0, #8]	@ unaligned
 380 0004 8381     		strh	r3, [r0, #12]	@ unaligned
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c **** }
 381              		.loc 6 50 1 is_stmt 0 view .LVU96
 382 0006 7047     		bx	lr
 383              		.cfi_endproc
 384              	.LFE134:
 386              		.section	.text.arm_pid_reset_q31,"ax",%progbits
 387              		.align	1
 388              		.global	arm_pid_reset_q31
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 393              	arm_pid_reset_q31:
 394              	.LVL19:
 395              	.LFB135:
 396              		.file 7 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * Project:      CMSIS DSP Library
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 50


   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * Title:        arm_pid_reset_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * Description:  Q31 PID Control reset function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** #include "dsp/controller_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****   @addtogroup PID
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****   @{
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****   @brief         Reset function for the Q31 PID Control.
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****   @param[in,out] S  points to an instance of the Q31 PID structure
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****   @return        none
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****   @par           Details
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****                    The function resets the state buffer to zeros.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****  */
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** 
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** void arm_pid_reset_q31(
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****   arm_pid_instance_q31 * S)
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** {
 397              		.loc 7 47 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****   /* Reset state to zero, The size will be always 3 samples */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c ****   memset(S->state, 0, 3U * sizeof(q31_t));
 402              		.loc 7 49 3 view .LVU98
 403 0000 0023     		movs	r3, #0
 404 0002 C360     		str	r3, [r0, #12]	@ unaligned
 405 0004 0361     		str	r3, [r0, #16]	@ unaligned
 406 0006 4361     		str	r3, [r0, #20]	@ unaligned
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 51


  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c **** }
 407              		.loc 7 50 1 is_stmt 0 view .LVU99
 408 0008 7047     		bx	lr
 409              		.cfi_endproc
 410              	.LFE135:
 412              		.section	.text.arm_sin_cos_f32,"ax",%progbits
 413              		.align	1
 414              		.global	arm_sin_cos_f32
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 419              	arm_sin_cos_f32:
 420              	.LVL20:
 421              	.LFB137:
 422              		.file 8 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * Title:        arm_sin_cos_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * Description:  Sine and Cosine calculation for floating-point values
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** #include "dsp/controller_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   @ingroup groupController
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   @defgroup SinCos Sine Cosine
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   Computes the trigonometric sine and cosine values using a combination of table lookup
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   and linear interpolation.
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   There are separate functions for Q31 and floating-point data types.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   The input to the floating-point version is in degrees while the
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 52


  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   fixed-point Q31 have a scaled input with the range
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   [-1 0.9999] mapping to [-180 +180] degrees.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   The floating point function also allows values that are out of the usual range. When this happens
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   take extra time to adjust the input value to the range of [-180 180].
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   The result is accurate to 5 digits after the decimal point.
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   The implementation is based on table lookup using 360 values together with linear interpolation.
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   The steps used are:
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****    -# Calculation of the nearest integer table index.
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****    -# Compute the fractional portion (fract) of the input.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****    -# Fetch the value corresponding to \c index from sine table to \c y0 and also value from \c ind
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****    -# Sine value is computed as <code> *psinVal = y0 + (fract * (y1 - y0))</code>.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****    -# Fetch the value corresponding to \c index from cosine table to \c y0 and also value from \c i
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****    -# Cosine value is computed as <code> *pcosVal = y0 + (fract * (y1 - y0))</code>.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** /**
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   @addtogroup SinCos
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   @{
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** /**
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   @brief         Floating-point sin_cos function.
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   @param[in]     theta    input value in degrees
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   @param[out]    pSinVal  points to processed sine output
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   @param[out]    pCosVal  points to processed cosine output
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   @return        none
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****  */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** void arm_sin_cos_f32(
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   float32_t theta,
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   float32_t * pSinVal,
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   float32_t * pCosVal)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** {
 423              		.loc 8 78 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 428              		.loc 8 78 1 is_stmt 0 view .LVU101
 429 0000 10B4     		push	{r4}
 430              	.LCFI4:
 431              		.cfi_def_cfa_offset 4
 432              		.cfi_offset 4, -4
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   float32_t fract, in;                             /* Temporary input, output variables */
 433              		.loc 8 79 3 is_stmt 1 view .LVU102
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   uint16_t indexS, indexC;                         /* Index variable */
 434              		.loc 8 80 3 view .LVU103
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   float32_t f1, f2, d1, d2;                        /* Two nearest output values */
 435              		.loc 8 81 3 view .LVU104
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   float32_t Dn, Df;
 436              		.loc 8 82 3 view .LVU105
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   float32_t temp, findex;
 437              		.loc 8 83 3 view .LVU106
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 53


  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   /* input x is in degrees */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   /* Scale input, divide input by 360, for cosine add 0.25 (pi/2) to read sine table */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   in = theta * 0.00277777777778f;
 438              		.loc 8 87 3 view .LVU107
 439              		.loc 8 87 6 is_stmt 0 view .LVU108
 440 0002 DFED4A7A 		vldr.32	s15, .L25
 441 0006 60EE277A 		vmul.f32	s15, s0, s15
 442              	.LVL21:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   if (in < 0.0f)
 443              		.loc 8 89 3 is_stmt 1 view .LVU109
 444              		.loc 8 89 6 is_stmt 0 view .LVU110
 445 000a F5EEC07A 		vcmpe.f32	s15, #0
 446 000e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 447 0012 00F18380 		bmi	.L23
 448              	.L16:
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   {
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****     in = -in;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   }
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   in = in - (int32_t)in;
 449              		.loc 8 94 3 is_stmt 1 view .LVU111
 450              		.loc 8 94 13 is_stmt 0 view .LVU112
 451 0016 BDEEE77A 		vcvt.s32.f32	s14, s15
 452              		.loc 8 94 11 view .LVU113
 453 001a B8EEC77A 		vcvt.f32.s32	s14, s14
 454              		.loc 8 94 6 view .LVU114
 455 001e 77EEC77A 		vsub.f32	s15, s15, s14
 456              	.LVL22:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   /* Calculate the nearest index */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 457              		.loc 8 97 3 is_stmt 1 view .LVU115
 458              		.loc 8 97 10 is_stmt 0 view .LVU116
 459 0022 9FED437A 		vldr.32	s14, .L25+4
 460 0026 67EE877A 		vmul.f32	s15, s15, s14
 461              	.LVL23:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   indexS = ((uint16_t)findex) & 0x1ff;
 462              		.loc 8 98 3 is_stmt 1 view .LVU117
 463              		.loc 8 98 13 is_stmt 0 view .LVU118
 464 002a BCEEE77A 		vcvt.u32.f32	s14, s15
 465 002e 17EE103A 		vmov	r3, s14	@ int
 466              		.loc 8 98 10 view .LVU119
 467 0032 C3F30803 		ubfx	r3, r3, #0, #9
 468              	.LVL24:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   indexC = (indexS + (FAST_MATH_TABLE_SIZE / 4)) & 0x1ff;
 469              		.loc 8 99 3 is_stmt 1 view .LVU120
 470              		.loc 8 99 20 is_stmt 0 view .LVU121
 471 0036 03F18002 		add	r2, r3, #128
 472              		.loc 8 99 10 view .LVU122
 473 003a C2F30802 		ubfx	r2, r2, #0, #9
 474              	.LVL25:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   /* Calculation of fractional value */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   fract = findex - (float32_t) indexS;
 475              		.loc 8 102 3 is_stmt 1 view .LVU123
 476              		.loc 8 102 20 is_stmt 0 view .LVU124
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 54


 477 003e 07EE103A 		vmov	s14, r3	@ int
 478 0042 B8EE477A 		vcvt.f32.u32	s14, s14
 479              		.loc 8 102 9 view .LVU125
 480 0046 77EEC77A 		vsub.f32	s15, s15, s14
 481              	.LVL26:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   /* Read two nearest values of input value from the cos & sin tables */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   f1 =  sinTable_f32[indexC  ];
 482              		.loc 8 105 3 is_stmt 1 view .LVU126
 483              		.loc 8 105 6 is_stmt 0 view .LVU127
 484 004a 3A4C     		ldr	r4, .L25+8
 485 004c 04EB820C 		add	ip, r4, r2, lsl #2
 486 0050 9CED006A 		vldr.32	s12, [ip]
 487              	.LVL27:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   f2 =  sinTable_f32[indexC+1];
 488              		.loc 8 106 3 is_stmt 1 view .LVU128
 489              		.loc 8 106 28 is_stmt 0 view .LVU129
 490 0054 0132     		adds	r2, r2, #1
 491              	.LVL28:
 492              		.loc 8 106 6 view .LVU130
 493 0056 04EB8202 		add	r2, r4, r2, lsl #2
 494              	.LVL29:
 495              		.loc 8 106 6 view .LVU131
 496 005a 92ED003A 		vldr.32	s6, [r2]
 497              	.LVL30:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   d1 = -sinTable_f32[indexS  ];
 498              		.loc 8 107 3 is_stmt 1 view .LVU132
 499              		.loc 8 107 21 is_stmt 0 view .LVU133
 500 005e 04EB8302 		add	r2, r4, r3, lsl #2
 501 0062 92ED005A 		vldr.32	s10, [r2]
 502              		.loc 8 107 6 view .LVU134
 503 0066 B1EE454A 		vneg.f32	s8, s10
 504              	.LVL31:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   d2 = -sinTable_f32[indexS+1];
 505              		.loc 8 108 3 is_stmt 1 view .LVU135
 506              		.loc 8 108 28 is_stmt 0 view .LVU136
 507 006a 0133     		adds	r3, r3, #1
 508              	.LVL32:
 509              		.loc 8 108 21 view .LVU137
 510 006c 04EB8303 		add	r3, r4, r3, lsl #2
 511              	.LVL33:
 512              		.loc 8 108 21 view .LVU138
 513 0070 D3ED006A 		vldr.32	s13, [r3]
 514              	.LVL34:
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   temp = (1.0f - fract) * f1 + fract * f2;
 515              		.loc 8 110 3 is_stmt 1 view .LVU139
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   Dn = 0.0122718463030f; /* delta between the two points (fixed), in this case 2*pi/FAST_MATH_TABLE
 516              		.loc 8 112 3 view .LVU140
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   Df = f2 - f1;          /* delta between the values of the functions */
 517              		.loc 8 113 3 view .LVU141
 518              		.loc 8 113 6 is_stmt 0 view .LVU142
 519 0074 73EE465A 		vsub.f32	s11, s6, s12
 520              	.LVL35:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   temp = Dn * (d1 + d2) - 2 * Df;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 55


 521              		.loc 8 115 3 is_stmt 1 view .LVU143
 522              		.loc 8 115 13 is_stmt 0 view .LVU144
 523 0078 34EE667A 		vsub.f32	s14, s8, s13
 524 007c DFED2E4A 		vldr.32	s9, .L25+12
 525 0080 27EE247A 		vmul.f32	s14, s14, s9
 526              		.loc 8 115 29 view .LVU145
 527 0084 75EEA53A 		vadd.f32	s7, s11, s11
 528              		.loc 8 115 8 view .LVU146
 529 0088 37EE637A 		vsub.f32	s14, s14, s7
 530              	.LVL36:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   temp = fract * temp + (3 * Df - (d2 + 2 * d1) * Dn);
 531              		.loc 8 116 3 is_stmt 1 view .LVU147
 532              		.loc 8 116 16 is_stmt 0 view .LVU148
 533 008c 27EE877A 		vmul.f32	s14, s15, s14
 534              	.LVL37:
 535              		.loc 8 116 28 view .LVU149
 536 0090 F0EE082A 		vmov.f32	s5, #3.0e+0
 537 0094 65EEA25A 		vmul.f32	s11, s11, s5
 538              	.LVL38:
 539              		.loc 8 116 43 view .LVU150
 540 0098 74EE043A 		vadd.f32	s7, s8, s8
 541              	.LVL39:
 542              		.loc 8 116 49 view .LVU151
 543 009c 73EEE63A 		vsub.f32	s7, s7, s13
 544 00a0 63EEA43A 		vmul.f32	s7, s7, s9
 545              		.loc 8 116 33 view .LVU152
 546 00a4 75EEE35A 		vsub.f32	s11, s11, s7
 547              		.loc 8 116 8 view .LVU153
 548 00a8 37EE257A 		vadd.f32	s14, s14, s11
 549              	.LVL40:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   temp = fract * temp + d1 * Dn;
 550              		.loc 8 117 3 is_stmt 1 view .LVU154
 551              		.loc 8 117 16 is_stmt 0 view .LVU155
 552 00ac 27EE877A 		vmul.f32	s14, s15, s14
 553              	.LVL41:
 554              		.loc 8 117 28 view .LVU156
 555 00b0 24EE244A 		vmul.f32	s8, s8, s9
 556              	.LVL42:
 557              		.loc 8 117 8 view .LVU157
 558 00b4 37EE047A 		vadd.f32	s14, s14, s8
 559              	.LVL43:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   /* Calculation of cosine value */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   *pCosVal = fract * temp + f1;
 560              		.loc 8 120 3 is_stmt 1 view .LVU158
 561              		.loc 8 120 20 is_stmt 0 view .LVU159
 562 00b8 27EE877A 		vmul.f32	s14, s15, s14
 563              	.LVL44:
 564              		.loc 8 120 27 view .LVU160
 565 00bc 37EE067A 		vadd.f32	s14, s14, s12
 566              		.loc 8 120 12 view .LVU161
 567 00c0 81ED007A 		vstr.32	s14, [r1]
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   /* Read two nearest values of input value from the cos & sin tables */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   f1 = sinTable_f32[indexS  ];
 568              		.loc 8 123 3 is_stmt 1 view .LVU162
 569              	.LVL45:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 56


 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   f2 = sinTable_f32[indexS+1];
 570              		.loc 8 124 3 view .LVU163
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   d1 = sinTable_f32[indexC  ];
 571              		.loc 8 125 3 view .LVU164
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   d2 = sinTable_f32[indexC+1];
 572              		.loc 8 126 3 view .LVU165
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   temp = (1.0f - fract) * f1 + fract * f2;
 573              		.loc 8 128 3 view .LVU166
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   Df = f2 - f1; // delta between the values of the functions
 574              		.loc 8 130 3 view .LVU167
 575              		.loc 8 130 6 is_stmt 0 view .LVU168
 576 00c4 76EEC56A 		vsub.f32	s13, s13, s10
 577              	.LVL46:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   temp = Dn * (d1 + d2) - 2 * Df;
 578              		.loc 8 131 3 is_stmt 1 view .LVU169
 579              		.loc 8 131 19 is_stmt 0 view .LVU170
 580 00c8 36EE037A 		vadd.f32	s14, s12, s6
 581              		.loc 8 131 13 view .LVU171
 582 00cc 27EE247A 		vmul.f32	s14, s14, s9
 583              		.loc 8 131 29 view .LVU172
 584 00d0 76EEA65A 		vadd.f32	s11, s13, s13
 585              		.loc 8 131 8 view .LVU173
 586 00d4 37EE657A 		vsub.f32	s14, s14, s11
 587              	.LVL47:
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   temp = fract * temp + (3 * Df - (d2 + 2 * d1) * Dn);
 588              		.loc 8 132 3 is_stmt 1 view .LVU174
 589              		.loc 8 132 16 is_stmt 0 view .LVU175
 590 00d8 27EE877A 		vmul.f32	s14, s15, s14
 591              	.LVL48:
 592              		.loc 8 132 28 view .LVU176
 593 00dc 66EEA26A 		vmul.f32	s13, s13, s5
 594              	.LVL49:
 595              		.loc 8 132 43 view .LVU177
 596 00e0 76EE065A 		vadd.f32	s11, s12, s12
 597              	.LVL50:
 598              		.loc 8 132 39 view .LVU178
 599 00e4 75EE835A 		vadd.f32	s11, s11, s6
 600              		.loc 8 132 49 view .LVU179
 601 00e8 65EEA45A 		vmul.f32	s11, s11, s9
 602              		.loc 8 132 33 view .LVU180
 603 00ec 76EEE56A 		vsub.f32	s13, s13, s11
 604              		.loc 8 132 8 view .LVU181
 605 00f0 37EE267A 		vadd.f32	s14, s14, s13
 606              	.LVL51:
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   temp = fract * temp + d1 * Dn;
 607              		.loc 8 133 3 is_stmt 1 view .LVU182
 608              		.loc 8 133 16 is_stmt 0 view .LVU183
 609 00f4 27EE877A 		vmul.f32	s14, s15, s14
 610              	.LVL52:
 611              		.loc 8 133 28 view .LVU184
 612 00f8 26EE246A 		vmul.f32	s12, s12, s9
 613              	.LVL53:
 614              		.loc 8 133 8 view .LVU185
 615 00fc 37EE067A 		vadd.f32	s14, s14, s12
 616              	.LVL54:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 57


 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   /* Calculation of sine value */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   *pSinVal = fract * temp + f1;
 617              		.loc 8 136 3 is_stmt 1 view .LVU186
 618              		.loc 8 136 20 is_stmt 0 view .LVU187
 619 0100 67EE877A 		vmul.f32	s15, s15, s14
 620              	.LVL55:
 621              		.loc 8 136 27 view .LVU188
 622 0104 75EE277A 		vadd.f32	s15, s10, s15
 623              		.loc 8 136 12 view .LVU189
 624 0108 C0ED007A 		vstr.32	s15, [r0]
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   if (theta < 0.0f)
 625              		.loc 8 138 3 is_stmt 1 view .LVU190
 626              		.loc 8 138 6 is_stmt 0 view .LVU191
 627 010c B5EEC00A 		vcmpe.f32	s0, #0
 628 0110 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 629 0114 05D4     		bmi	.L24
 630              	.L15:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   {
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****     *pSinVal = -*pSinVal;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   }
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c **** }
 631              		.loc 8 142 1 view .LVU192
 632 0116 5DF8044B 		ldr	r4, [sp], #4
 633              	.LCFI5:
 634              		.cfi_remember_state
 635              		.cfi_restore 4
 636              		.cfi_def_cfa_offset 0
 637 011a 7047     		bx	lr
 638              	.LVL56:
 639              	.L23:
 640              	.LCFI6:
 641              		.cfi_restore_state
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   }
 642              		.loc 8 91 5 is_stmt 1 view .LVU193
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   }
 643              		.loc 8 91 8 is_stmt 0 view .LVU194
 644 011c F1EE677A 		vneg.f32	s15, s15
 645              	.LVL57:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   }
 646              		.loc 8 91 8 view .LVU195
 647 0120 79E7     		b	.L16
 648              	.LVL58:
 649              	.L24:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   }
 650              		.loc 8 140 5 is_stmt 1 view .LVU196
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   }
 651              		.loc 8 140 16 is_stmt 0 view .LVU197
 652 0122 F1EE677A 		vneg.f32	s15, s15
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c ****   }
 653              		.loc 8 140 14 view .LVU198
 654 0126 C0ED007A 		vstr.32	s15, [r0]
 655              		.loc 8 142 1 view .LVU199
 656 012a F4E7     		b	.L15
 657              	.L26:
 658              		.align	2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 58


 659              	.L25:
 660 012c 610B363B 		.word	993397601
 661 0130 00000044 		.word	1140850688
 662 0134 00000000 		.word	sinTable_f32
 663 0138 DB0F493C 		.word	1011421147
 664              		.cfi_endproc
 665              	.LFE137:
 667              		.section	.text.arm_sin_cos_q31,"ax",%progbits
 668              		.align	1
 669              		.global	arm_sin_cos_q31
 670              		.syntax unified
 671              		.thumb
 672              		.thumb_func
 674              	arm_sin_cos_q31:
 675              	.LVL59:
 676              	.LFB138:
 677              		.file 9 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * Title:        arm_sin_cos_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * Description:  Cosine & Sine calculation for Q31 values
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** #include "dsp/controller_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   @ingroup groupController
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   @addtogroup SinCos
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 59


  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   @brief         Q31 sin_cos function.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   @param[in]     theta    scaled input value in degrees
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   @param[out]    pSinVal  points to processed sine output
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   @param[out]    pCosVal  points to processed cosine output
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   @return        none
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   The Q31 input value is in the range [-1 0.999999] and is mapped to a degree value in the range [-
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** void arm_sin_cos_q31(
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   q31_t theta,
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   q31_t * pSinVal,
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   q31_t * pCosVal)
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** {
 678              		.loc 9 55 1 is_stmt 1 view -0
 679              		.cfi_startproc
 680              		@ args = 0, pretend = 0, frame = 24
 681              		@ frame_needed = 0, uses_anonymous_args = 0
 682              		.loc 9 55 1 is_stmt 0 view .LVU201
 683 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 684              	.LCFI7:
 685              		.cfi_def_cfa_offset 36
 686              		.cfi_offset 4, -36
 687              		.cfi_offset 5, -32
 688              		.cfi_offset 6, -28
 689              		.cfi_offset 7, -24
 690              		.cfi_offset 8, -20
 691              		.cfi_offset 9, -16
 692              		.cfi_offset 10, -12
 693              		.cfi_offset 11, -8
 694              		.cfi_offset 14, -4
 695 0004 87B0     		sub	sp, sp, #28
 696              	.LCFI8:
 697              		.cfi_def_cfa_offset 64
 698 0006 0491     		str	r1, [sp, #16]
 699 0008 0592     		str	r2, [sp, #20]
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   q31_t fract;                                     /* Temporary input, output variables */
 700              		.loc 9 56 3 is_stmt 1 view .LVU202
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   uint16_t indexS, indexC;                         /* Index variable */
 701              		.loc 9 57 3 view .LVU203
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   q31_t f1, f2, d1, d2;                            /* Two nearest output values */
 702              		.loc 9 58 3 view .LVU204
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   q31_t Dn, Df;
 703              		.loc 9 59 3 view .LVU205
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   q63_t temp;
 704              		.loc 9 60 3 view .LVU206
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   /* Calculate the nearest index */
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   indexS = (uint32_t)theta >> CONTROLLER_Q31_SHIFT;
 705              		.loc 9 63 3 view .LVU207
 706              		.loc 9 63 28 is_stmt 0 view .LVU208
 707 000a C20D     		lsrs	r2, r0, #23
 708              	.LVL60:
 709              		.loc 9 63 10 view .LVU209
 710 000c 1346     		mov	r3, r2
 711              	.LVL61:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 60


  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   indexC = (indexS + 128) & 0x1ff;
 712              		.loc 9 64 3 is_stmt 1 view .LVU210
 713              		.loc 9 64 20 is_stmt 0 view .LVU211
 714 000e 8033     		adds	r3, r3, #128
 715              		.loc 9 64 10 view .LVU212
 716 0010 C3F30803 		ubfx	r3, r3, #0, #9
 717              	.LVL62:
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   /* Calculation of fractional value */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   fract = (theta - (indexS << CONTROLLER_Q31_SHIFT)) << 8;
 718              		.loc 9 67 3 is_stmt 1 view .LVU213
 719              		.loc 9 67 9 is_stmt 0 view .LVU214
 720 0014 C0F31600 		ubfx	r0, r0, #0, #23
 721              	.LVL63:
 722              		.loc 9 67 9 view .LVU215
 723 0018 0002     		lsls	r0, r0, #8
 724              	.LVL64:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   /* Read two nearest values of input value from the cos & sin tables */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   f1 =  sinTable_q31[indexC  ];
 725              		.loc 9 70 3 is_stmt 1 view .LVU216
 726              		.loc 9 70 6 is_stmt 0 view .LVU217
 727 001a 6F4C     		ldr	r4, .L31
 728 001c 54F82310 		ldr	r1, [r4, r3, lsl #2]
 729              	.LVL65:
 730              		.loc 9 70 6 view .LVU218
 731 0020 0F46     		mov	r7, r1
 732              	.LVL66:
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   f2 =  sinTable_q31[indexC+1];
 733              		.loc 9 71 3 is_stmt 1 view .LVU219
 734              		.loc 9 71 28 is_stmt 0 view .LVU220
 735 0022 0133     		adds	r3, r3, #1
 736              	.LVL67:
 737              		.loc 9 71 6 view .LVU221
 738 0024 54F82350 		ldr	r5, [r4, r3, lsl #2]
 739              	.LVL68:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   d1 = -sinTable_q31[indexS  ];
 740              		.loc 9 72 3 is_stmt 1 view .LVU222
 741              		.loc 9 72 21 is_stmt 0 view .LVU223
 742 0028 54F82230 		ldr	r3, [r4, r2, lsl #2]
 743              	.LVL69:
 744              		.loc 9 72 21 view .LVU224
 745 002c 0193     		str	r3, [sp, #4]
 746              		.loc 9 72 6 view .LVU225
 747 002e 5942     		rsbs	r1, r3, #0
 748              	.LVL70:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   d2 = -sinTable_q31[indexS+1];
 749              		.loc 9 73 3 is_stmt 1 view .LVU226
 750              		.loc 9 73 28 is_stmt 0 view .LVU227
 751 0030 0132     		adds	r2, r2, #1
 752              	.LVL71:
 753              		.loc 9 73 21 view .LVU228
 754 0032 54F82220 		ldr	r2, [r4, r2, lsl #2]
 755              	.LVL72:
 756              		.loc 9 73 21 view .LVU229
 757 0036 0292     		str	r2, [sp, #8]
 758              		.loc 9 73 6 view .LVU230
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 61


 759 0038 5642     		rsbs	r6, r2, #0
 760              	.LVL73:
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   Dn = 0x1921FB5; /* delta between the two points (fixed), in this case 2*pi/FAST_MATH_TABLE_SIZE *
 761              		.loc 9 75 3 is_stmt 1 view .LVU231
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   Df = f2 - f1;   /* delta between the values of the functions */
 762              		.loc 9 76 3 view .LVU232
 763              		.loc 9 76 6 is_stmt 0 view .LVU233
 764 003a 0397     		str	r7, [sp, #12]
 765 003c A5EB070B 		sub	fp, r5, r7
 766              	.LVL74:
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = Dn * ((q63_t)d1 + d2);
 767              		.loc 9 78 3 is_stmt 1 view .LVU234
 768              		.loc 9 78 16 is_stmt 0 view .LVU235
 769 0040 4FEAE178 		asr	r8, r1, #31
 770              		.loc 9 78 26 view .LVU236
 771 0044 4FEAE679 		asr	r9, r6, #31
 772 0048 11EB060C 		adds	ip, r1, r6
 773 004c 49EBE172 		adc	r2, r9, r1, asr #31
 774              		.loc 9 78 8 view .LVU237
 775 0050 624C     		ldr	r4, .L31+4
 776 0052 ACFB04C3 		umull	ip, r3, ip, r4
 777 0056 04FB0233 		mla	r3, r4, r2, r3
 778              	.LVL75:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = temp - ((q63_t)Df << 32);
 779              		.loc 9 79 3 is_stmt 1 view .LVU238
 780              		.loc 9 79 18 is_stmt 0 view .LVU239
 781 005a 4FEAEB7E 		asr	lr, fp, #31
 782              		.loc 9 79 8 view .LVU240
 783 005e A3EB0B03 		sub	r3, r3, fp
 784              	.LVL76:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = (q63_t)fract * (temp >> 31);
 785              		.loc 9 80 3 is_stmt 1 view .LVU241
 786              		.loc 9 80 10 is_stmt 0 view .LVU242
 787 0062 0246     		mov	r2, r0
 788              		.loc 9 80 31 view .LVU243
 789 0064 4FEADC7C 		lsr	ip, ip, #31
 790              	.LVL77:
 791              		.loc 9 80 31 view .LVU244
 792 0068 4CEA430C 		orr	ip, ip, r3, lsl #1
 793 006c DB17     		asrs	r3, r3, #31
 794              	.LVL78:
 795              		.loc 9 80 8 view .LVU245
 796 006e A0FB0C7C 		umull	r7, ip, r0, ip
 797              	.LVL79:
 798              		.loc 9 80 8 view .LVU246
 799 0072 00FB03CC 		mla	ip, r0, r3, ip
 800              	.LVL80:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = temp + ((3 * (q63_t)Df << 31) - (d2 + ((q63_t)d1 << 1)) * Dn);
 801              		.loc 9 81 3 is_stmt 1 view .LVU247
 802              		.loc 9 81 21 is_stmt 0 view .LVU248
 803 0076 1BEB0B03 		adds	r3, fp, fp
 804 007a 4EEB0E0A 		adc	r10, lr, lr
 805 007e 13EB0B03 		adds	r3, r3, fp
 806 0082 4EEB0A0E 		adc	lr, lr, r10
 807              		.loc 9 81 33 view .LVU249
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 62


 808 0086 4FEACE7E 		lsl	lr, lr, #31
 809 008a 4EEA530E 		orr	lr, lr, r3, lsr #1
 810 008e DB07     		lsls	r3, r3, #31
 811              		.loc 9 81 59 view .LVU250
 812 0090 11EB010A 		adds	r10, r1, r1
 813 0094 48EB080B 		adc	fp, r8, r8
 814              	.LVL81:
 815              		.loc 9 81 46 view .LVU251
 816 0098 16EB0A06 		adds	r6, r6, r10
 817              	.LVL82:
 818              		.loc 9 81 46 view .LVU252
 819 009c 49EB0B09 		adc	r9, r9, fp
 820              		.loc 9 81 66 view .LVU253
 821 00a0 A6FB046A 		umull	r6, r10, r6, r4
 822 00a4 04FB09A9 		mla	r9, r4, r9, r10
 823              		.loc 9 81 40 view .LVU254
 824 00a8 9B1B     		subs	r3, r3, r6
 825 00aa 6EEB0909 		sbc	r9, lr, r9
 826              		.loc 9 81 8 view .LVU255
 827 00ae DB19     		adds	r3, r3, r7
 828 00b0 4CEB0909 		adc	r9, ip, r9
 829              	.LVL83:
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = (q63_t)fract * (temp >> 31);
 830              		.loc 9 82 3 is_stmt 1 view .LVU256
 831              		.loc 9 82 31 is_stmt 0 view .LVU257
 832 00b4 DB0F     		lsrs	r3, r3, #31
 833              	.LVL84:
 834              		.loc 9 82 31 view .LVU258
 835 00b6 43EA4903 		orr	r3, r3, r9, lsl #1
 836 00ba 4FEAE979 		asr	r9, r9, #31
 837              	.LVL85:
 838              		.loc 9 82 8 view .LVU259
 839 00be A0FB0336 		umull	r3, r6, r0, r3
 840              	.LVL86:
 841              		.loc 9 82 8 view .LVU260
 842 00c2 00FB0969 		mla	r9, r0, r9, r6
 843              	.LVL87:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = temp + (q63_t)d1 * Dn;
 844              		.loc 9 83 3 is_stmt 1 view .LVU261
 845              		.loc 9 83 27 is_stmt 0 view .LVU262
 846 00c6 A1FB04E1 		umull	lr, r1, r1, r4
 847              	.LVL88:
 848              		.loc 9 83 27 view .LVU263
 849 00ca 04FB0814 		mla	r4, r4, r8, r1
 850              		.loc 9 83 8 view .LVU264
 851 00ce 1EEB0301 		adds	r1, lr, r3
 852 00d2 49EB0404 		adc	r4, r9, r4
 853              	.LVL89:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = (q63_t)fract * (temp >> 31);
 854              		.loc 9 84 3 is_stmt 1 view .LVU265
 855              		.loc 9 84 31 is_stmt 0 view .LVU266
 856 00d6 C90F     		lsrs	r1, r1, #31
 857              	.LVL90:
 858              		.loc 9 84 31 view .LVU267
 859 00d8 41EA4401 		orr	r1, r1, r4, lsl #1
 860 00dc E417     		asrs	r4, r4, #31
 861              	.LVL91:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 63


 862              		.loc 9 84 8 view .LVU268
 863 00de A0FB0118 		umull	r1, r8, r0, r1
 864              	.LVL92:
 865              		.loc 9 84 8 view .LVU269
 866 00e2 00FB0484 		mla	r4, r0, r4, r8
 867              	.LVL93:
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   /* Calculation of cosine value */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   *pCosVal = clip_q63_to_q31((temp >> 31) + (q63_t)f1);
 868              		.loc 9 87 3 is_stmt 1 view .LVU270
 869              		.loc 9 87 36 is_stmt 0 view .LVU271
 870 00e6 C90F     		lsrs	r1, r1, #31
 871              	.LVL94:
 872              		.loc 9 87 36 view .LVU272
 873 00e8 41EA4401 		orr	r1, r1, r4, lsl #1
 874              		.loc 9 87 45 view .LVU273
 875 00ec 039B     		ldr	r3, [sp, #12]
 876              	.LVL95:
 877              		.loc 9 87 45 view .LVU274
 878 00ee 4FEAE378 		asr	r8, r3, #31
 879 00f2 C146     		mov	r9, r8
 880              		.loc 9 87 14 view .LVU275
 881 00f4 C918     		adds	r1, r1, r3
 882              		.loc 9 87 14 view .LVU276
 883 00f6 48EBE474 		adc	r4, r8, r4, asr #31
 884              	.LVL96:
 885              	.LBB38:
 886              	.LBI38:
 887              		.file 10 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /******************************************************************************
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @file     none.h
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @brief    Intrinsincs when no DSP extension available
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @version  V1.9.0
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @date     20. July 2020
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  ******************************************************************************/
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /*
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * Copyright (c) 2010-2020 Arm Limited or its affiliates. All rights reserved.
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * not use this file except in compliance with the License.
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * You may obtain a copy of the License at
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * See the License for the specific language governing permissions and
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * limitations under the License.
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  */
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /*
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** Definitions in this file are allowing to reuse some versions of the
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** CMSIS-DSP to build on a core (M0 for instance) or a host where
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 64


  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** DSP extension are not available.
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** Ideally a pure C version should have been used instead.
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** But those are not always available or use a restricted set
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** of intrinsics.
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** */
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #ifndef _NONE_H_
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #define _NONE_H_
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #include "arm_math_types.h"
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #ifdef   __cplusplus
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** extern "C"
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** {
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #endif
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /*
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** Normally those kind of definitions are in a compiler file
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** in Core or Core_A.
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** But for MSVC compiler it is a bit special. The goal is very specific
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** to CMSIS-DSP and only to allow the use of this library from other
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** systems like Python or Matlab.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** MSVC is not going to be used to cross-compile to ARM. So, having a MSVC
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** compiler file in Core or Core_A would not make sense.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #if defined ( _MSC_VER ) || defined(__GNUC_PYTHON__)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t data)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     {
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       if (data == 0U) { return 32U; }
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       uint32_t count = 0U;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       uint32_t mask = 0x80000000U;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       while ((data & mask) == 0U)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         count += 1U;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         mask = mask >> 1U;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       return count;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     }
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     if ((sat >= 1U) && (sat <= 32U))
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     {
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       const int32_t min = -1 - max ;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       if (val > max)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 65


  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return max;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       else if (val < min)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return min;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     }
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return val;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     if (sat <= 31U)
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     {
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       const uint32_t max = ((1U << sat) - 1U);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       if (val > (int32_t)max)
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return max;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       else if (val < 0)
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return 0U;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     }
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return (uint32_t)val;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   }
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  /**
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \brief   Rotate Right in unsigned value (32 bit)
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \param [in]    op1  Value to rotate
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \param [in]    op2  Number of Bits to rotate
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \return               Rotated value
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** {
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   op2 %= 32U;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   if (op2 == 0U)
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return op1;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   }
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** }
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #endif
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /**
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****    * @brief Clips Q63 to Q31 values.
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****    */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   __STATIC_FORCEINLINE q31_t clip_q63_to_q31(
 888              		.loc 10 136 30 is_stmt 1 view .LVU277
 889              	.LBB39:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   q63_t x)
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
 890              		.loc 10 139 5 view .LVU278
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 66


 891              		.loc 10 139 35 is_stmt 0 view .LVU279
 892 00fa 0E46     		mov	r6, r1
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 893              		.loc 10 140 44 view .LVU280
 894 00fc B4EBE17F 		cmp	r4, r1, asr #31
 895 0100 03D0     		beq	.L28
 896 0102 6FF00046 		mvn	r6, #-2147483648
 897 0106 86EAE476 		eor	r6, r6, r4, asr #31
 898              	.L28:
 899              	.LVL97:
 900              		.loc 10 140 44 view .LVU281
 901              	.LBE39:
 902              	.LBE38:
 903              		.loc 9 87 12 view .LVU282
 904 010a 0599     		ldr	r1, [sp, #20]
 905 010c 0E60     		str	r6, [r1]
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   /* Read two nearest values of input value from the cos & sin tables */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   f1 = sinTable_q31[indexS ];
 906              		.loc 9 90 3 is_stmt 1 view .LVU283
 907              	.LVL98:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   f2 = sinTable_q31[indexS+1];
 908              		.loc 9 91 3 view .LVU284
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   d1 = sinTable_q31[indexC ];
 909              		.loc 9 92 3 view .LVU285
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   d2 = sinTable_q31[indexC+1];
 910              		.loc 9 93 3 view .LVU286
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   Df = f2 - f1; // delta between the values of the functions
 911              		.loc 9 95 3 view .LVU287
 912              		.loc 9 95 6 is_stmt 0 view .LVU288
 913 010e 0299     		ldr	r1, [sp, #8]
 914 0110 019F     		ldr	r7, [sp, #4]
 915              		.loc 9 95 6 view .LVU289
 916 0112 CE1B     		subs	r6, r1, r7
 917              	.LVL99:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = Dn * ((q63_t)d1 + d2);
 918              		.loc 9 96 3 is_stmt 1 view .LVU290
 919              		.loc 9 96 26 is_stmt 0 view .LVU291
 920 0114 13EB050A 		adds	r10, r3, r5
 921              		.loc 9 96 26 view .LVU292
 922 0118 48EBE574 		adc	r4, r8, r5, asr #31
 923              		.loc 9 96 8 view .LVU293
 924 011c DFF8BCE0 		ldr	lr, .L31+4
 925              		.loc 9 96 8 view .LVU294
 926 0120 AAFB0EB1 		umull	fp, r1, r10, lr
 927              		.loc 9 96 8 view .LVU295
 928 0124 0EFB0411 		mla	r1, lr, r4, r1
 929              	.LVL100:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = temp - ((q63_t)Df << 32);
 930              		.loc 9 97 3 is_stmt 1 view .LVU296
 931              		.loc 9 97 18 is_stmt 0 view .LVU297
 932 0128 4FEAE67C 		asr	ip, r6, #31
 933              		.loc 9 97 8 view .LVU298
 934 012c 891B     		subs	r1, r1, r6
 935              	.LVL101:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = (q63_t)fract * (temp >> 31);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 67


 936              		.loc 9 98 3 is_stmt 1 view .LVU299
 937              		.loc 9 98 31 is_stmt 0 view .LVU300
 938 012e 4FEADB7A 		lsr	r10, fp, #31
 939 0132 4AEA410A 		orr	r10, r10, r1, lsl #1
 940 0136 C917     		asrs	r1, r1, #31
 941              	.LVL102:
 942              		.loc 9 98 8 view .LVU301
 943 0138 A2FB0AA4 		umull	r10, r4, r2, r10
 944              	.LVL103:
 945              		.loc 9 98 8 view .LVU302
 946 013c 00FB0144 		mla	r4, r0, r1, r4
 947              	.LVL104:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = temp + ((3 * (q63_t)Df << 31) - (d2 + ((q63_t)d1 << 1)) * Dn);
 948              		.loc 9 99 3 is_stmt 1 view .LVU303
 949              		.loc 9 99 21 is_stmt 0 view .LVU304
 950 0140 B119     		adds	r1, r6, r6
 951 0142 4CEB0C0B 		adc	fp, ip, ip
 952 0146 8919     		adds	r1, r1, r6
 953 0148 4CEB0B0C 		adc	ip, ip, fp
 954              		.loc 9 99 33 view .LVU305
 955 014c 4FEACC7C 		lsl	ip, ip, #31
 956 0150 4CEA510C 		orr	ip, ip, r1, lsr #1
 957 0154 C907     		lsls	r1, r1, #31
 958              		.loc 9 99 59 view .LVU306
 959 0156 DE18     		adds	r6, r3, r3
 960              	.LVL105:
 961              		.loc 9 99 59 view .LVU307
 962 0158 49EB0909 		adc	r9, r9, r9
 963              		.loc 9 99 46 view .LVU308
 964 015c AE19     		adds	r6, r5, r6
 965 015e 49EBE579 		adc	r9, r9, r5, asr #31
 966              		.loc 9 99 66 view .LVU309
 967 0162 A6FB0EB6 		umull	fp, r6, r6, lr
 968 0166 0EFB0969 		mla	r9, lr, r9, r6
 969              		.loc 9 99 40 view .LVU310
 970 016a B1EB0B01 		subs	r1, r1, fp
 971 016e 6CEB090C 		sbc	ip, ip, r9
 972              		.loc 9 99 8 view .LVU311
 973 0172 11EB0A0A 		adds	r10, r1, r10
 974              	.LVL106:
 975              		.loc 9 99 8 view .LVU312
 976 0176 44EB0C04 		adc	r4, r4, ip
 977              	.LVL107:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = (q63_t)fract * (temp >> 31);
 978              		.loc 9 100 3 is_stmt 1 view .LVU313
 979              		.loc 9 100 31 is_stmt 0 view .LVU314
 980 017a 4FEADA7A 		lsr	r10, r10, #31
 981              	.LVL108:
 982              		.loc 9 100 31 view .LVU315
 983 017e 4AEA440A 		orr	r10, r10, r4, lsl #1
 984 0182 4FEAE47C 		asr	ip, r4, #31
 985              		.loc 9 100 8 view .LVU316
 986 0186 A2FB0AA4 		umull	r10, r4, r2, r10
 987              	.LVL109:
 988              		.loc 9 100 8 view .LVU317
 989 018a 00FB0C44 		mla	r4, r0, ip, r4
 990              	.LVL110:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 68


 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = temp + (q63_t)d1 * Dn;
 991              		.loc 9 101 3 is_stmt 1 view .LVU318
 992              		.loc 9 101 27 is_stmt 0 view .LVU319
 993 018e A3FB0E31 		umull	r3, r1, r3, lr
 994 0192 0EFB081E 		mla	lr, lr, r8, r1
 995              		.loc 9 101 8 view .LVU320
 996 0196 13EB0A03 		adds	r3, r3, r10
 997 019a 44EB0E0E 		adc	lr, r4, lr
 998              	.LVL111:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   temp = (q63_t)fract * (temp >> 31);
 999              		.loc 9 102 3 is_stmt 1 view .LVU321
 1000              		.loc 9 102 31 is_stmt 0 view .LVU322
 1001 019e DB0F     		lsrs	r3, r3, #31
 1002              	.LVL112:
 1003              		.loc 9 102 31 view .LVU323
 1004 01a0 43EA4E03 		orr	r3, r3, lr, lsl #1
 1005 01a4 4FEAEE7E 		asr	lr, lr, #31
 1006              	.LVL113:
 1007              		.loc 9 102 8 view .LVU324
 1008 01a8 A2FB0323 		umull	r2, r3, r2, r3
 1009 01ac 00FB0E30 		mla	r0, r0, lr, r3
 1010              	.LVL114:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   /* Calculation of sine value */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c ****   *pSinVal = clip_q63_to_q31((temp >> 31) + (q63_t)f1);
 1011              		.loc 9 105 3 is_stmt 1 view .LVU325
 1012              		.loc 9 105 36 is_stmt 0 view .LVU326
 1013 01b0 D30F     		lsrs	r3, r2, #31
 1014 01b2 43EA4003 		orr	r3, r3, r0, lsl #1
 1015              		.loc 9 105 45 view .LVU327
 1016 01b6 FA17     		asrs	r2, r7, #31
 1017              	.LVL115:
 1018              		.loc 9 105 14 view .LVU328
 1019 01b8 DB19     		adds	r3, r3, r7
 1020              	.LVL116:
 1021              		.loc 9 105 14 view .LVU329
 1022 01ba 42EBE070 		adc	r0, r2, r0, asr #31
 1023              	.LVL117:
 1024              	.LBB40:
 1025              	.LBI40:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   q63_t x)
 1026              		.loc 10 136 30 is_stmt 1 view .LVU330
 1027              	.LBB41:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 1028              		.loc 10 139 5 view .LVU331
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 1029              		.loc 10 139 35 is_stmt 0 view .LVU332
 1030 01be 1A46     		mov	r2, r3
 1031              		.loc 10 140 44 view .LVU333
 1032 01c0 B0EBE37F 		cmp	r0, r3, asr #31
 1033 01c4 03D0     		beq	.L29
 1034 01c6 6FF00042 		mvn	r2, #-2147483648
 1035 01ca 82EAE072 		eor	r2, r2, r0, asr #31
 1036              	.L29:
 1037              	.LVL118:
 1038              		.loc 10 140 44 view .LVU334
 1039              	.LBE41:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 69


 1040              	.LBE40:
 1041              		.loc 9 105 12 view .LVU335
 1042 01ce 049B     		ldr	r3, [sp, #16]
 1043 01d0 1A60     		str	r2, [r3]
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c **** }
 1044              		.loc 9 106 1 view .LVU336
 1045 01d2 07B0     		add	sp, sp, #28
 1046              	.LCFI9:
 1047              		.cfi_def_cfa_offset 36
 1048              		@ sp needed
 1049 01d4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1050              	.LVL119:
 1051              	.L32:
 1052              		.loc 9 106 1 view .LVU337
 1053              		.align	2
 1054              	.L31:
 1055 01d8 00000000 		.word	sinTable_q31
 1056 01dc B51F9201 		.word	26353589
 1057              		.cfi_endproc
 1058              	.LFE138:
 1060              		.text
 1061              	.Letext0:
 1062              		.file 11 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 1063              		.file 12 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 1064              		.file 13 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_types.h"
 1065              		.file 14 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/controller_functions.h"
 1066              		.file 15 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_common_tables.h"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s 			page 70


DEFINED SYMBOLS
                            *ABS*:00000000 ControllerFunctions.c
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:20     .text.arm_pid_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:26     .text.arm_pid_init_f32:00000000 arm_pid_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:78     .text.arm_pid_init_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:84     .text.arm_pid_init_q15:00000000 arm_pid_init_q15
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:202    .text.arm_pid_init_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:208    .text.arm_pid_init_q31:00000000 arm_pid_init_q31
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:336    .text.arm_pid_reset_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:342    .text.arm_pid_reset_f32:00000000 arm_pid_reset_f32
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:362    .text.arm_pid_reset_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:368    .text.arm_pid_reset_q15:00000000 arm_pid_reset_q15
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:387    .text.arm_pid_reset_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:393    .text.arm_pid_reset_q31:00000000 arm_pid_reset_q31
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:413    .text.arm_sin_cos_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:419    .text.arm_sin_cos_f32:00000000 arm_sin_cos_f32
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:660    .text.arm_sin_cos_f32:0000012c $d
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:668    .text.arm_sin_cos_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:674    .text.arm_sin_cos_q31:00000000 arm_sin_cos_q31
C:\Users\7636~1\AppData\Local\Temp\ccxoE7nJ.s:1055   .text.arm_sin_cos_q31:000001d8 $d

UNDEFINED SYMBOLS
sinTable_f32
sinTable_q31
