Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May  3 00:21:24 2021
| Host         : Blueflame running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Regfile_Board_control_sets_placed.rpt
| Design       : Regfile_Board
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|     11 |            1 |
|    16+ |           41 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             116 |          103 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           13 |
| Yes          | No                    | No                     |              98 |           24 |
| Yes          | No                    | Yes                    |            1088 |          391 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------+------------------+------------------+----------------+
|    Clock Signal   |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------------------+------------------+------------------+----------------+
|  swb_IBUF_BUFG[1] |                           |                  |                1 |              2 |
| ~clk_IBUF_BUFG    |                           |                  |                1 |              3 |
|  swb_IBUF_BUFG[6] |                           |                  |                2 |              4 |
|  clk_IBUF_BUFG    |                           |                  |                3 |             11 |
|  n_0_87_BUFG      |                           |                  |               32 |             32 |
|  n_1_83_BUFG      |                           |                  |               32 |             32 |
|  n_2_79_BUFG      |                           |                  |               32 |             32 |
|  swb_IBUF_BUFG[6] |                           | led_OBUF[1]      |               13 |             32 |
|  swb_IBUF_BUFG[1] | PC_New                    |                  |                6 |             32 |
| ~swb_IBUF_BUFG[3] | led_OBUF[18]              | swb_IBUF[4]      |                7 |             32 |
|  swb_IBUF_BUFG[1] | W_Data                    |                  |                9 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[11][32]_i_1_n_3     | swb_IBUF[4]      |               12 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R13_hyp               | swb_IBUF[4]      |                8 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[0][32]_i_1_n_3      | swb_IBUF[4]      |               14 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[10][32]_i_1_n_3     | swb_IBUF[4]      |               14 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[13][32]_i_1_n_3     | swb_IBUF[4]      |               10 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[7][32]_i_1_n_3      | swb_IBUF[4]      |               21 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[3][32]_i_1_n_3      | swb_IBUF[4]      |                8 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[1][32]_i_1_n_3      | swb_IBUF[4]      |               13 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[2][32]_i_1_n_3      | swb_IBUF[4]      |               12 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[8][32]_i_1_n_3      | swb_IBUF[4]      |               10 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[9][32]_i_1_n_3      | swb_IBUF[4]      |               12 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[12][32]_i_1_n_3     | swb_IBUF[4]      |               15 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[14][32]_i_1_n_3     | swb_IBUF[4]      |                7 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[4][32]_i_1_n_3      | swb_IBUF[4]      |               12 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[5][32]_i_1_n_3      | swb_IBUF[4]      |               14 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R[6][32]_i_1_n_3      | swb_IBUF[4]      |               15 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_abt[14][32]_i_1_n_3 | swb_IBUF[4]      |               11 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_fiq[13][32]_i_1_n_3 | swb_IBUF[4]      |               13 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_fiq                 | swb_IBUF[4]      |               10 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_fiq[10][32]_i_1_n_3 | swb_IBUF[4]      |               10 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_fiq[9][32]_i_1_n_3  | swb_IBUF[4]      |                9 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_fiq[11][32]_i_1_n_3 | swb_IBUF[4]      |                7 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_fiq[14][32]_i_1_n_3 | swb_IBUF[4]      |               12 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_fiq[12][32]_i_1_n_3 | swb_IBUF[4]      |                9 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_abt                 | swb_IBUF[4]      |               15 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_mon                 | swb_IBUF[4]      |               12 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_irq                 | swb_IBUF[4]      |               12 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_und[14][32]_i_1_n_3 | swb_IBUF[4]      |               11 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_irq[14][32]_i_1_n_3 | swb_IBUF[4]      |               10 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_mon[14][32]_i_1_n_3 | swb_IBUF[4]      |                6 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_svc                 | swb_IBUF[4]      |               13 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_und                 | swb_IBUF[4]      |               17 |             32 |
| ~swb_IBUF_BUFG[3] | Reg/R_svc[14][32]_i_1_n_3 | swb_IBUF[4]      |               10 |             32 |
|  swb_IBUF_BUFG[1] | R_Addr_C                  |                  |                9 |             34 |
+-------------------+---------------------------+------------------+------------------+----------------+


