{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603072718485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603072718492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 21:58:38 2020 " "Processing started: Sun Oct 18 21:58:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603072718492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603072718492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simple_Counter -c Simple_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simple_Counter -c Simple_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603072718492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603072718849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603072718849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Simple_Counter-behavior " "Found design unit 1: Simple_Counter-behavior" {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603072726438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simple_Counter " "Found entity 1: Simple_Counter" {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603072726438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603072726438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Simple_Counter " "Elaborating entity \"Simple_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603072726471 ""}
{ "Warning" "WSGN_SEARCH_FILE" "slow_flip_flop.vhd 2 1 " "Using design file slow_flip_flop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Slow_Flip_Flop-behavior " "Found design unit 1: Slow_Flip_Flop-behavior" {  } { { "slow_flip_flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/slow_flip_flop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603072726493 ""} { "Info" "ISGN_ENTITY_NAME" "1 Slow_Flip_Flop " "Found entity 1: Slow_Flip_Flop" {  } { { "slow_flip_flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/slow_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603072726493 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603072726493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Slow_Flip_Flop Slow_Flip_Flop:Slow_Flip_Flop_0 " "Elaborating entity \"Slow_Flip_Flop\" for hierarchy \"Slow_Flip_Flop:Slow_Flip_Flop_0\"" {  } { { "Simple_Counter.vhd" "Slow_Flip_Flop_0" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603072726493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider.vhd 2 1 " "Using design file clock_divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-behavior " "Found design unit 1: Clock_Divider-behavior" {  } { { "clock_divider.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603072726503 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603072726503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603072726503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Slow_Flip_Flop:Slow_Flip_Flop_0\|Clock_Divider:cdiv " "Elaborating entity \"Clock_Divider\" for hierarchy \"Slow_Flip_Flop:Slow_Flip_Flop_0\|Clock_Divider:cdiv\"" {  } { { "slow_flip_flop.vhd" "cdiv" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/slow_flip_flop.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603072726503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop.vhd 2 1 " "Using design file d_flip_flop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Flip_Flop-behavior " "Found design unit 1: D_Flip_Flop-behavior" {  } { { "d_flip_flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/d_flip_flop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603072726514 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop " "Found entity 1: D_Flip_Flop" {  } { { "d_flip_flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/d_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603072726514 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603072726514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop Slow_Flip_Flop:Slow_Flip_Flop_0\|D_Flip_Flop:dff " "Elaborating entity \"D_Flip_Flop\" for hierarchy \"Slow_Flip_Flop:Slow_Flip_Flop_0\|D_Flip_Flop:dff\"" {  } { { "slow_flip_flop.vhd" "dff" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/slow_flip_flop.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603072726514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary2hex.vhd 2 1 " "Using design file binary2hex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary2hex-behaviour " "Found design unit 1: binary2hex-behaviour" {  } { { "binary2hex.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/binary2hex.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603072726525 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary2hex " "Found entity 1: binary2hex" {  } { { "binary2hex.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/binary2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603072726525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603072726525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2hex binary2hex:display " "Elaborating entity \"binary2hex\" for hierarchy \"binary2hex:display\"" {  } { { "Simple_Counter.vhd" "display" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603072726526 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[0\] " "Inserted always-enabled tri-state buffer between \"Q\[0\]\" and its non-tri-state driver." {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603072726929 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[1\] " "Inserted always-enabled tri-state buffer between \"Q\[1\]\" and its non-tri-state driver." {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603072726929 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[2\] " "Inserted always-enabled tri-state buffer between \"Q\[2\]\" and its non-tri-state driver." {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603072726929 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1603072726929 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Q\[0\]\" is moved to its source" {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1603072726929 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Q\[1\]\" is moved to its source" {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1603072726929 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Q\[2\]\" is moved to its source" {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1603072726929 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1603072726929 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Q\[0\]~synth " "Node \"Q\[0\]~synth\"" {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603072726952 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[1\]~synth " "Node \"Q\[1\]~synth\"" {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603072726952 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[2\]~synth " "Node \"Q\[2\]~synth\"" {  } { { "Simple_Counter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 7/Part 4/Simple_Counter.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603072726952 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1603072726952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603072727003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603072727397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603072727397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603072727458 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603072727458 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1603072727458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603072727458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603072727458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603072727500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 21:58:47 2020 " "Processing ended: Sun Oct 18 21:58:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603072727500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603072727500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603072727500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603072727500 ""}
