// Seed: 3888999822
module module_0 (
    input supply0 id_0,
    input wor id_1
);
  wor id_3;
  assign id_3 = id_0;
  assign id_3 = id_3 ? -1 : id_3;
  wire id_4;
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  assign id_5[-1] = id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output tri0 id_2
    , id_6,
    input wire id_3,
    output wor id_4
);
  always @(*) id_6 = id_0;
  generate
    logic id_7;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
