# Pipelined MIPS Processor
The MIPS processor is designed as a pipeline and supports the following commands:

‫‪Arithmetic/Logical‬‬ ‫‪Instructions:‬‬ ‫‪```add,‬‬ ‫‪sub,‬‬ ‫‪and,‬‬ ‫‪or,‬‬ ‫‪slt,‬‬ ‫‪addi,‬‬ ‫‪andi```

‬‬‫‪Memory‬‬ ‫‪Reference‬‬ ‫‪Instruction:‬‬ ```‫‪lw,‬‬ ‫‪sw```

‫‪Control‬‬ ‫‪Flow‬‬ ‫‪Instructions:‬‬ ```‫‪j,‬‬ ‫‪beq,‬‬ ‫‪bne‬‬```‬

You can see instruction set architecture (ISA) [here](https://github.com/davoudifatemeh/Pipelined-MIPS-Processor/blob/main/Isa04.png).
