
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 96228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 356.645 ; gain = 100.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_tx.v:23]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLK_PER_BIT bound to: 10416 - type: integer 
WARNING: [Synth 8-5788] Register tx_shift_reg_reg in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_tx.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v:23]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLK_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v:50]
WARNING: [Synth 8-6014] Unused sequential element clk_count_reg was removed.  [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v:43]
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v:44]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v:45]
WARNING: [Synth 8-6014] Unused sequential element receiving_reg was removed.  [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v:46]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_reg_reg was removed.  [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v:69]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/fifo.v:23]
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
WARNING: [Synth 8-5788] Register fifo_mem_reg in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'fifo_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "fifo_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'match_engine' [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v:23]
WARNING: [Synth 8-5788] Register buy_price_reg in module match_engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v:46]
WARNING: [Synth 8-5788] Register sell_price_reg in module match_engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v:47]
INFO: [Synth 8-6155] done synthesizing module 'match_engine' (4#1) [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (5#1) [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/top_module.v:23]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[32]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[23]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[22]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[21]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[20]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[19]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[18]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[17]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[16]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[15]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[14]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[13]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[12]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[11]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[10]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[9]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[8]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[7]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[6]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[5]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[4]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[3]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[2]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[1]
WARNING: [Synth 8-3331] design match_engine has unconnected port sell_data_in[0]
WARNING: [Synth 8-3331] design uart_rx has unconnected port rx
WARNING: [Synth 8-3331] design top_module has unconnected port send
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 411.531 ; gain = 154.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 411.531 ; gain = 154.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 411.531 ; gain = 154.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/constrs_1/new/my_basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/constrs_1/new/my_basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/constrs_1/new/my_basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 748.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 748.508 ; gain = 491.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 748.508 ; gain = 491.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 748.508 ; gain = 491.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/fifo.v:77]
INFO: [Synth 8-4471] merging register 'sell_fifo_rd_en_reg' into 'buy_fifo_rd_en_reg' [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v:41]
INFO: [Synth 8-4471] merging register 'match_found_reg' into 'buy_fifo_rd_en_reg' [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v:43]
WARNING: [Synth 8-6014] Unused sequential element sell_fifo_rd_en_reg was removed.  [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v:41]
WARNING: [Synth 8-6014] Unused sequential element match_found_reg was removed.  [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 748.508 ; gain = 491.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 36    
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module uart_rx 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module match_engine 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buy_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sell_fifo/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design top_module has unconnected port send
WARNING: [Synth 8-3331] design top_module has unconnected port rx
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_ready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_inst/data_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][32]' (FDE) to 'sell_fifo/fifo_mem_reg[15][26]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][26]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][23]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][22]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][21]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][20]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][19]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][18]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][17]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][16]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][15]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][14]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][13]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][12]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][11]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][10]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][9]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][8]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][7]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][6]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][5]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][4]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][3]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][2]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][1]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[15][0]' (FDE) to 'sell_fifo/fifo_mem_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][32]' (FDE) to 'sell_fifo/fifo_mem_reg[14][26]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][26]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][23]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][22]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][21]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][20]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][19]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][18]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][17]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][16]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][15]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][14]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][13]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][12]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][11]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][10]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][9]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][8]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][7]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][6]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][5]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][4]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][3]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][2]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][1]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[14][0]' (FDE) to 'sell_fifo/fifo_mem_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][32]' (FDE) to 'sell_fifo/fifo_mem_reg[13][26]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][26]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][23]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][22]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][21]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][20]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][19]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][18]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][17]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][16]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][15]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][14]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][13]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][12]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][11]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][10]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][9]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][8]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][7]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][6]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][5]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][4]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][3]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][2]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][1]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[13][0]' (FDE) to 'sell_fifo/fifo_mem_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][32]' (FDE) to 'sell_fifo/fifo_mem_reg[12][26]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][26]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][23]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][22]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][21]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][20]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][19]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][18]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][17]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][16]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][15]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][14]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][13]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][12]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][11]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][10]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][9]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][8]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][7]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][6]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][5]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'sell_fifo/fifo_mem_reg[12][4]' (FDE) to 'sell_fifo/fifo_mem_reg[12][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx_inst/tx_shift_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buy_fifo/fifo_mem_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\match_engine_inst/buy_price_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx_inst/tx_shift_reg_reg[1] )
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[32]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[31]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[30]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[29]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[28]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[27]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[26]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[25]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[24]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[23]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[22]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[21]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[20]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[19]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[18]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[17]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[16]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[15]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[14]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[13]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[12]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[11]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[10]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[9]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[8]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[7]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[6]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[5]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[4]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[3]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[2]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[1]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_out_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (buy_fifo/data_out_reg[32]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (match_engine_inst/matched_data_reg[32]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_tx_inst/tx_shift_reg_reg[34]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_tx_inst/tx_shift_reg_reg[1]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[32]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[31]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[24]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[23]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[22]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[21]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[20]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[19]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[18]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[17]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[16]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[15]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[14]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[13]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[12]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[11]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[10]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[9]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[8]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[7]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[6]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[5]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[4]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[3]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[2]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[1]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/data_out_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (buy_fifo/full_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (sell_fifo/full_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_rx_inst/data_ready_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (buy_fifo/fifo_mem_reg[0][32]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (match_engine_inst/buy_price_reg[24]) is unused and will be removed from module top_module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\uart_tx_inst/clk_count_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 748.508 ; gain = 491.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 748.508 ; gain = 491.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 754.707 ; gain = 498.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 754.707 ; gain = 498.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 754.707 ; gain = 498.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 754.707 ; gain = 498.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 754.707 ; gain = 498.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 754.707 ; gain = 498.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 754.707 ; gain = 498.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 754.707 ; gain = 498.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |     4|
|6     |LUT4   |     4|
|7     |LUT5   |    18|
|8     |LUT6   |     2|
|9     |FDCE   |    27|
|10    |FDPE   |     4|
|11    |IBUF   |     2|
|12    |OBUF   |    35|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
|1     |top                 |             |   109|
|2     |  buy_fifo          |fifo         |    12|
|3     |  match_engine_inst |match_engine |     4|
|4     |  sell_fifo         |fifo_0       |    13|
|5     |  uart_tx_inst      |uart_tx      |    42|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 754.707 ; gain = 498.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 754.707 ; gain = 161.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 754.707 ; gain = 498.062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 755.695 ; gain = 512.113
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 755.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 28 23:39:48 2024...
