
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_in[1] (input port clocked by core_clock)
Endpoint: data_out[23] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     4    6.24    0.00    0.00    0.20 v data_in[1] (in)
                                         data_in[1] (net)
                  0.00    0.00    0.20 v _0983_/A (INV_X1)
     2    3.12    0.01    0.01    0.21 ^ _0983_/ZN (INV_X1)
                                         _0381_ (net)
                  0.01    0.00    0.21 ^ _1117_/C2 (OAI221_X1)
     1    0.00    0.01    0.01    0.23 v _1117_/ZN (OAI221_X1)
                                         data_out[23] (net)
                  0.01    0.00    0.23 v data_out[23] (out)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rotate_amount[0] (input port clocked by core_clock)
Endpoint: data_out[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1   11.00    0.00    0.00    0.20 v rotate_amount[0] (in)
                                         rotate_amount[0] (net)
                  0.00    0.00    0.20 v _0573_/A (BUF_X16)
     4   35.52    0.01    0.02    0.22 v _0573_/Z (BUF_X16)
                                         _0546_ (net)
                  0.01    0.00    0.22 v _0574_/A (INV_X16)
     3   22.16    0.01    0.01    0.23 ^ _0574_/ZN (INV_X16)
                                         _0547_ (net)
                  0.01    0.00    0.23 ^ _0575_/A (BUF_X16)
     5   34.39    0.01    0.02    0.26 ^ _0575_/Z (BUF_X16)
                                         _0548_ (net)
                  0.01    0.00    0.26 ^ _0576_/A (BUF_X32)
    10   44.63    0.01    0.02    0.28 ^ _0576_/Z (BUF_X32)
                                         _0549_ (net)
                  0.01    0.00    0.28 ^ _0577_/A (BUF_X32)
    10   28.79    0.01    0.02    0.30 ^ _0577_/Z (BUF_X32)
                                         _0550_ (net)
                  0.01    0.00    0.30 ^ _0578_/A (BUF_X16)
    10   24.68    0.01    0.02    0.32 ^ _0578_/Z (BUF_X16)
                                         _0569_ (net)
                  0.01    0.00    0.32 ^ _1176_/B (HA_X1)
     1    6.59    0.04    0.07    0.38 ^ _1176_/S (HA_X1)
                                         _0572_ (net)
                  0.04    0.00    0.38 ^ _0601_/A (BUF_X8)
     5   35.58    0.01    0.04    0.42 ^ _0601_/Z (BUF_X8)
                                         _0003_ (net)
                  0.01    0.00    0.42 ^ _0804_/B (XOR2_X2)
     5    8.11    0.03    0.06    0.48 ^ _0804_/Z (XOR2_X2)
                                         _0205_ (net)
                  0.03    0.00    0.48 ^ _0809_/S (MUX2_X1)
     2    3.11    0.01    0.07    0.54 v _0809_/Z (MUX2_X1)
                                         _0210_ (net)
                  0.01    0.00    0.54 v _0811_/A (MUX2_X2)
     2    2.36    0.01    0.05    0.60 v _0811_/Z (MUX2_X2)
                                         _0212_ (net)
                  0.01    0.00    0.60 v _1069_/B (MUX2_X1)
     1    1.48    0.01    0.06    0.66 v _1069_/Z (MUX2_X1)
                                         _0462_ (net)
                  0.01    0.00    0.66 v _1070_/B (MUX2_X2)
     2    4.77    0.01    0.06    0.71 v _1070_/Z (MUX2_X2)
                                         _0463_ (net)
                  0.01    0.00    0.71 v _1151_/B1 (AOI221_X2)
     1    3.14    0.04    0.07    0.78 ^ _1151_/ZN (AOI221_X2)
                                         _0531_ (net)
                  0.04    0.00    0.78 ^ _1152_/A (AOI21_X2)
     1    0.00    0.01    0.01    0.80 v _1152_/ZN (AOI21_X2)
                                         data_out[2] (net)
                  0.01    0.00    0.80 v data_out[2] (out)
                                  0.80   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rotate_amount[0] (input port clocked by core_clock)
Endpoint: data_out[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1   11.00    0.00    0.00    0.20 v rotate_amount[0] (in)
                                         rotate_amount[0] (net)
                  0.00    0.00    0.20 v _0573_/A (BUF_X16)
     4   35.52    0.01    0.02    0.22 v _0573_/Z (BUF_X16)
                                         _0546_ (net)
                  0.01    0.00    0.22 v _0574_/A (INV_X16)
     3   22.16    0.01    0.01    0.23 ^ _0574_/ZN (INV_X16)
                                         _0547_ (net)
                  0.01    0.00    0.23 ^ _0575_/A (BUF_X16)
     5   34.39    0.01    0.02    0.26 ^ _0575_/Z (BUF_X16)
                                         _0548_ (net)
                  0.01    0.00    0.26 ^ _0576_/A (BUF_X32)
    10   44.63    0.01    0.02    0.28 ^ _0576_/Z (BUF_X32)
                                         _0549_ (net)
                  0.01    0.00    0.28 ^ _0577_/A (BUF_X32)
    10   28.79    0.01    0.02    0.30 ^ _0577_/Z (BUF_X32)
                                         _0550_ (net)
                  0.01    0.00    0.30 ^ _0578_/A (BUF_X16)
    10   24.68    0.01    0.02    0.32 ^ _0578_/Z (BUF_X16)
                                         _0569_ (net)
                  0.01    0.00    0.32 ^ _1176_/B (HA_X1)
     1    6.59    0.04    0.07    0.38 ^ _1176_/S (HA_X1)
                                         _0572_ (net)
                  0.04    0.00    0.38 ^ _0601_/A (BUF_X8)
     5   35.58    0.01    0.04    0.42 ^ _0601_/Z (BUF_X8)
                                         _0003_ (net)
                  0.01    0.00    0.42 ^ _0804_/B (XOR2_X2)
     5    8.11    0.03    0.06    0.48 ^ _0804_/Z (XOR2_X2)
                                         _0205_ (net)
                  0.03    0.00    0.48 ^ _0809_/S (MUX2_X1)
     2    3.11    0.01    0.07    0.54 v _0809_/Z (MUX2_X1)
                                         _0210_ (net)
                  0.01    0.00    0.54 v _0811_/A (MUX2_X2)
     2    2.36    0.01    0.05    0.60 v _0811_/Z (MUX2_X2)
                                         _0212_ (net)
                  0.01    0.00    0.60 v _1069_/B (MUX2_X1)
     1    1.48    0.01    0.06    0.66 v _1069_/Z (MUX2_X1)
                                         _0462_ (net)
                  0.01    0.00    0.66 v _1070_/B (MUX2_X2)
     2    4.77    0.01    0.06    0.71 v _1070_/Z (MUX2_X2)
                                         _0463_ (net)
                  0.01    0.00    0.71 v _1151_/B1 (AOI221_X2)
     1    3.14    0.04    0.07    0.78 ^ _1151_/ZN (AOI221_X2)
                                         _0531_ (net)
                  0.04    0.00    0.78 ^ _1152_/A (AOI21_X2)
     1    0.00    0.01    0.01    0.80 v _1152_/ZN (AOI21_X2)
                                         data_out[2] (net)
                  0.01    0.00    0.80 v data_out[2] (out)
                                  0.80   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          5.19e-04   3.68e-04   3.01e-05   9.17e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.19e-04   3.68e-04   3.01e-05   9.17e-04 100.0%
                          56.6%      40.1%       3.3%
