##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Counter_Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for Debouncer_Clock
		4.5::Critical Path Report for Decoder_Clock
		4.6::Critical Path Report for ESP07_UART_IntClock
		4.7::Critical Path Report for FT232_UART_IntClock
		4.8::Critical Path Report for GPS_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. FT232_UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ESP07_UART_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. GPS_UART_IntClock:R)
		5.4::Critical Path Report for (Decoder_Clock:R vs. Decoder_Clock:R)
		5.5::Critical Path Report for (Counter_Clock:R vs. Counter_Clock:R)
		5.6::Critical Path Report for (FT232_UART_IntClock:R vs. FT232_UART_IntClock:R)
		5.7::Critical Path Report for (ESP07_UART_IntClock:R vs. ESP07_UART_IntClock:R)
		5.8::Critical Path Report for (GPS_UART_IntClock:R vs. GPS_UART_IntClock:R)
		5.9::Critical Path Report for (Debouncer_Clock:R vs. Counter_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Counter_Clock              | Frequency: 39.69 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 55.53 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | Frequency: 44.47 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: Debouncer_Clock            | Frequency: 44.47 MHz  | Target: 0.05 MHz   | 
Clock: Decoder_Clock              | Frequency: 38.65 MHz  | Target: 1.00 MHz   | 
Clock: ESP07_UART_IntClock        | Frequency: 47.28 MHz  | Target: 0.92 MHz   | 
Clock: FT232_UART_IntClock        | Frequency: 52.18 MHz  | Target: 0.92 MHz   | 
Clock: GPS_UART_IntClock          | Frequency: 50.02 MHz  | Target: 0.08 MHz   | 
Clock: PWM_Clock                  | N/A                   | Target: 0.50 MHz   | 
Clock: PWM_Clock(fixed-function)  | N/A                   | Target: 0.50 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Counter_Clock        Counter_Clock        1e+006           974806      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            ESP07_UART_IntClock  41666.7          25283       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            FT232_UART_IntClock  41666.7          23660       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            GPS_UART_IntClock    41666.7          24389       N/A              N/A         N/A              N/A         N/A              N/A         
Debouncer_Clock      Counter_Clock        41666.7          19179       N/A              N/A         N/A              N/A         N/A              N/A         
Decoder_Clock        Decoder_Clock        1e+006           974126      N/A              N/A         N/A              N/A         N/A              N/A         
ESP07_UART_IntClock  ESP07_UART_IntClock  1.08333e+006     1062181     N/A              N/A         N/A              N/A         N/A              N/A         
FT232_UART_IntClock  FT232_UART_IntClock  1.08333e+006     1064170     N/A              N/A         N/A              N/A         N/A              N/A         
GPS_UART_IntClock    GPS_UART_IntClock    1.30417e+007     13021675    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase   
----------------------  ------------  -----------------  
Decoder_Left_A(0)_PAD   14853         Decoder_Clock:R    
Decoder_Left_B(0)_PAD   15415         Decoder_Clock:R    
Decoder_Right_A(0)_PAD  14737         Decoder_Clock:R    
Decoder_Right_B(0)_PAD  15747         Decoder_Clock:R    
RF_Enable(0)_PAD        16867         Debouncer_Clock:R  
RX_PWM_Left(0)_PAD      16145         Debouncer_Clock:R  
RX_PWM_Right(0)_PAD     21174         Debouncer_Clock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                        Clock to Out  Clock Name:Phase             
-------------------------------  ------------  ---------------------------  
ESP07_Tx(0)_PAD                  30089         ESP07_UART_IntClock:R        
FT232_Tx(0)_PAD                  33405         CyBUS_CLK:R                  
FT232_Tx(0)_PAD                  28577         FT232_UART_IntClock:R        
GPS_Tx(0)_PAD                    30091         GPS_UART_IntClock:R          
I2C_SCL(0)_PAD:out               26133         CyBUS_CLK(fixed-function):R  
I2C_SDA(0)_PAD:out               26481         CyBUS_CLK(fixed-function):R  
Motor_Left_Front_Input1(0)_PAD   24559         CyBUS_CLK:R                  
Motor_Left_Front_Input2(0)_PAD   23646         CyBUS_CLK:R                  
Motor_Left_Front_PWM(0)_PAD      25400         PWM_Clock(fixed-function):R  
Motor_Left_Rear_Input1(0)_PAD    23179         CyBUS_CLK:R                  
Motor_Left_Rear_Input2(0)_PAD    23907         CyBUS_CLK:R                  
Motor_Left_Rear_PWM(0)_PAD       21017         PWM_Clock(fixed-function):R  
Motor_Right_Front_Input1(0)_PAD  24099         CyBUS_CLK:R                  
Motor_Right_Front_Input2(0)_PAD  24832         CyBUS_CLK:R                  
Motor_Right_Front_PWM(0)_PAD     25728         PWM_Clock(fixed-function):R  
Motor_Right_Rear_Input1(0)_PAD   24164         CyBUS_CLK:R                  
Motor_Right_Rear_Input2(0)_PAD   23864         CyBUS_CLK:R                  
Motor_Right_Rear_PWM(0)_PAD      25037         PWM_Clock(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Counter_Clock
*******************************************
Clock: Counter_Clock
Frequency: 39.69 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 974806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21684
-------------------------------------   ----- 
End-of-path arrival time (ps)           21684
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  974806  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/main_0               macrocell17    8928  10138  974806  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/q                    macrocell17    3350  13488  974806  RISE       1
MODIN9_0/main_0                                                   macrocell90    8196  21684  974806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.53 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                                iocell3         2485   2485  23660  RISE       1
\FT232_UART:BUART:rx_postpoll\/main_0         macrocell13     6394   8879  23660  RISE       1
\FT232_UART:BUART:rx_postpoll\/q              macrocell13     3350  12229  23660  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2308  14537  23660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 44.47 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 19179p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18978
-------------------------------------   ----- 
End-of-path arrival time (ps)           18978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1114/q                                           macrocell140   1250   1250  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/main_1  macrocell17    6182   7432  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/q       macrocell17    3350  10782  19179  RISE       1
MODIN9_0/main_0                                      macrocell90    8196  18978  19179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Debouncer_Clock
*********************************************
Clock: Debouncer_Clock
Frequency: 44.47 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 19179p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18978
-------------------------------------   ----- 
End-of-path arrival time (ps)           18978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1114/q                                           macrocell140   1250   1250  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/main_1  macrocell17    6182   7432  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/q       macrocell17    3350  10782  19179  RISE       1
MODIN9_0/main_0                                      macrocell90    8196  18978  19179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Decoder_Clock
*******************************************
Clock: Decoder_Clock
Frequency: 38.65 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21644
-------------------------------------   ----- 
End-of-path arrival time (ps)           21644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:reload\/main_1                macrocell21      4396   7896  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:reload\/q                     macrocell21      3350  11246  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   5268  16514  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  21644  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  21644  974126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell12      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for ESP07_UART_IntClock
*************************************************
Clock: ESP07_UART_IntClock
Frequency: 47.28 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_0\/q
Path End       : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14962
-------------------------------------   ----- 
End-of-path arrival time (ps)           14962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_0\/q                      macrocell58     1250   1250  1062181  RISE       1
\ESP07_UART:BUART:counter_load_not\/main_1           macrocell2      7457   8707  1062181  RISE       1
\ESP07_UART:BUART:counter_load_not\/q                macrocell2      3350  12057  1062181  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2905  14962  1062181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for FT232_UART_IntClock
*************************************************
Clock: FT232_UART_IntClock
Frequency: 52.18 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \FT232_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064170p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13803
-------------------------------------   ----- 
End-of-path arrival time (ps)           13803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  1064170  RISE       1
\FT232_UART:BUART:rx_counter_load\/main_0  macrocell12   6878   8128  1064170  RISE       1
\FT232_UART:BUART:rx_counter_load\/q       macrocell12   3350  11478  1064170  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/load   count7cell    2326  13803  1064170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for GPS_UART_IntClock
***********************************************
Clock: GPS_UART_IntClock
Frequency: 50.02 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021675p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14632
-------------------------------------   ----- 
End-of-path arrival time (ps)           14632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q            macrocell130   1250   1250  13021675  RISE       1
\GPS_UART:BUART:rx_counter_load\/main_1  macrocell39    6420   7670  13021675  RISE       1
\GPS_UART:BUART:rx_counter_load\/q       macrocell39    3350  11020  13021675  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/load   count7cell     3613  14632  13021675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. FT232_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                                iocell3         2485   2485  23660  RISE       1
\FT232_UART:BUART:rx_postpoll\/main_0         macrocell13     6394   8879  23660  RISE       1
\FT232_UART:BUART:rx_postpoll\/q              macrocell13     3350  12229  23660  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2308  14537  23660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ESP07_UART_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ESP07_Rx(0)/fb
Path End       : \ESP07_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ESP07_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25283p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. ESP07_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12914
-------------------------------------   ----- 
End-of-path arrival time (ps)           12914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ESP07_Rx(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
ESP07_Rx(0)/fb                                iocell1         2183   2183  25283  RISE       1
\ESP07_UART:BUART:rx_postpoll\/main_0         macrocell6      5085   7268  25283  RISE       1
\ESP07_UART:BUART:rx_postpoll\/q              macrocell6      3350  10618  25283  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2296  12914  25283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. GPS_UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13807
-------------------------------------   ----- 
End-of-path arrival time (ps)           13807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)/in_clock                                          iocell28            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
GPS_Rx(0)/fb                                iocell28         2131   2131  24389  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_1         macrocell40      5447   7578  24389  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell40      3350  10928  24389  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell17   2880  13807  24389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1


5.4::Critical Path Report for (Decoder_Clock:R vs. Decoder_Clock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21644
-------------------------------------   ----- 
End-of-path arrival time (ps)           21644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:reload\/main_1                macrocell21      4396   7896  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:reload\/q                     macrocell21      3350  11246  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   5268  16514  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  21644  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  21644  974126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell12      0      0  RISE       1


5.5::Critical Path Report for (Counter_Clock:R vs. Counter_Clock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 974806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21684
-------------------------------------   ----- 
End-of-path arrival time (ps)           21684
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  974806  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/main_0               macrocell17    8928  10138  974806  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/q                    macrocell17    3350  13488  974806  RISE       1
MODIN9_0/main_0                                                   macrocell90    8196  21684  974806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1


5.6::Critical Path Report for (FT232_UART_IntClock:R vs. FT232_UART_IntClock:R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \FT232_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064170p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13803
-------------------------------------   ----- 
End-of-path arrival time (ps)           13803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  1064170  RISE       1
\FT232_UART:BUART:rx_counter_load\/main_0  macrocell12   6878   8128  1064170  RISE       1
\FT232_UART:BUART:rx_counter_load\/q       macrocell12   3350  11478  1064170  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/load   count7cell    2326  13803  1064170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


5.7::Critical Path Report for (ESP07_UART_IntClock:R vs. ESP07_UART_IntClock:R)
*******************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_0\/q
Path End       : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14962
-------------------------------------   ----- 
End-of-path arrival time (ps)           14962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_0\/q                      macrocell58     1250   1250  1062181  RISE       1
\ESP07_UART:BUART:counter_load_not\/main_1           macrocell2      7457   8707  1062181  RISE       1
\ESP07_UART:BUART:counter_load_not\/q                macrocell2      3350  12057  1062181  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2905  14962  1062181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


5.8::Critical Path Report for (GPS_UART_IntClock:R vs. GPS_UART_IntClock:R)
***************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021675p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14632
-------------------------------------   ----- 
End-of-path arrival time (ps)           14632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q            macrocell130   1250   1250  13021675  RISE       1
\GPS_UART:BUART:rx_counter_load\/main_1  macrocell39    6420   7670  13021675  RISE       1
\GPS_UART:BUART:rx_counter_load\/q       macrocell39    3350  11020  13021675  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/load   count7cell     3613  14632  13021675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.9::Critical Path Report for (Debouncer_Clock:R vs. Counter_Clock:R)
*********************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 19179p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18978
-------------------------------------   ----- 
End-of-path arrival time (ps)           18978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1114/q                                           macrocell140   1250   1250  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/main_1  macrocell17    6182   7432  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/q       macrocell17    3350  10782  19179  RISE       1
MODIN9_0/main_0                                      macrocell90    8196  18978  19179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 19179p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18978
-------------------------------------   ----- 
End-of-path arrival time (ps)           18978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1114/q                                           macrocell140   1250   1250  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/main_1  macrocell17    6182   7432  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/q       macrocell17    3350  10782  19179  RISE       1
MODIN9_0/main_0                                      macrocell90    8196  18978  19179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : \Timer_Channel_Left:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0
Path slack     : 19179p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18978
-------------------------------------   ----- 
End-of-path arrival time (ps)           18978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1114/q                                           macrocell140   1250   1250  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/main_1  macrocell17    6182   7432  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/q       macrocell17    3350  10782  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/main_0   macrocell91    8196  18978  19179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0        macrocell91         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 19529p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18627
-------------------------------------   ----- 
End-of-path arrival time (ps)           18627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1114/q                                           macrocell140   1250   1250  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/main_1  macrocell17    6182   7432  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/q       macrocell17    3350  10782  19179  RISE       1
MODIN9_1/main_0                                      macrocell89    7845  18627  19529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19548p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3130
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18989
-------------------------------------   ----- 
End-of-path arrival time (ps)           18989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1114/q                                             macrocell140    1250   1250  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/main_1    macrocell17     6182   7432  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/q         macrocell17     3350  10782  19179  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell8   8207  18989  19548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 20633p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3130
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17903
-------------------------------------   ----- 
End-of-path arrival time (ps)           17903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1114/q                                             macrocell140    1250   1250  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/main_1    macrocell17     6182   7432  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capt_fifo_load\/q         macrocell17     3350  10782  19179  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell7   7121  17903  20633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1126/q
Path End       : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 23361p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3130
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15176
-------------------------------------   ----- 
End-of-path arrival time (ps)           15176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell141        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_1126/q                                              macrocell141     1250   1250  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_fifo_load\/main_1    macrocell19      6696   7946  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_fifo_load\/q         macrocell19      3350  11296  23361  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell10   3879  15176  23361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/clock       datapathcell10      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1126/q
Path End       : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 23365p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3130
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15172
-------------------------------------   ----- 
End-of-path arrival time (ps)           15172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell141        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1126/q                                              macrocell141    1250   1250  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_fifo_load\/main_1    macrocell19     6696   7946  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_fifo_load\/q         macrocell19     3350  11296  23361  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell9   3875  15172  23365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/clock       datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                                iocell3         2485   2485  23660  RISE       1
\FT232_UART:BUART:rx_postpoll\/main_0         macrocell13     6394   8879  23660  RISE       1
\FT232_UART:BUART:rx_postpoll\/q              macrocell13     3350  12229  23660  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2308  14537  23660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1126/q
Path End       : \Timer_Channel_Right:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24058p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14099
-------------------------------------   ----- 
End-of-path arrival time (ps)           14099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell141        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1126/q                                            macrocell141   1250   1250  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_fifo_load\/main_1  macrocell19    6696   7946  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_fifo_load\/q       macrocell19    3350  11296  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/main_2   macrocell95    2802  14099  24058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0       macrocell95         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1126/q
Path End       : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 24078p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14079
-------------------------------------   ----- 
End-of-path arrival time (ps)           14079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell141        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1126/q                                              macrocell141   1250   1250  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_fifo_load\/main_1    macrocell19    6696   7946  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_fifo_load\/q         macrocell19    3350  11296  23361  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/main_2  macrocell93    2782  14079  24078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0    macrocell93         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1126/q
Path End       : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 24078p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14079
-------------------------------------   ----- 
End-of-path arrival time (ps)           14079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell141        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1126/q                                              macrocell141   1250   1250  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_fifo_load\/main_1    macrocell19    6696   7946  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capt_fifo_load\/q         macrocell19    3350  11296  23361  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/main_2  macrocell94    2782  14079  24078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0    macrocell94         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13807
-------------------------------------   ----- 
End-of-path arrival time (ps)           13807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)/in_clock                                          iocell28            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
GPS_Rx(0)/fb                                iocell28         2131   2131  24389  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_1         macrocell40      5447   7578  24389  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell40      3350  10928  24389  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell17   2880  13807  24389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ESP07_Rx(0)/fb
Path End       : \ESP07_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ESP07_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25283p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. ESP07_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12914
-------------------------------------   ----- 
End-of-path arrival time (ps)           12914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ESP07_Rx(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
ESP07_Rx(0)/fb                                iocell1         2183   2183  25283  RISE       1
\ESP07_UART:BUART:rx_postpoll\/main_0         macrocell6      5085   7268  25283  RISE       1
\ESP07_UART:BUART:rx_postpoll\/q              macrocell6      3350  10618  25283  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2296  12914  25283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb   iocell3       2485   2485  23660  RISE       1
MODIN5_1/main_2  macrocell84   6394   8879  29277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb   iocell3       2485   2485  23660  RISE       1
MODIN5_0/main_2  macrocell85   6394   8879  29277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:rx_last\/main_0
Capture Clock  : \FT232_UART:BUART:rx_last\/clock_0
Path slack     : 29314p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8843
-------------------------------------   ---- 
End-of-path arrival time (ps)           8843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                     iocell3       2485   2485  23660  RISE       1
\FT232_UART:BUART:rx_last\/main_0  macrocell87   6358   8843  29314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_last\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)/fb
Path End       : \GPS_UART:BUART:rx_state_0\/main_9
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 29692p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)/in_clock                                          iocell28            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
GPS_Rx(0)/fb                        iocell28       2131   2131  24389  RISE       1
\GPS_UART:BUART:rx_state_0\/main_9  macrocell130   6334   8465  29692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)/fb
Path End       : \GPS_UART:BUART:rx_last\/main_0
Capture Clock  : \GPS_UART:BUART:rx_last\/clock_0
Path slack     : 29799p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8358
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)/in_clock                                          iocell28            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
GPS_Rx(0)/fb                     iocell28       2131   2131  24389  RISE       1
\GPS_UART:BUART:rx_last\/main_0  macrocell139   6227   8358  29799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_last\/clock_0                           macrocell139        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)/fb
Path End       : \GPS_UART:BUART:rx_state_2\/main_8
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 29852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)/in_clock                                          iocell28            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
GPS_Rx(0)/fb                        iocell28       2131   2131  24389  RISE       1
\GPS_UART:BUART:rx_state_2\/main_8  macrocell133   6173   8304  29852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)/fb
Path End       : \GPS_UART:BUART:rx_status_3\/main_6
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 29852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)/in_clock                                          iocell28            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
GPS_Rx(0)/fb                         iocell28       2131   2131  24389  RISE       1
\GPS_UART:BUART:rx_status_3\/main_6  macrocell138   6173   8304  29852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ESP07_Rx(0)/fb
Path End       : \ESP07_UART:BUART:rx_state_0\/main_5
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 30001p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. ESP07_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8155
-------------------------------------   ---- 
End-of-path arrival time (ps)           8155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ESP07_Rx(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ESP07_Rx(0)/fb                        iocell1       2183   2183  25283  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_5  macrocell62   5972   8155  30001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ESP07_Rx(0)/fb
Path End       : \ESP07_UART:BUART:rx_status_3\/main_5
Capture Clock  : \ESP07_UART:BUART:rx_status_3\/clock_0
Path slack     : 30001p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. ESP07_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8155
-------------------------------------   ---- 
End-of-path arrival time (ps)           8155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ESP07_Rx(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
ESP07_Rx(0)/fb                         iocell1       2183   2183  25283  RISE       1
\ESP07_UART:BUART:rx_status_3\/main_5  macrocell70   5972   8155  30001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_status_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:rx_state_2\/main_5
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 30045p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8112
-------------------------------------   ---- 
End-of-path arrival time (ps)           8112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                        iocell3       2485   2485  23660  RISE       1
\FT232_UART:BUART:rx_state_2\/main_5  macrocell81   5627   8112  30045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:rx_status_3\/main_5
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 30045p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8112
-------------------------------------   ---- 
End-of-path arrival time (ps)           8112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                         iocell3       2485   2485  23660  RISE       1
\FT232_UART:BUART:rx_status_3\/main_5  macrocell86   5627   8112  30045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:rx_state_0\/main_5
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 30066p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                        iocell3       2485   2485  23660  RISE       1
\FT232_UART:BUART:rx_state_0\/main_5  macrocell78   5605   8090  30066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ESP07_Rx(0)/fb
Path End       : \ESP07_UART:BUART:rx_state_2\/main_5
Capture Clock  : \ESP07_UART:BUART:rx_state_2\/clock_0
Path slack     : 30126p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. ESP07_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ESP07_Rx(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ESP07_Rx(0)/fb                        iocell1       2183   2183  25283  RISE       1
\ESP07_UART:BUART:rx_state_2\/main_5  macrocell65   5848   8031  30126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1126/q
Path End       : \Timer_Channel_Right:TimerUDB:capture_last\/main_0
Capture Clock  : \Timer_Channel_Right:TimerUDB:capture_last\/clock_0
Path slack     : 30230p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7926
-------------------------------------   ---- 
End-of-path arrival time (ps)           7926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell141        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1126/q                                          macrocell141   1250   1250  23361  RISE       1
\Timer_Channel_Right:TimerUDB:capture_last\/main_0  macrocell92    6676   7926  30230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:capture_last\/clock_0        macrocell92         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)/fb
Path End       : \GPS_UART:BUART:pollcount_1\/main_3
Capture Clock  : \GPS_UART:BUART:pollcount_1\/clock_0
Path slack     : 30579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7578
-------------------------------------   ---- 
End-of-path arrival time (ps)           7578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)/in_clock                                          iocell28            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
GPS_Rx(0)/fb                         iocell28       2131   2131  24389  RISE       1
\GPS_UART:BUART:pollcount_1\/main_3  macrocell136   5447   7578  30579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_1\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)/fb
Path End       : \GPS_UART:BUART:pollcount_0\/main_2
Capture Clock  : \GPS_UART:BUART:pollcount_0\/clock_0
Path slack     : 30579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7578
-------------------------------------   ---- 
End-of-path arrival time (ps)           7578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)/in_clock                                          iocell28            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
GPS_Rx(0)/fb                         iocell28       2131   2131  24389  RISE       1
\GPS_UART:BUART:pollcount_0\/main_2  macrocell137   5447   7578  30579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_0\/clock_0                       macrocell137        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : \Timer_Channel_Left:TimerUDB:capture_last\/main_0
Capture Clock  : \Timer_Channel_Left:TimerUDB:capture_last\/clock_0
Path slack     : 30725p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between Debouncer_Clock Counter_Clock)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1114/q                                         macrocell140   1250   1250  19179  RISE       1
\Timer_Channel_Left:TimerUDB:capture_last\/main_0  macrocell88    6182   7432  30725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:capture_last\/clock_0         macrocell88         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ESP07_Rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30888p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. ESP07_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ESP07_Rx(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
ESP07_Rx(0)/fb   iocell1       2183   2183  25283  RISE       1
MODIN1_1/main_2  macrocell68   5085   7268  30888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ESP07_Rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30888p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. ESP07_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ESP07_Rx(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
ESP07_Rx(0)/fb   iocell1       2183   2183  25283  RISE       1
MODIN1_0/main_2  macrocell69   5085   7268  30888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ESP07_Rx(0)/fb
Path End       : \ESP07_UART:BUART:rx_last\/main_0
Capture Clock  : \ESP07_UART:BUART:rx_last\/clock_0
Path slack     : 30888p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. ESP07_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ESP07_Rx(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
ESP07_Rx(0)/fb                     iocell1       2183   2183  25283  RISE       1
\ESP07_UART:BUART:rx_last\/main_0  macrocell71   5085   7268  30888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_last\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21644
-------------------------------------   ----- 
End-of-path arrival time (ps)           21644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:reload\/main_1                macrocell21      4396   7896  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:reload\/q                     macrocell21      3350  11246  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   5268  16514  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  21644  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  21644  974126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell12      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19889
-------------------------------------   ----- 
End-of-path arrival time (ps)           19889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT   slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13    760    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2740   3500  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:reload\/main_1                macrocell28      4383   7883  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:reload\/q                     macrocell28      3350  11233  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   3526  14759  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   5130  19889  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  19889  975881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell14      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976868p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17072
-------------------------------------   ----- 
End-of-path arrival time (ps)           17072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:reload\/main_1                macrocell21      4396   7896  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:reload\/q                     macrocell21      3350  11246  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell12   5826  17072  976868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell12      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977426p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16514
-------------------------------------   ----- 
End-of-path arrival time (ps)           16514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:reload\/main_1                macrocell21      4396   7896  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:reload\/q                     macrocell21      3350  11246  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   5268  16514  977426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Right:Net_1251\/main_7
Capture Clock  : \Decoder_Right:Net_1251\/clock_0
Path slack     : 977771p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18719
-------------------------------------   ----- 
End-of-path arrival time (ps)           18719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_filt\/q  macrocell118   1250   1250  977771  RISE       1
\Decoder_Right:Net_1251_split\/main_2   macrocell115  11201  12451  977771  RISE       1
\Decoder_Right:Net_1251_split\/q        macrocell115   3350  15801  977771  RISE       1
\Decoder_Right:Net_1251\/main_7         macrocell110   2918  18719  977771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978218p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15722
-------------------------------------   ----- 
End-of-path arrival time (ps)           15722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT   slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13    760    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2740   3500  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:reload\/main_1                macrocell28      4383   7883  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:reload\/q                     macrocell28      3350  11233  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell14   4489  15722  978218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell14      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1203\/q
Path End       : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15161
-------------------------------------   ----- 
End-of-path arrival time (ps)           15161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1203\/q                                    macrocell103     1250   1250  976047  RISE       1
\Decoder_Left:Cnt16:CounterUDB:count_enable\/main_2          macrocell25      6187   7437  976047  RISE       1
\Decoder_Left:Cnt16:CounterUDB:count_enable\/q               macrocell25      3350  10787  976047  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell12   4375  15161  978779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell12      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979181p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14759
-------------------------------------   ----- 
End-of-path arrival time (ps)           14759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT   slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13    760    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2740   3500  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:reload\/main_1                macrocell28      4383   7883  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:reload\/q                     macrocell28      3350  11233  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   3526  14759  979181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979271p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20229
-------------------------------------   ----- 
End-of-path arrival time (ps)           20229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:status_3\/main_0            macrocell31      6691  10191  979271  RISE       1
\Decoder_Right:Cnt16:CounterUDB:status_3\/q                 macrocell31      3350  13541  979271  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell9     6688  20229  979271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell9        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1203\/q
Path End       : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979347p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14593
-------------------------------------   ----- 
End-of-path arrival time (ps)           14593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1203\/q                                    macrocell103     1250   1250  976047  RISE       1
\Decoder_Left:Cnt16:CounterUDB:count_enable\/main_2          macrocell25      6187   7437  976047  RISE       1
\Decoder_Left:Cnt16:CounterUDB:count_enable\/q               macrocell25      3350  10787  976047  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell11   3806  14593  979347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Right:Net_1203\/main_2
Capture Clock  : \Decoder_Right:Net_1203\/clock_0
Path slack     : 979547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16943
-------------------------------------   ----- 
End-of-path arrival time (ps)           16943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_filt\/q  macrocell118   1250   1250  977771  RISE       1
\Decoder_Right:Net_1203\/main_2         macrocell117  15693  16943  979547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19675
-------------------------------------   ----- 
End-of-path arrival time (ps)           19675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell13   1370   1370  979825  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell14      0   1370  979825  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell14   2260   3630  979825  RISE       1
\Decoder_Right:Cnt16:CounterUDB:status_0\/main_0             macrocell29      6575  10205  979825  RISE       1
\Decoder_Right:Cnt16:CounterUDB:status_0\/q                  macrocell29      3350  13555  979825  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell9     6120  19675  979825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell9        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1203\/q
Path End       : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 981490p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12450
-------------------------------------   ----- 
End-of-path arrival time (ps)           12450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT   slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1203\/q                                    macrocell117     1250   1250  979199  RISE       1
\Decoder_Right:Cnt16:CounterUDB:count_enable\/main_2          macrocell32      3218   4468  979199  RISE       1
\Decoder_Right:Cnt16:CounterUDB:count_enable\/q               macrocell32      3350   7818  979199  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell14   4631  12450  981490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell14      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_1\/q
Path End       : \Decoder_Right:Net_1203\/main_5
Capture Clock  : \Decoder_Right:Net_1203\/clock_0
Path slack     : 981641p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14849
-------------------------------------   ----- 
End-of-path arrival time (ps)           14849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_1\/q  macrocell122   1250   1250  980313  RISE       1
\Decoder_Right:Net_1203\/main_5     macrocell117  13599  14849  981641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_0\/q
Path End       : \Decoder_Right:Net_1203\/main_6
Capture Clock  : \Decoder_Right:Net_1203\/clock_0
Path slack     : 981655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14835
-------------------------------------   ----- 
End-of-path arrival time (ps)           14835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_0\/q  macrocell123   1250   1250  980188  RISE       1
\Decoder_Right:Net_1203\/main_6     macrocell117  13585  14835  981655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:error\/q
Path End       : \Decoder_Right:Net_1203\/main_4
Capture Clock  : \Decoder_Right:Net_1203\/clock_0
Path slack     : 981749p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14741
-------------------------------------   ----- 
End-of-path arrival time (ps)           14741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:error\/q  macrocell121   1250   1250  980358  RISE       1
\Decoder_Right:Net_1203\/main_4   macrocell117  13491  14741  981749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1203\/q
Path End       : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 982499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT   slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1203\/q                                    macrocell117     1250   1250  979199  RISE       1
\Decoder_Right:Cnt16:CounterUDB:count_enable\/main_2          macrocell32      3218   4468  979199  RISE       1
\Decoder_Right:Cnt16:CounterUDB:count_enable\/q               macrocell32      3350   7818  979199  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell13   3622  11441  982499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Channel_Left:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Channel_Left:TimerUDB:rstSts:stsreg\/clock
Path slack     : 982517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16983
-------------------------------------   ----- 
End-of-path arrival time (ps)           16983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7    760    760  982517  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0    760  982517  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2740   3500  982517  RISE       1
\Timer_Channel_Left:TimerUDB:status_tc\/main_1         macrocell18     4690   8190  982517  RISE       1
\Timer_Channel_Left:TimerUDB:status_tc\/q              macrocell18     3350  11540  982517  RISE       1
\Timer_Channel_Left:TimerUDB:rstSts:stsreg\/status_0   statusicell5    5443  16983  982517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13097
-------------------------------------   ----- 
End-of-path arrival time (ps)           13097
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  974806  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell7   6757   7967  982673  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell7   5130  13097  982673  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell8      0  13097  982673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Right:Net_1251\/main_2
Capture Clock  : \Decoder_Right:Net_1251\/clock_0
Path slack     : 982697p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13793
-------------------------------------   ----- 
End-of-path arrival time (ps)           13793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_filt\/q  macrocell118   1250   1250  977771  RISE       1
\Decoder_Right:Net_1251\/main_2         macrocell110  12543  13793  982697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:error\/q
Path End       : \Decoder_Right:Net_1251\/main_4
Capture Clock  : \Decoder_Right:Net_1251\/clock_0
Path slack     : 983978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12512
-------------------------------------   ----- 
End-of-path arrival time (ps)           12512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:error\/q  macrocell121   1250   1250  980358  RISE       1
\Decoder_Right:Net_1251\/main_4   macrocell110  11262  12512  983978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11420
-------------------------------------   ----- 
End-of-path arrival time (ps)           11420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/clock       datapathcell9       0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    2790   6290  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  11420  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  11420  984350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/clock       datapathcell10      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Left:Net_1251\/main_7
Capture Clock  : \Decoder_Left:Net_1251\/clock_0
Path slack     : 984433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12057
-------------------------------------   ----- 
End-of-path arrival time (ps)           12057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_filt\/q  macrocell104   1250   1250  984433  RISE       1
\Decoder_Left:Net_1251_split\/main_2   macrocell101   5229   6479  984433  RISE       1
\Decoder_Left:Net_1251_split\/q        macrocell101   3350   9829  984433  RISE       1
\Decoder_Left:Net_1251\/main_7         macrocell96    2228  12057  984433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_0\/q
Path End       : \Decoder_Right:Net_1251\/main_6
Capture Clock  : \Decoder_Right:Net_1251\/clock_0
Path slack     : 984480p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12010
-------------------------------------   ----- 
End-of-path arrival time (ps)           12010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_0\/q  macrocell123   1250   1250  980188  RISE       1
\Decoder_Right:Net_1251\/main_6     macrocell110  10760  12010  984480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_1\/q
Path End       : \Decoder_Right:Net_1251\/main_5
Capture Clock  : \Decoder_Right:Net_1251\/clock_0
Path slack     : 984570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11920
-------------------------------------   ----- 
End-of-path arrival time (ps)           11920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_1\/q  macrocell122   1250   1250  980313  RISE       1
\Decoder_Right:Net_1251\/main_5     macrocell110  10670  11920  984570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1251\/q
Path End       : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 984676p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9264
-------------------------------------   ---- 
End-of-path arrival time (ps)           9264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT   slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1251\/q                                    macrocell110     1250   1250  981380  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell14   8014   9264  984676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell14      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1251\/q
Path End       : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 984680p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9260
-------------------------------------   ---- 
End-of-path arrival time (ps)           9260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT   slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1251\/q                                    macrocell110     1250   1250  981380  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell13   8010   9260  984680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14813
-------------------------------------   ----- 
End-of-path arrival time (ps)           14813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  984687  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  984687  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  984687  RISE       1
\Decoder_Left:Cnt16:CounterUDB:status_0\/main_0             macrocell22      2294   5924  984687  RISE       1
\Decoder_Left:Cnt16:CounterUDB:status_0\/q                  macrocell22      3350   9274  984687  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     5538  14813  984687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell7        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 984966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11524
-------------------------------------   ----- 
End-of-path arrival time (ps)           11524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell112     8024  11524  984966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell112        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985973p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7967
-------------------------------------   ---- 
End-of-path arrival time (ps)           7967
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  974806  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell7   6757   7967  985973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Channel_Right:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Channel_Right:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986043p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13457
-------------------------------------   ----- 
End-of-path arrival time (ps)           13457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/clock       datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  984350  RISE       1
\Timer_Channel_Right:TimerUDB:status_tc\/main_1         macrocell20      3698   7198  986043  RISE       1
\Timer_Channel_Right:TimerUDB:status_tc\/q              macrocell20      3350  10548  986043  RISE       1
\Timer_Channel_Right:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2909  13457  986043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:rstSts:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Decoder_Right:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 986272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10218
-------------------------------------   ----- 
End-of-path arrival time (ps)           10218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell13   1370   1370  979825  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell14      0   1370  979825  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell14   2260   3630  979825  RISE       1
\Decoder_Right:Cnt16:CounterUDB:prevCompare\/main_0          macrocell114     6588  10218  986272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell114        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986299p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7641
-------------------------------------   ---- 
End-of-path arrival time (ps)           7641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  982517  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  982517  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  982517  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   4141   7641  986299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1275\/q
Path End       : \Decoder_Right:bQuadDec:Stsreg\/status_0
Capture Clock  : \Decoder_Right:bQuadDec:Stsreg\/clock
Path slack     : 986326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13174
-------------------------------------   ----- 
End-of-path arrival time (ps)           13174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1275\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1275\/q                macrocell113    1250   1250  986326  RISE       1
\Decoder_Right:Net_530\/main_0            macrocell33     6250   7500  986326  RISE       1
\Decoder_Right:Net_530\/q                 macrocell33     3350  10850  986326  RISE       1
\Decoder_Right:bQuadDec:Stsreg\/status_0  statusicell10   2324  13174  986326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:Stsreg\/clock                      statusicell10       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1275\/q
Path End       : \Decoder_Right:bQuadDec:Stsreg\/status_1
Capture Clock  : \Decoder_Right:bQuadDec:Stsreg\/clock
Path slack     : 986351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13149
-------------------------------------   ----- 
End-of-path arrival time (ps)           13149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1275\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1275\/q                macrocell113    1250   1250  986326  RISE       1
\Decoder_Right:Net_611\/main_0            macrocell34     6250   7500  986351  RISE       1
\Decoder_Right:Net_611\/q                 macrocell34     3350  10850  986351  RISE       1
\Decoder_Right:bQuadDec:Stsreg\/status_1  statusicell10   2299  13149  986351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:Stsreg\/clock                      statusicell10       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:error\/q
Path End       : \Decoder_Right:bQuadDec:Stsreg\/status_3
Capture Clock  : \Decoder_Right:bQuadDec:Stsreg\/clock
Path slack     : 986425p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13075
-------------------------------------   ----- 
End-of-path arrival time (ps)           13075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:error\/q          macrocell121    1250   1250  980358  RISE       1
\Decoder_Right:bQuadDec:Stsreg\/status_3  statusicell10  11825  13075  986425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:Stsreg\/clock                      statusicell10       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1260\/q
Path End       : \Decoder_Right:Net_1251\/main_1
Capture Clock  : \Decoder_Right:Net_1251\/clock_0
Path slack     : 986441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10049
-------------------------------------   ----- 
End-of-path arrival time (ps)           10049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1260\/q       macrocell120   1250   1250  975955  RISE       1
\Decoder_Right:Net_1251\/main_1  macrocell110   8799  10049  986441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986830p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12670
-------------------------------------   ----- 
End-of-path arrival time (ps)           12670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT   slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:status_3\/main_0            macrocell24      3507   7007  986830  RISE       1
\Decoder_Left:Cnt16:CounterUDB:status_3\/q                 macrocell24      3350  10357  986830  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell7     2313  12670  986830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell7        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986842p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  974806  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell8   5888   7098  986842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Right:bQuadDec:error\/main_2
Capture Clock  : \Decoder_Right:bQuadDec:error\/clock_0
Path slack     : 987566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8924
-------------------------------------   ---- 
End-of-path arrival time (ps)           8924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_filt\/q  macrocell119   1250   1250  981228  RISE       1
\Decoder_Right:bQuadDec:error\/main_2   macrocell121   7674   8924  987566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Right:bQuadDec:state_1\/main_2
Capture Clock  : \Decoder_Right:bQuadDec:state_1\/clock_0
Path slack     : 987566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8924
-------------------------------------   ---- 
End-of-path arrival time (ps)           8924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_filt\/q   macrocell119   1250   1250  981228  RISE       1
\Decoder_Right:bQuadDec:state_1\/main_2  macrocell122   7674   8924  987566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/clock       datapathcell9       0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    2790   6290  987650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/clock       datapathcell9       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987658p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/clock       datapathcell9       0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  984350  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   2782   6282  987658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/clock       datapathcell10      0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1251\/q
Path End       : \Decoder_Left:bQuadDec:Stsreg\/status_0
Capture Clock  : \Decoder_Left:bQuadDec:Stsreg\/clock
Path slack     : 987916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1251\/q                macrocell96    1250   1250  985273  RISE       1
\Decoder_Left:Net_530\/main_1            macrocell26    4108   5358  987916  RISE       1
\Decoder_Left:Net_530\/q                 macrocell26    3350   8708  987916  RISE       1
\Decoder_Left:bQuadDec:Stsreg\/status_0  statusicell8   2875  11584  987916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:Stsreg\/clock                       statusicell8        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1251\/q
Path End       : \Decoder_Left:bQuadDec:Stsreg\/status_1
Capture Clock  : \Decoder_Left:bQuadDec:Stsreg\/clock
Path slack     : 987919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1251\/q                macrocell96    1250   1250  985273  RISE       1
\Decoder_Left:Net_611\/main_1            macrocell27    4108   5358  987919  RISE       1
\Decoder_Left:Net_611\/q                 macrocell27    3350   8708  987919  RISE       1
\Decoder_Left:bQuadDec:Stsreg\/status_1  statusicell8   2873  11581  987919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:Stsreg\/clock                       statusicell8        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Right:bQuadDec:state_0\/main_2
Capture Clock  : \Decoder_Right:bQuadDec:state_0\/clock_0
Path slack     : 988129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_filt\/q   macrocell119   1250   1250  981228  RISE       1
\Decoder_Right:bQuadDec:state_0\/main_2  macrocell123   7111   8361  988129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11366
-------------------------------------   ----- 
End-of-path arrival time (ps)           11366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT   slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  975437  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  975437  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  975437  RISE       1
\Decoder_Left:Cnt16:CounterUDB:status_2\/main_0            macrocell23      2305   5695  988134  RISE       1
\Decoder_Left:Cnt16:CounterUDB:status_2\/q                 macrocell23      3350   9045  988134  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell7     2320  11366  988134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell7        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11364
-------------------------------------   ----- 
End-of-path arrival time (ps)           11364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell13    670    670  978065  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell14      0    670  978065  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell14   2720   3390  978065  RISE       1
\Decoder_Right:Cnt16:CounterUDB:status_2\/main_0            macrocell30      2309   5699  988136  RISE       1
\Decoder_Right:Cnt16:CounterUDB:status_2\/q                 macrocell30      3350   9049  988136  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell9     2316  11364  988136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell9        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  982517  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  982517  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  982517  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell8   2298   5798  988142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1260\/q
Path End       : \Decoder_Right:Net_1203\/main_0
Capture Clock  : \Decoder_Right:Net_1203\/clock_0
Path slack     : 988236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1260\/q       macrocell120   1250   1250  975955  RISE       1
\Decoder_Right:Net_1203\/main_0  macrocell117   7004   8254  988236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Right:Net_1251\/main_3
Capture Clock  : \Decoder_Right:Net_1251\/clock_0
Path slack     : 988283p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8207
-------------------------------------   ---- 
End-of-path arrival time (ps)           8207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_filt\/q  macrocell119   1250   1250  981228  RISE       1
\Decoder_Right:Net_1251\/main_3         macrocell110   6957   8207  988283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1251\/q
Path End       : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1251\/q                                    macrocell96      1250   1250  985273  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell11   4117   5367  988573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1251\/q
Path End       : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 988574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1251\/q                                    macrocell96      1250   1250  985273  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell12   4116   5366  988574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell12      0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Right:Net_1275\/main_0
Capture Clock  : \Decoder_Right:Net_1275\/clock_0
Path slack     : 988607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  975881  RISE       1
\Decoder_Right:Net_1275\/main_0                             macrocell113     4383   7883  988607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1275\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988704p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                           model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  985408  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell10   4026   5236  988704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\/clock       datapathcell10      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988708p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                           model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6    1210   1210  985408  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell9   4022   5232  988708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\/clock       datapathcell9       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1203\/q
Path End       : \Decoder_Left:Net_1203\/main_1
Capture Clock  : \Decoder_Left:Net_1203\/clock_0
Path slack     : 989053p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7437
-------------------------------------   ---- 
End-of-path arrival time (ps)           7437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1203\/q       macrocell103   1250   1250  976047  RISE       1
\Decoder_Left:Net_1203\/main_1  macrocell103   6187   7437  989053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 989079p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT   slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell98      3911   7411  989079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell98         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Left:Net_1251\/main_2
Capture Clock  : \Decoder_Left:Net_1251\/clock_0
Path slack     : 989349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7141
-------------------------------------   ---- 
End-of-path arrival time (ps)           7141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_filt\/q  macrocell104   1250   1250  984433  RISE       1
\Decoder_Left:Net_1251\/main_2         macrocell96    5891   7141  989349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Left:bQuadDec:state_1\/main_1
Capture Clock  : \Decoder_Left:bQuadDec:state_1\/clock_0
Path slack     : 989349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7141
-------------------------------------   ---- 
End-of-path arrival time (ps)           7141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_filt\/q   macrocell104   1250   1250  984433  RISE       1
\Decoder_Left:bQuadDec:state_1\/main_1  macrocell108   5891   7141  989349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Left:bQuadDec:error\/main_1
Capture Clock  : \Decoder_Left:bQuadDec:error\/clock_0
Path slack     : 989358p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_filt\/q  macrocell104   1250   1250  984433  RISE       1
\Decoder_Left:bQuadDec:error\/main_1   macrocell107   5882   7132  989358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1260\/q
Path End       : \Decoder_Right:bQuadDec:Stsreg\/status_2
Capture Clock  : \Decoder_Right:bQuadDec:Stsreg\/clock
Path slack     : 989441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10059
-------------------------------------   ----- 
End-of-path arrival time (ps)           10059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1260\/q                macrocell120    1250   1250  975955  RISE       1
\Decoder_Right:bQuadDec:Stsreg\/status_2  statusicell10   8809  10059  989441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:Stsreg\/clock                      statusicell10       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Left:Net_1275\/main_0
Capture Clock  : \Decoder_Left:Net_1275\/clock_0
Path slack     : 989483p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT   slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  974126  RISE       1
\Decoder_Left:Net_1275\/main_0                             macrocell99      3507   7007  989483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1275\/clock_0                            macrocell99         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Left:Net_1203\/main_2
Capture Clock  : \Decoder_Left:Net_1203\/clock_0
Path slack     : 989485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_filt\/q  macrocell104   1250   1250  984433  RISE       1
\Decoder_Left:Net_1203\/main_2         macrocell103   5755   7005  989485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Left:bQuadDec:state_0\/main_1
Capture Clock  : \Decoder_Left:bQuadDec:state_0\/clock_0
Path slack     : 989485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_filt\/q   macrocell104   1250   1250  984433  RISE       1
\Decoder_Left:bQuadDec:state_0\/main_1  macrocell109   5755   7005  989485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Left:Net_1203\/main_3
Capture Clock  : \Decoder_Left:Net_1203\/clock_0
Path slack     : 989627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/clock_0                macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_filt\/q  macrocell105   1250   1250  984582  RISE       1
\Decoder_Left:Net_1203\/main_3         macrocell103   5613   6863  989627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Left:bQuadDec:state_0\/main_2
Capture Clock  : \Decoder_Left:bQuadDec:state_0\/clock_0
Path slack     : 989627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/clock_0                macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_filt\/q   macrocell105   1250   1250  984582  RISE       1
\Decoder_Left:bQuadDec:state_0\/main_2  macrocell109   5613   6863  989627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Left:bQuadDec:error\/main_2
Capture Clock  : \Decoder_Left:bQuadDec:error\/clock_0
Path slack     : 989638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/clock_0                macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_filt\/q  macrocell105   1250   1250  984582  RISE       1
\Decoder_Left:bQuadDec:error\/main_2   macrocell107   5602   6852  989638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:error\/q
Path End       : \Decoder_Right:bQuadDec:error\/main_3
Capture Clock  : \Decoder_Right:bQuadDec:error\/clock_0
Path slack     : 989874p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:error\/q       macrocell121   1250   1250  980358  RISE       1
\Decoder_Right:bQuadDec:error\/main_3  macrocell121   5366   6616  989874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:error\/q
Path End       : \Decoder_Right:bQuadDec:state_1\/main_3
Capture Clock  : \Decoder_Right:bQuadDec:state_1\/clock_0
Path slack     : 989874p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:error\/q         macrocell121   1250   1250  980358  RISE       1
\Decoder_Right:bQuadDec:state_1\/main_3  macrocell122   5366   6616  989874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9311
-------------------------------------   ---- 
End-of-path arrival time (ps)           9311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  975881  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell9     5811   9311  990189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell9        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1260\/q
Path End       : \Decoder_Left:Net_1260\/main_0
Capture Clock  : \Decoder_Left:Net_1260\/clock_0
Path slack     : 990406p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1260\/q       macrocell106   1250   1250  975942  RISE       1
\Decoder_Left:Net_1260\/main_0  macrocell106   4834   6084  990406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1260\/q
Path End       : \Decoder_Left:bQuadDec:error\/main_0
Capture Clock  : \Decoder_Left:bQuadDec:error\/clock_0
Path slack     : 990406p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1260\/q             macrocell106   1250   1250  975942  RISE       1
\Decoder_Left:bQuadDec:error\/main_0  macrocell107   4834   6084  990406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1260\/q
Path End       : \Decoder_Left:Net_1203\/main_0
Capture Clock  : \Decoder_Left:Net_1203\/clock_0
Path slack     : 990410p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1260\/q       macrocell106   1250   1250  975942  RISE       1
\Decoder_Left:Net_1203\/main_0  macrocell103   4830   6080  990410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1260\/q
Path End       : \Decoder_Left:bQuadDec:state_0\/main_0
Capture Clock  : \Decoder_Left:bQuadDec:state_0\/clock_0
Path slack     : 990410p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1260\/q               macrocell106   1250   1250  975942  RISE       1
\Decoder_Left:bQuadDec:state_0\/main_0  macrocell109   4830   6080  990410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1260\/q
Path End       : \Decoder_Left:Net_1251\/main_1
Capture Clock  : \Decoder_Left:Net_1251\/clock_0
Path slack     : 990411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6079
-------------------------------------   ---- 
End-of-path arrival time (ps)           6079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1260\/q       macrocell106   1250   1250  975942  RISE       1
\Decoder_Left:Net_1251\/main_1  macrocell96    4829   6079  990411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1260\/q
Path End       : \Decoder_Left:bQuadDec:state_1\/main_0
Capture Clock  : \Decoder_Left:bQuadDec:state_1\/clock_0
Path slack     : 990411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6079
-------------------------------------   ---- 
End-of-path arrival time (ps)           6079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1260\/q               macrocell106   1250   1250  975942  RISE       1
\Decoder_Left:bQuadDec:state_1\/main_0  macrocell108   4829   6079  990411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:error\/q
Path End       : \Decoder_Right:Net_1260\/main_1
Capture Clock  : \Decoder_Right:Net_1260\/clock_0
Path slack     : 990426p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:error\/q  macrocell121   1250   1250  980358  RISE       1
\Decoder_Right:Net_1260\/main_1   macrocell120   4814   6064  990426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:error\/q
Path End       : \Decoder_Right:bQuadDec:state_0\/main_3
Capture Clock  : \Decoder_Right:bQuadDec:state_0\/clock_0
Path slack     : 990426p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:error\/q         macrocell121   1250   1250  980358  RISE       1
\Decoder_Right:bQuadDec:state_0\/main_3  macrocell123   4814   6064  990426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Decoder_Left:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  984687  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  984687  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  984687  RISE       1
\Decoder_Left:Cnt16:CounterUDB:prevCompare\/main_0          macrocell100     2294   5924  990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell100        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1203\/q
Path End       : \Decoder_Left:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 990664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1203\/q                              macrocell103   1250   1250  976047  RISE       1
\Decoder_Left:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell102   4576   5826  990664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell102        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell13    670    670  978065  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell14      0    670  978065  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell14   2720   3390  978065  RISE       1
\Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell111     2309   5699  990791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell111        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Decoder_Right:Net_1275\/main_1
Capture Clock  : \Decoder_Right:Net_1275\/clock_0
Path slack     : 990791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell13      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell13    670    670  978065  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell14      0    670  978065  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell14   2720   3390  978065  RISE       1
\Decoder_Right:Net_1275\/main_1                             macrocell113     2309   5699  990791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1275\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT   slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  975437  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  975437  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  975437  RISE       1
\Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell97      2305   5695  990795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell97         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Decoder_Left:Net_1275\/main_1
Capture Clock  : \Decoder_Left:Net_1275\/clock_0
Path slack     : 990795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT   slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  975437  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  975437  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  975437  RISE       1
\Decoder_Left:Net_1275\/main_1                             macrocell99      2305   5695  990795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1275\/clock_0                            macrocell99         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Left:Net_1251\/main_3
Capture Clock  : \Decoder_Left:Net_1251\/clock_0
Path slack     : 990912p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/clock_0                macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_filt\/q  macrocell105   1250   1250  984582  RISE       1
\Decoder_Left:Net_1251\/main_3         macrocell96    4328   5578  990912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Left:bQuadDec:state_1\/main_2
Capture Clock  : \Decoder_Left:bQuadDec:state_1\/clock_0
Path slack     : 990912p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/clock_0                macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_filt\/q   macrocell105   1250   1250  984582  RISE       1
\Decoder_Left:bQuadDec:state_1\/main_2  macrocell108   4328   5578  990912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1251\/q
Path End       : \Decoder_Left:Net_1251\/main_0
Capture Clock  : \Decoder_Left:Net_1251\/clock_0
Path slack     : 990938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1251\/q       macrocell96   1250   1250  985273  RISE       1
\Decoder_Left:Net_1251\/main_0  macrocell96   4302   5552  990938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Right:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Decoder_Right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 990940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_filt\/q       macrocell118   1250   1250  977771  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/main_3  macrocell118   4300   5550  990940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Right:bQuadDec:error\/main_1
Capture Clock  : \Decoder_Right:bQuadDec:error\/clock_0
Path slack     : 990962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_filt\/q  macrocell118   1250   1250  977771  RISE       1
\Decoder_Right:bQuadDec:error\/main_1   macrocell121   4278   5528  990962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Right:bQuadDec:state_1\/main_1
Capture Clock  : \Decoder_Right:bQuadDec:state_1\/clock_0
Path slack     : 990962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_filt\/q   macrocell118   1250   1250  977771  RISE       1
\Decoder_Right:bQuadDec:state_1\/main_1  macrocell122   4278   5528  990962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1260\/q
Path End       : \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991167p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Recovery time                                                  0
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8833
-------------------------------------   ---- 
End-of-path arrival time (ps)           8833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1260\/q                             macrocell120   1250   1250  975955  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell9   7583   8833  991167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell9        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_0\/q
Path End       : \Decoder_Right:Net_1260\/main_3
Capture Clock  : \Decoder_Right:Net_1260\/clock_0
Path slack     : 991170p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_0\/q  macrocell123   1250   1250  980188  RISE       1
\Decoder_Right:Net_1260\/main_3     macrocell120   4070   5320  991170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_0\/q
Path End       : \Decoder_Right:bQuadDec:state_0\/main_5
Capture Clock  : \Decoder_Right:bQuadDec:state_0\/clock_0
Path slack     : 991170p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_0\/q       macrocell123   1250   1250  980188  RISE       1
\Decoder_Right:bQuadDec:state_0\/main_5  macrocell123   4070   5320  991170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_0\/q
Path End       : \Decoder_Right:bQuadDec:error\/main_5
Capture Clock  : \Decoder_Right:bQuadDec:error\/clock_0
Path slack     : 991194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_0\/q     macrocell123   1250   1250  980188  RISE       1
\Decoder_Right:bQuadDec:error\/main_5  macrocell121   4046   5296  991194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_0\/q
Path End       : \Decoder_Right:bQuadDec:state_1\/main_5
Capture Clock  : \Decoder_Right:bQuadDec:state_1\/clock_0
Path slack     : 991194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_0\/q       macrocell123   1250   1250  980188  RISE       1
\Decoder_Right:bQuadDec:state_1\/main_5  macrocell122   4046   5296  991194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Right:Net_1203\/main_3
Capture Clock  : \Decoder_Right:Net_1203\/clock_0
Path slack     : 991437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_filt\/q  macrocell119   1250   1250  981228  RISE       1
\Decoder_Right:Net_1203\/main_3         macrocell117   3803   5053  991437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Right:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Decoder_Right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_filt\/q       macrocell119   1250   1250  981228  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/main_3  macrocell119   3803   5053  991437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1251\/q
Path End       : \Decoder_Right:Net_1251\/main_0
Capture Clock  : \Decoder_Right:Net_1251\/clock_0
Path slack     : 991496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1251\/q       macrocell110   1250   1250  981380  RISE       1
\Decoder_Right:Net_1251\/main_0  macrocell110   3744   4994  991496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1251\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991532p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT   slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  974126  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     4468   7968  991532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell7        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_delayed_0\/q
Path End       : \Decoder_Right:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Decoder_Right:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 991571p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_delayed_0\/clock_0          macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_delayed_0\/q       macrocell53   1250   1250  991571  RISE       1
\Decoder_Right:bQuadDec:quad_B_delayed_1\/main_0  macrocell54   3669   4919  991571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_delayed_1\/clock_0          macrocell54         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_delayed_0\/q
Path End       : \Decoder_Right:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Decoder_Right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991571p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_delayed_0\/clock_0          macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_delayed_0\/q  macrocell53    1250   1250  991571  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/main_0  macrocell119   3669   4919  991571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1260\/q
Path End       : \Decoder_Left:bQuadDec:Stsreg\/status_2
Capture Clock  : \Decoder_Left:bQuadDec:Stsreg\/clock
Path slack     : 991635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1260\/q                macrocell106   1250   1250  975942  RISE       1
\Decoder_Left:bQuadDec:Stsreg\/status_2  statusicell8   6615   7865  991635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:Stsreg\/clock                       statusicell8        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Right:bQuadDec:state_0\/main_1
Capture Clock  : \Decoder_Right:bQuadDec:state_0\/clock_0
Path slack     : 991656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_filt\/q   macrocell118   1250   1250  977771  RISE       1
\Decoder_Right:bQuadDec:state_0\/main_1  macrocell123   3584   4834  991656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_1\/q
Path End       : \Decoder_Right:Net_1260\/main_2
Capture Clock  : \Decoder_Right:Net_1260\/clock_0
Path slack     : 991683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_1\/q  macrocell122   1250   1250  980313  RISE       1
\Decoder_Right:Net_1260\/main_2     macrocell120   3557   4807  991683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_1\/q
Path End       : \Decoder_Right:bQuadDec:state_0\/main_4
Capture Clock  : \Decoder_Right:bQuadDec:state_0\/clock_0
Path slack     : 991683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_1\/q       macrocell122   1250   1250  980313  RISE       1
\Decoder_Right:bQuadDec:state_0\/main_4  macrocell123   3557   4807  991683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_1\/q
Path End       : \Decoder_Right:bQuadDec:error\/main_4
Capture Clock  : \Decoder_Right:bQuadDec:error\/clock_0
Path slack     : 991686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_1\/q     macrocell122   1250   1250  980313  RISE       1
\Decoder_Right:bQuadDec:error\/main_4  macrocell121   3554   4804  991686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:state_1\/q
Path End       : \Decoder_Right:bQuadDec:state_1\/main_4
Capture Clock  : \Decoder_Right:bQuadDec:state_1\/clock_0
Path slack     : 991686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:state_1\/q       macrocell122   1250   1250  980313  RISE       1
\Decoder_Right:bQuadDec:state_1\/main_4  macrocell122   3554   4804  991686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:error\/q
Path End       : \Decoder_Left:Net_1260\/main_1
Capture Clock  : \Decoder_Left:Net_1260\/clock_0
Path slack     : 991761p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:error\/q  macrocell107   1250   1250  986184  RISE       1
\Decoder_Left:Net_1260\/main_1   macrocell106   3479   4729  991761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:error\/q
Path End       : \Decoder_Left:bQuadDec:error\/main_3
Capture Clock  : \Decoder_Left:bQuadDec:error\/clock_0
Path slack     : 991761p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:error\/q       macrocell107   1250   1250  986184  RISE       1
\Decoder_Left:bQuadDec:error\/main_3  macrocell107   3479   4729  991761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:error\/q
Path End       : \Decoder_Left:Net_1203\/main_4
Capture Clock  : \Decoder_Left:Net_1203\/clock_0
Path slack     : 991763p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:error\/q  macrocell107   1250   1250  986184  RISE       1
\Decoder_Left:Net_1203\/main_4   macrocell103   3477   4727  991763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:error\/q
Path End       : \Decoder_Left:bQuadDec:state_0\/main_3
Capture Clock  : \Decoder_Left:bQuadDec:state_0\/clock_0
Path slack     : 991763p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:error\/q         macrocell107   1250   1250  986184  RISE       1
\Decoder_Left:bQuadDec:state_0\/main_3  macrocell109   3477   4727  991763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:error\/q
Path End       : \Decoder_Left:Net_1251\/main_4
Capture Clock  : \Decoder_Left:Net_1251\/clock_0
Path slack     : 991900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:error\/q  macrocell107   1250   1250  986184  RISE       1
\Decoder_Left:Net_1251\/main_4   macrocell96    3340   4590  991900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:error\/q
Path End       : \Decoder_Left:bQuadDec:state_1\/main_3
Capture Clock  : \Decoder_Left:bQuadDec:state_1\/clock_0
Path slack     : 991900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:error\/q         macrocell107   1250   1250  986184  RISE       1
\Decoder_Left:bQuadDec:state_1\/main_3  macrocell108   3340   4590  991900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_1\/q
Path End       : \Decoder_Left:Net_1260\/main_2
Capture Clock  : \Decoder_Left:Net_1260\/clock_0
Path slack     : 991967p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_1\/q  macrocell108   1250   1250  986397  RISE       1
\Decoder_Left:Net_1260\/main_2     macrocell106   3273   4523  991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_1\/q
Path End       : \Decoder_Left:bQuadDec:error\/main_4
Capture Clock  : \Decoder_Left:bQuadDec:error\/clock_0
Path slack     : 991967p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_1\/q     macrocell108   1250   1250  986397  RISE       1
\Decoder_Left:bQuadDec:error\/main_4  macrocell107   3273   4523  991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_1\/q
Path End       : \Decoder_Left:Net_1203\/main_5
Capture Clock  : \Decoder_Left:Net_1203\/clock_0
Path slack     : 991977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_1\/q  macrocell108   1250   1250  986397  RISE       1
\Decoder_Left:Net_1203\/main_5     macrocell103   3263   4513  991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_1\/q
Path End       : \Decoder_Left:bQuadDec:state_0\/main_4
Capture Clock  : \Decoder_Left:bQuadDec:state_0\/clock_0
Path slack     : 991977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_1\/q       macrocell108   1250   1250  986397  RISE       1
\Decoder_Left:bQuadDec:state_0\/main_4  macrocell109   3263   4513  991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1203\/q
Path End       : \Decoder_Right:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Decoder_Right:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1203\/q                              macrocell117   1250   1250  979199  RISE       1
\Decoder_Right:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell116   3218   4468  992022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell116        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_0\/q
Path End       : \Decoder_Left:Net_1203\/main_6
Capture Clock  : \Decoder_Left:Net_1203\/clock_0
Path slack     : 992083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_0\/q  macrocell109   1250   1250  986505  RISE       1
\Decoder_Left:Net_1203\/main_6     macrocell103   3157   4407  992083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1203\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_0\/q
Path End       : \Decoder_Left:bQuadDec:state_0\/main_5
Capture Clock  : \Decoder_Left:bQuadDec:state_0\/clock_0
Path slack     : 992083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_0\/q       macrocell109   1250   1250  986505  RISE       1
\Decoder_Left:bQuadDec:state_0\/main_5  macrocell109   3157   4407  992083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_0\/q
Path End       : \Decoder_Left:Net_1251\/main_6
Capture Clock  : \Decoder_Left:Net_1251\/clock_0
Path slack     : 992083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_0\/q  macrocell109   1250   1250  986505  RISE       1
\Decoder_Left:Net_1251\/main_6     macrocell96    3157   4407  992083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_0\/q
Path End       : \Decoder_Left:bQuadDec:state_1\/main_5
Capture Clock  : \Decoder_Left:bQuadDec:state_1\/clock_0
Path slack     : 992083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_0\/q       macrocell109   1250   1250  986505  RISE       1
\Decoder_Left:bQuadDec:state_1\/main_5  macrocell108   3157   4407  992083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_0\/q
Path End       : \Decoder_Left:Net_1260\/main_3
Capture Clock  : \Decoder_Left:Net_1260\/clock_0
Path slack     : 992084p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_0\/q  macrocell109   1250   1250  986505  RISE       1
\Decoder_Left:Net_1260\/main_3     macrocell106   3156   4406  992084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_0\/q
Path End       : \Decoder_Left:bQuadDec:error\/main_5
Capture Clock  : \Decoder_Left:bQuadDec:error\/clock_0
Path slack     : 992084p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_0\/q     macrocell109   1250   1250  986505  RISE       1
\Decoder_Left:bQuadDec:error\/main_5  macrocell107   3156   4406  992084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  992166  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/main_0             macrocell93    3114   4324  992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0    macrocell93         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  992166  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/main_0             macrocell94    3114   4324  992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0    macrocell94         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  992166  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/main_1             macrocell93    3114   4324  992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0    macrocell93         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  992166  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/main_1             macrocell94    3114   4324  992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0    macrocell94         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Channel_Right:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  992166  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/main_1                macrocell95    3114   4324  992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0       macrocell95         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Channel_Right:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992167p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  992166  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/main_0                macrocell95    3113   4323  992167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0       macrocell95         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_1\/q
Path End       : \Decoder_Left:Net_1251\/main_5
Capture Clock  : \Decoder_Left:Net_1251\/clock_0
Path slack     : 992240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_1\/q  macrocell108   1250   1250  986397  RISE       1
\Decoder_Left:Net_1251\/main_5     macrocell96    3000   4250  992240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1251\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:state_1\/q
Path End       : \Decoder_Left:bQuadDec:state_1\/main_4
Capture Clock  : \Decoder_Left:bQuadDec:state_1\/clock_0
Path slack     : 992240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:state_1\/q       macrocell108   1250   1250  986397  RISE       1
\Decoder_Left:bQuadDec:state_1\/main_4  macrocell108   3000   4250  992240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_delayed_0\/q
Path End       : \Decoder_Left:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Decoder_Left:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_delayed_0\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_delayed_0\/q       macrocell47   1250   1250  992320  RISE       1
\Decoder_Left:bQuadDec:quad_B_delayed_1\/main_0  macrocell48   2920   4170  992320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_delayed_1\/clock_0           macrocell48         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_delayed_0\/q
Path End       : \Decoder_Left:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Decoder_Left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_delayed_0\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_delayed_0\/q  macrocell47    1250   1250  992320  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/main_0  macrocell105   2920   4170  992320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/clock_0                macrocell105        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_delayed_1\/q
Path End       : \Decoder_Right:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Decoder_Right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992436p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_delayed_1\/clock_0          macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_delayed_1\/q  macrocell51    1250   1250  992436  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/main_1  macrocell118   2804   4054  992436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992456p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  992456  RISE       1
MODIN9_1/main_4                                                   macrocell89    2824   4034  992456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN9_0/q       macrocell90   1250   1250  992461  RISE       1
MODIN9_0/main_2  macrocell90   2779   4029  992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \Timer_Channel_Left:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN9_0/q                                          macrocell90   1250   1250  992461  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/main_2  macrocell91   2779   4029  992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0        macrocell91         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992462p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell89         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN9_1/q       macrocell89   1250   1250  992462  RISE       1
MODIN9_0/main_1  macrocell90   2778   4028  992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \Timer_Channel_Left:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992462p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell89         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN9_1/q                                          macrocell89   1250   1250  992462  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/main_1  macrocell91   2778   4028  992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0        macrocell91         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_delayed_1\/q
Path End       : \Decoder_Right:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Decoder_Right:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_delayed_1\/clock_0          macrocell51         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_delayed_1\/q       macrocell51   1250   1250  992436  RISE       1
\Decoder_Right:bQuadDec:quad_A_delayed_2\/main_0  macrocell52   2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_delayed_2\/clock_0          macrocell52         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell89         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN9_1/q       macrocell89   1250   1250  992462  RISE       1
MODIN9_1/main_1  macrocell89   2768   4018  992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN9_0/q       macrocell90   1250   1250  992461  RISE       1
MODIN9_1/main_2  macrocell89   2763   4013  992477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN9_0/main_4
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992480p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  992456  RISE       1
MODIN9_0/main_4                                                   macrocell90    2800   4010  992480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Channel_Left:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992480p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  992456  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/main_4                macrocell91    2800   4010  992480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0        macrocell91         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992489p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  992489  RISE       1
MODIN9_1/main_3                                                   macrocell89    2791   4001  992489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  992489  RISE       1
MODIN9_0/main_3                                                   macrocell90    2789   3999  992491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Channel_Left:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  992489  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/main_3                macrocell91    2789   3999  992491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0        macrocell91         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0    macrocell93         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/q       macrocell93   1250   1250  992626  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/main_3  macrocell93   2614   3864  992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0    macrocell93         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0    macrocell93         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/q       macrocell93   1250   1250  992626  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/main_3  macrocell94   2614   3864  992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0    macrocell94         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Channel_Right:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0    macrocell93         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/q    macrocell93   1250   1250  992626  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/main_3  macrocell95   2612   3862  992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0       macrocell95         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0    macrocell94         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/q       macrocell94   1250   1250  992637  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/main_4  macrocell93   2603   3853  992637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_1\/clock_0    macrocell93         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0    macrocell94         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/q       macrocell94   1250   1250  992637  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/main_4  macrocell94   2603   3853  992637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0    macrocell94         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Channel_Right:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/clock_0    macrocell94         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:int_capt_count_0\/q    macrocell94   1250   1250  992637  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/main_4  macrocell95   2602   3852  992638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0       macrocell95         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1260\/q
Path End       : \Decoder_Right:bQuadDec:error\/main_0
Capture Clock  : \Decoder_Right:bQuadDec:error\/clock_0
Path slack     : 992647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1260\/q             macrocell120   1250   1250  975955  RISE       1
\Decoder_Right:bQuadDec:error\/main_0  macrocell121   2593   3843  992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:error\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1260\/q
Path End       : \Decoder_Right:bQuadDec:state_1\/main_0
Capture Clock  : \Decoder_Right:bQuadDec:state_1\/clock_0
Path slack     : 992647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1260\/q               macrocell120   1250   1250  975955  RISE       1
\Decoder_Right:bQuadDec:state_1\/main_0  macrocell122   2593   3843  992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1260\/q
Path End       : \Decoder_Right:Net_1260\/main_0
Capture Clock  : \Decoder_Right:Net_1260\/clock_0
Path slack     : 992647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1260\/q       macrocell120   1250   1250  975955  RISE       1
\Decoder_Right:Net_1260\/main_0  macrocell120   2593   3843  992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1260\/q
Path End       : \Decoder_Right:bQuadDec:state_0\/main_0
Capture Clock  : \Decoder_Right:bQuadDec:state_0\/clock_0
Path slack     : 992647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1260\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1260\/q               macrocell120   1250   1250  975955  RISE       1
\Decoder_Right:bQuadDec:state_0\/main_0  macrocell123   2593   3843  992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:state_0\/clock_0                   macrocell123        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_delayed_0\/q
Path End       : \Decoder_Right:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Decoder_Right:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_delayed_0\/clock_0          macrocell50         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_delayed_0\/q       macrocell50   1250   1250  992663  RISE       1
\Decoder_Right:bQuadDec:quad_A_delayed_1\/main_0  macrocell51   2577   3827  992663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_delayed_1\/clock_0          macrocell51         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_delayed_0\/q
Path End       : \Decoder_Right:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Decoder_Right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_delayed_0\/clock_0          macrocell50         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_delayed_0\/q  macrocell50    1250   1250  992663  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/main_0  macrocell118   2576   3826  992664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_delayed_2\/q
Path End       : \Decoder_Left:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Decoder_Left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_delayed_2\/clock_0           macrocell46         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_delayed_2\/q  macrocell46    1250   1250  992927  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/main_2  macrocell104   2313   3563  992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_filt\/q
Path End       : \Decoder_Left:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Decoder_Left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_filt\/q       macrocell104   1250   1250  984433  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/main_3  macrocell104   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_delayed_2\/q
Path End       : \Decoder_Left:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Decoder_Left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_delayed_2\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_delayed_2\/q  macrocell49    1250   1250  992930  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/main_2  macrocell105   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/clock_0                macrocell105        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_delayed_1\/q
Path End       : \Decoder_Right:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Decoder_Right:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_delayed_1\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_delayed_1\/q       macrocell54   1250   1250  992930  RISE       1
\Decoder_Right:bQuadDec:quad_B_delayed_2\/main_0  macrocell55   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_delayed_2\/clock_0          macrocell55         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_delayed_1\/q
Path End       : \Decoder_Right:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Decoder_Right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_delayed_1\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_delayed_1\/q  macrocell54    1250   1250  992930  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/main_1  macrocell119   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:Net_1203\/q
Path End       : \Decoder_Right:Net_1203\/main_1
Capture Clock  : \Decoder_Right:Net_1203\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:Net_1203\/q       macrocell117   1250   1250  979199  RISE       1
\Decoder_Right:Net_1203\/main_1  macrocell117   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:Net_1203\/clock_0                           macrocell117        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_delayed_1\/q
Path End       : \Decoder_Left:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Decoder_Left:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_delayed_1\/clock_0           macrocell48         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_delayed_1\/q       macrocell48   1250   1250  992943  RISE       1
\Decoder_Left:bQuadDec:quad_B_delayed_2\/main_0  macrocell49   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_delayed_2\/clock_0           macrocell49         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_delayed_1\/q
Path End       : \Decoder_Left:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Decoder_Left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_delayed_1\/clock_0           macrocell48         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_delayed_1\/q  macrocell48    1250   1250  992943  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/main_1  macrocell105   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/clock_0                macrocell105        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_B_filt\/q
Path End       : \Decoder_Left:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Decoder_Left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/clock_0                macrocell105        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_B_filt\/q       macrocell105   1250   1250  984582  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/main_3  macrocell105   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_B_filt\/clock_0                macrocell105        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_delayed_1\/q
Path End       : \Decoder_Left:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Decoder_Left:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_delayed_1\/clock_0           macrocell45         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_delayed_1\/q       macrocell45   1250   1250  992945  RISE       1
\Decoder_Left:bQuadDec:quad_A_delayed_2\/main_0  macrocell46   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_delayed_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_delayed_1\/q
Path End       : \Decoder_Left:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Decoder_Left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_delayed_1\/clock_0           macrocell45         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_delayed_1\/q  macrocell45    1250   1250  992945  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/main_1  macrocell104   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_B_delayed_2\/q
Path End       : \Decoder_Right:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Decoder_Right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_delayed_2\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_B_delayed_2\/q  macrocell55    1250   1250  992949  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/main_2  macrocell119   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Right:bQuadDec:quad_A_delayed_2\/q
Path End       : \Decoder_Right:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Decoder_Right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_delayed_2\/clock_0          macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Right:bQuadDec:quad_A_delayed_2\/q  macrocell52    1250   1250  992953  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/main_2  macrocell118   2287   3537  992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Right:bQuadDec:quad_A_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_delayed_0\/q
Path End       : \Decoder_Left:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Decoder_Left:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_delayed_0\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_delayed_0\/q       macrocell44   1250   1250  992956  RISE       1
\Decoder_Left:bQuadDec:quad_A_delayed_1\/main_0  macrocell45   2284   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_delayed_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:quad_A_delayed_0\/q
Path End       : \Decoder_Left:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Decoder_Left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_delayed_0\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:quad_A_delayed_0\/q  macrocell44    1250   1250  992956  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/main_0  macrocell104   2284   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:quad_A_filt\/clock_0                macrocell104        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:Net_1260\/q
Path End       : \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 993567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Recovery time                                                  0
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6433
-------------------------------------   ---- 
End-of-path arrival time (ps)           6433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Net_1260\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:Net_1260\/q                             macrocell106   1250   1250  975942  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell7   5183   6433  993567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell7        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Decoder_Left:bQuadDec:error\/q
Path End       : \Decoder_Left:bQuadDec:Stsreg\/status_3
Capture Clock  : \Decoder_Left:bQuadDec:Stsreg\/clock
Path slack     : 994892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Decoder_Clock:R#1 vs. Decoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:error\/clock_0                      macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Decoder_Left:bQuadDec:error\/q          macrocell107   1250   1250  986184  RISE       1
\Decoder_Left:bQuadDec:Stsreg\/status_3  statusicell8   3358   4608  994892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Decoder_Left:bQuadDec:Stsreg\/clock                       statusicell8        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Right:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Channel_Right:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Channel_Right:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:capt_int_temp\/clock_0       macrocell95         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Right:TimerUDB:capt_int_temp\/q         macrocell95    1250   1250  995351  RISE       1
\Timer_Channel_Right:TimerUDB:rstSts:stsreg\/status_1  statusicell6   2899   4149  995351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Right:TimerUDB:rstSts:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Channel_Left:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Channel_Left:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Channel_Left:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:capt_int_temp\/clock_0        macrocell91         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Channel_Left:TimerUDB:capt_int_temp\/q         macrocell91    1250   1250  995929  RISE       1
\Timer_Channel_Left:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2321   3571  995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Channel_Left:TimerUDB:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_0\/q
Path End       : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14962
-------------------------------------   ----- 
End-of-path arrival time (ps)           14962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_0\/q                      macrocell58     1250   1250  1062181  RISE       1
\ESP07_UART:BUART:counter_load_not\/main_1           macrocell2      7457   8707  1062181  RISE       1
\ESP07_UART:BUART:counter_load_not\/q                macrocell2      3350  12057  1062181  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2905  14962  1062181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \FT232_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064170p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13803
-------------------------------------   ----- 
End-of-path arrival time (ps)           13803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  1064170  RISE       1
\FT232_UART:BUART:rx_counter_load\/main_0  macrocell12   6878   8128  1064170  RISE       1
\FT232_UART:BUART:rx_counter_load\/q       macrocell12   3350  11478  1064170  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/load   count7cell    2326  13803  1064170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064874p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q                      macrocell74     1250   1250  1064874  RISE       1
\FT232_UART:BUART:counter_load_not\/main_1           macrocell9      4741   5991  1064874  RISE       1
\FT232_UART:BUART:counter_load_not\/q                macrocell9      3350   9341  1064874  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2928  12269  1064874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_2\/q
Path End       : \ESP07_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ESP07_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066520p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11453
-------------------------------------   ----- 
End-of-path arrival time (ps)           11453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_2\/q            macrocell65   1250   1250  1066520  RISE       1
\ESP07_UART:BUART:rx_counter_load\/main_3  macrocell5    3961   5211  1066520  RISE       1
\ESP07_UART:BUART:rx_counter_load\/q       macrocell5    3350   8561  1066520  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/load   count7cell    2892  11453  1066520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ESP07_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \ESP07_UART:BUART:sTX:TxSts\/clock
Path slack     : 1066770p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16063
-------------------------------------   ----- 
End-of-path arrival time (ps)           16063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064731  RISE       1
\ESP07_UART:BUART:tx_status_0\/main_2              macrocell3     10200  10390  1066770  RISE       1
\ESP07_UART:BUART:tx_status_0\/q                   macrocell3      3350  13740  1066770  RISE       1
\ESP07_UART:BUART:sTX:TxSts\/status_0              statusicell1    2323  16063  1066770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066782p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell77         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q         macrocell77     1250   1250  1064170  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   9291  10541  1066782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ESP07_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \ESP07_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066924p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064731  RISE       1
\ESP07_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1  10209  10399  1066924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \FT232_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \FT232_UART:BUART:sRX:RxSts\/clock
Path slack     : 1067019p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15814
-------------------------------------   ----- 
End-of-path arrival time (ps)           15814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1067019  RISE       1
\FT232_UART:BUART:rx_status_4\/main_1                 macrocell14     3627   7207  1067019  RISE       1
\FT232_UART:BUART:rx_status_4\/q                      macrocell14     3350  10557  1067019  RISE       1
\FT232_UART:BUART:sRX:RxSts\/status_4                 statusicell4    5257  15814  1067019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \FT232_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \FT232_UART:BUART:sTX:TxSts\/clock
Path slack     : 1068157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14676
-------------------------------------   ----- 
End-of-path arrival time (ps)           14676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068157  RISE       1
\FT232_UART:BUART:tx_status_0\/main_3                 macrocell10     3215   6795  1068157  RISE       1
\FT232_UART:BUART:tx_status_0\/q                      macrocell10     3350  10145  1068157  RISE       1
\FT232_UART:BUART:sTX:TxSts\/status_0                 statusicell3    4531  14676  1068157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_1\/q
Path End       : \ESP07_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \ESP07_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068725p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8598
-------------------------------------   ---- 
End-of-path arrival time (ps)           8598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_1\/q                macrocell57     1250   1250  1066025  RISE       1
\ESP07_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7348   8598  1068725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \ESP07_UART:BUART:txn\/main_3
Capture Clock  : \ESP07_UART:BUART:txn\/clock_0
Path slack     : 1069200p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10623
-------------------------------------   ----- 
End-of-path arrival time (ps)           10623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1069200  RISE       1
\ESP07_UART:BUART:txn\/main_3                macrocell56     6253  10623  1069200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \FT232_UART:BUART:rx_state_0\/main_8
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1069415p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10408
-------------------------------------   ----- 
End-of-path arrival time (ps)           10408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1069415  RISE       1
\FT232_UART:BUART:rx_state_0\/main_8         macrocell78   8468  10408  1069415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1069415p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10408
-------------------------------------   ----- 
End-of-path arrival time (ps)           10408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1069415  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_5       macrocell79   8468  10408  1069415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \FT232_UART:BUART:rx_state_3\/main_5
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1069415p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10408
-------------------------------------   ----- 
End-of-path arrival time (ps)           10408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1069415  RISE       1
\FT232_UART:BUART:rx_state_3\/main_5         macrocell80   8468  10408  1069415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ESP07_UART:BUART:tx_state_0\/main_2
Capture Clock  : \ESP07_UART:BUART:tx_state_0\/clock_0
Path slack     : 1069433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10390
-------------------------------------   ----- 
End-of-path arrival time (ps)           10390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064731  RISE       1
\ESP07_UART:BUART:tx_state_0\/main_2               macrocell58    10200  10390  1069433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ESP07_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \ESP07_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1069433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10390
-------------------------------------   ----- 
End-of-path arrival time (ps)           10390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064731  RISE       1
\ESP07_UART:BUART:tx_bitclk\/main_2                macrocell60    10200  10390  1069433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \FT232_UART:BUART:rx_state_2\/main_7
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1069971p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9852
-------------------------------------   ---- 
End-of-path arrival time (ps)           9852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1069415  RISE       1
\FT232_UART:BUART:rx_state_2\/main_7         macrocell81   7912   9852  1069971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \ESP07_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \ESP07_UART:BUART:sRX:RxSts\/clock
Path slack     : 1070709p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12125
-------------------------------------   ----- 
End-of-path arrival time (ps)           12125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070709  RISE       1
\ESP07_UART:BUART:rx_status_4\/main_1                 macrocell7      2303   5883  1070709  RISE       1
\ESP07_UART:BUART:rx_status_4\/q                      macrocell7      3350   9233  1070709  RISE       1
\ESP07_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2891  12125  1070709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_0\/q
Path End       : \ESP07_UART:BUART:txn\/main_2
Capture Clock  : \ESP07_UART:BUART:txn\/clock_0
Path slack     : 1071116p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_0\/q  macrocell58   1250   1250  1062181  RISE       1
\ESP07_UART:BUART:txn\/main_2    macrocell56   7457   8707  1071116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_0\/q
Path End       : \ESP07_UART:BUART:tx_state_1\/main_1
Capture Clock  : \ESP07_UART:BUART:tx_state_1\/clock_0
Path slack     : 1071127p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_0\/q       macrocell58   1250   1250  1062181  RISE       1
\ESP07_UART:BUART:tx_state_1\/main_1  macrocell57   7446   8696  1071127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_0\/q
Path End       : \ESP07_UART:BUART:tx_state_2\/main_1
Capture Clock  : \ESP07_UART:BUART:tx_state_2\/clock_0
Path slack     : 1071127p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_0\/q       macrocell58   1250   1250  1062181  RISE       1
\ESP07_UART:BUART:tx_state_2\/main_1  macrocell59   7446   8696  1071127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_1\/q
Path End       : \ESP07_UART:BUART:tx_state_0\/main_0
Capture Clock  : \ESP07_UART:BUART:tx_state_0\/clock_0
Path slack     : 1071228p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8596
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_1\/q       macrocell57   1250   1250  1066025  RISE       1
\ESP07_UART:BUART:tx_state_0\/main_0  macrocell58   7346   8596  1071228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_1\/q
Path End       : \ESP07_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \ESP07_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071228p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8596
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_1\/q      macrocell57   1250   1250  1066025  RISE       1
\ESP07_UART:BUART:tx_bitclk\/main_0  macrocell60   7346   8596  1071228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071242p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q                macrocell78     1250   1250  1067556  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4831   6081  1071242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \FT232_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071447p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q                macrocell73     1250   1250  1067325  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4627   5877  1071447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_2
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071490p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  1071490  RISE       1
\FT232_UART:BUART:rx_state_0\/main_2   macrocell78   7083   8333  1071490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071490p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q   macrocell82   1250   1250  1071490  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_2  macrocell79   7083   8333  1071490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:rx_state_3\/main_2
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1071490p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  1071490  RISE       1
\FT232_UART:BUART:rx_state_3\/main_2   macrocell80   7083   8333  1071490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_2
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071502p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  1071490  RISE       1
\FT232_UART:BUART:rx_state_2\/main_2   macrocell81   7071   8321  1071502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_2
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071502p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  1071490  RISE       1
\FT232_UART:BUART:rx_status_3\/main_2  macrocell86   7071   8321  1071502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_0\/q
Path End       : \ESP07_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \ESP07_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071543p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_0\/q                macrocell62     1250   1250  1067279  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4530   5780  1071543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_bitclk\/q
Path End       : \ESP07_UART:BUART:txn\/main_6
Capture Clock  : \ESP07_UART:BUART:txn\/clock_0
Path slack     : 1071563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_bitclk\/q  macrocell60   1250   1250  1071563  RISE       1
\ESP07_UART:BUART:txn\/main_6   macrocell56   7011   8261  1071563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ESP07_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \ESP07_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071567p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_ctrl_mark_last\/q         macrocell61     1250   1250  1067327  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4506   5756  1071567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_bitclk\/q
Path End       : \ESP07_UART:BUART:tx_state_1\/main_5
Capture Clock  : \ESP07_UART:BUART:tx_state_1\/clock_0
Path slack     : 1071570p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  1071563  RISE       1
\ESP07_UART:BUART:tx_state_1\/main_5  macrocell57   7003   8253  1071570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_bitclk\/q
Path End       : \ESP07_UART:BUART:tx_state_2\/main_5
Capture Clock  : \ESP07_UART:BUART:tx_state_2\/clock_0
Path slack     : 1071570p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  1071563  RISE       1
\ESP07_UART:BUART:tx_state_2\/main_5  macrocell59   7003   8253  1071570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_0
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071688p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8135
-------------------------------------   ---- 
End-of-path arrival time (ps)           8135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  1064170  RISE       1
\FT232_UART:BUART:rx_state_2\/main_0    macrocell81   6885   8135  1071688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \FT232_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071688p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8135
-------------------------------------   ---- 
End-of-path arrival time (ps)           8135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell77         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q        macrocell77   1250   1250  1064170  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/main_0  macrocell83   6885   8135  1071688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell83         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_0
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071688p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8135
-------------------------------------   ---- 
End-of-path arrival time (ps)           8135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  1064170  RISE       1
\FT232_UART:BUART:rx_status_3\/main_0   macrocell86   6885   8135  1071688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_0
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  1064170  RISE       1
\FT232_UART:BUART:rx_state_0\/main_0    macrocell78   6878   8128  1071696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  1064170  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_0  macrocell79   6878   8128  1071696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_state_3\/main_0
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1071696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  1064170  RISE       1
\FT232_UART:BUART:rx_state_3\/main_0    macrocell80   6878   8128  1071696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_7
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071698p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                            macrocell85   1250   1250  1068536  RISE       1
\FT232_UART:BUART:rx_state_0\/main_7  macrocell78   6875   8125  1071698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_7
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071714p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell85   1250   1250  1068536  RISE       1
\FT232_UART:BUART:rx_status_3\/main_7  macrocell86   6859   8109  1071714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_2\/q
Path End       : \ESP07_UART:BUART:tx_state_0\/main_4
Capture Clock  : \ESP07_UART:BUART:tx_state_0\/clock_0
Path slack     : 1071810p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_2\/q       macrocell59   1250   1250  1065814  RISE       1
\ESP07_UART:BUART:tx_state_0\/main_4  macrocell58   6764   8014  1071810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_2\/q
Path End       : \ESP07_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \ESP07_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071810p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_2\/q      macrocell59   1250   1250  1065814  RISE       1
\ESP07_UART:BUART:tx_bitclk\/main_3  macrocell60   6764   8014  1071810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \FT232_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071882p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067764  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5252   5442  1071882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_0\/q
Path End       : \ESP07_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \ESP07_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072083p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_0\/q                macrocell58     1250   1250  1062181  RISE       1
\ESP07_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3990   5240  1072083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072310p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q          macrocell82     1250   1250  1071490  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3763   5013  1072310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ESP07_UART:BUART:tx_state_0\/main_3
Capture Clock  : \ESP07_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072597p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069934  RISE       1
\ESP07_UART:BUART:tx_state_0\/main_3                  macrocell58     3646   7226  1072597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1072728p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072728  RISE       1
MODIN1_1/main_1                              macrocell68   5155   7095  1072728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1072728p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072728  RISE       1
MODIN1_0/main_1                              macrocell69   5155   7095  1072728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1072750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072750  RISE       1
MODIN1_1/main_0                              macrocell68   5133   7073  1072750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1072750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072750  RISE       1
MODIN1_0/main_0                              macrocell69   5133   7073  1072750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ESP07_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \ESP07_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072801p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072801  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/main_6       macrocell63   5082   7022  1072801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ESP07_UART:BUART:rx_state_3\/main_6
Capture Clock  : \ESP07_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072801p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072801  RISE       1
\ESP07_UART:BUART:rx_state_3\/main_6         macrocell64   5082   7022  1072801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ESP07_UART:BUART:rx_state_2\/main_8
Capture Clock  : \ESP07_UART:BUART:rx_state_2\/clock_0
Path slack     : 1072801p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072801  RISE       1
\ESP07_UART:BUART:rx_state_2\/main_8         macrocell65   5082   7022  1072801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_bitclk_enable\/q
Path End       : \ESP07_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \ESP07_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072824p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_bitclk_enable\/q          macrocell66     1250   1250  1072824  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3249   4499  1072824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:txn\/main_1
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1072945p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q  macrocell73   1250   1250  1067325  RISE       1
\FT232_UART:BUART:txn\/main_1    macrocell72   5628   6878  1072945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell72         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \FT232_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1072945p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q      macrocell73   1250   1250  1067325  RISE       1
\FT232_UART:BUART:tx_bitclk\/main_0  macrocell76   5628   6878  1072945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \FT232_UART:BUART:tx_state_0\/main_3
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1073029p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068157  RISE       1
\FT232_UART:BUART:tx_state_0\/main_3                  macrocell74     3215   6795  1073029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ESP07_UART:BUART:tx_state_1\/main_2
Capture Clock  : \ESP07_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073109p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064731  RISE       1
\ESP07_UART:BUART:tx_state_1\/main_2               macrocell57     6524   6714  1073109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ESP07_UART:BUART:tx_state_2\/main_2
Capture Clock  : \ESP07_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073109p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064731  RISE       1
\ESP07_UART:BUART:tx_state_2\/main_2               macrocell59     6524   6714  1073109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \FT232_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073115p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q                macrocell74     1250   1250  1064874  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   2958   4208  1073115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_0\/q
Path End       : \ESP07_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \ESP07_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073127p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_0\/q         macrocell62   1250   1250  1067279  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/main_1  macrocell63   5446   6696  1073127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_0\/q
Path End       : \ESP07_UART:BUART:rx_state_3\/main_1
Capture Clock  : \ESP07_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073127p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_0\/q       macrocell62   1250   1250  1067279  RISE       1
\ESP07_UART:BUART:rx_state_3\/main_1  macrocell64   5446   6696  1073127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_0\/q
Path End       : \ESP07_UART:BUART:rx_state_2\/main_1
Capture Clock  : \ESP07_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073127p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_0\/q       macrocell62   1250   1250  1067279  RISE       1
\ESP07_UART:BUART:rx_state_2\/main_1  macrocell65   5446   6696  1073127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_0\/q
Path End       : \ESP07_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \ESP07_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073127p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_0\/q               macrocell62   1250   1250  1067279  RISE       1
\ESP07_UART:BUART:rx_state_stop1_reg\/main_1  macrocell67   5446   6696  1073127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell67         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \FT232_UART:BUART:txn\/main_3
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1073136p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073136  RISE       1
\FT232_UART:BUART:txn\/main_3                macrocell72     2317   6687  1073136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell72         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ESP07_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \ESP07_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  1067327  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/main_0  macrocell63   5416   6666  1073157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ESP07_UART:BUART:rx_state_3\/main_0
Capture Clock  : \ESP07_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  1067327  RISE       1
\ESP07_UART:BUART:rx_state_3\/main_0    macrocell64   5416   6666  1073157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ESP07_UART:BUART:rx_state_2\/main_0
Capture Clock  : \ESP07_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  1067327  RISE       1
\ESP07_UART:BUART:rx_state_2\/main_0    macrocell65   5416   6666  1073157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ESP07_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \ESP07_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_ctrl_mark_last\/q        macrocell61   1250   1250  1067327  RISE       1
\ESP07_UART:BUART:rx_state_stop1_reg\/main_0  macrocell67   5416   6666  1073157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell67         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ESP07_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \ESP07_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073296p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072728  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/main_1   macrocell66   4588   6528  1073296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/clock_0                macrocell66         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ESP07_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \ESP07_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073298p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072750  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/main_0   macrocell66   4586   6526  1073298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/clock_0                macrocell66         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ESP07_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \ESP07_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073320p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073320  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/main_7       macrocell63   4563   6503  1073320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ESP07_UART:BUART:rx_state_3\/main_7
Capture Clock  : \ESP07_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073320p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073320  RISE       1
\ESP07_UART:BUART:rx_state_3\/main_7         macrocell64   4563   6503  1073320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ESP07_UART:BUART:rx_state_2\/main_9
Capture Clock  : \ESP07_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073320p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073320  RISE       1
\ESP07_UART:BUART:rx_state_2\/main_9         macrocell65   4563   6503  1073320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ESP07_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \ESP07_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073324p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073324  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/main_5       macrocell63   4559   6499  1073324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ESP07_UART:BUART:rx_state_3\/main_5
Capture Clock  : \ESP07_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073324p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073324  RISE       1
\ESP07_UART:BUART:rx_state_3\/main_5         macrocell64   4559   6499  1073324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ESP07_UART:BUART:rx_state_2\/main_7
Capture Clock  : \ESP07_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073324p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073324  RISE       1
\ESP07_UART:BUART:rx_state_2\/main_7         macrocell65   4559   6499  1073324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \FT232_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \FT232_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073396p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067764  RISE       1
\FT232_UART:BUART:tx_bitclk\/main_2                macrocell76     6237   6427  1073396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ESP07_UART:BUART:rx_state_0\/main_9
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073479p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072801  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_9         macrocell62   4404   6344  1073479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:tx_state_0\/main_0
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1073525p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q       macrocell73   1250   1250  1067325  RISE       1
\FT232_UART:BUART:tx_state_0\/main_0  macrocell74   5049   6299  1073525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_6
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073643p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell84   1250   1250  1070336  RISE       1
\FT232_UART:BUART:rx_status_3\/main_6  macrocell86   4930   6180  1073643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_bitclk_enable\/q
Path End       : \ESP07_UART:BUART:rx_state_0\/main_2
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1072824  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_2   macrocell62   4880   6130  1073694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_bitclk_enable\/q
Path End       : \ESP07_UART:BUART:rx_status_3\/main_2
Capture Clock  : \ESP07_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1072824  RISE       1
\ESP07_UART:BUART:rx_status_3\/main_2  macrocell70   4880   6130  1073694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_status_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \ESP07_UART:BUART:rx_state_0\/main_6
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073704p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell68   1250   1250  1069772  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_6  macrocell62   4870   6120  1073704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \ESP07_UART:BUART:rx_status_3\/main_6
Capture Clock  : \ESP07_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073704p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell68   1250   1250  1069772  RISE       1
\ESP07_UART:BUART:rx_status_3\/main_6  macrocell70   4870   6120  1073704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_status_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_bitclk_enable\/q
Path End       : \ESP07_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \ESP07_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_bitclk_enable\/q   macrocell66   1250   1250  1072824  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/main_2  macrocell63   4854   6104  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_bitclk_enable\/q
Path End       : \ESP07_UART:BUART:rx_state_3\/main_2
Capture Clock  : \ESP07_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1072824  RISE       1
\ESP07_UART:BUART:rx_state_3\/main_2   macrocell64   4854   6104  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_bitclk_enable\/q
Path End       : \ESP07_UART:BUART:rx_state_2\/main_2
Capture Clock  : \ESP07_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1072824  RISE       1
\ESP07_UART:BUART:rx_state_2\/main_2   macrocell65   4854   6104  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:tx_state_1\/main_1
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073833p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q       macrocell74   1250   1250  1064874  RISE       1
\FT232_UART:BUART:tx_state_1\/main_1  macrocell73   4741   5991  1073833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:tx_state_2\/main_1
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073833p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q       macrocell74   1250   1250  1064874  RISE       1
\FT232_UART:BUART:tx_state_2\/main_1  macrocell75   4741   5991  1073833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \FT232_UART:BUART:tx_state_0\/main_2
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1073960p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067764  RISE       1
\FT232_UART:BUART:tx_state_0\/main_2               macrocell74     5674   5864  1073960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_bitclk\/q
Path End       : \FT232_UART:BUART:tx_state_1\/main_5
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_bitclk\/q        macrocell76   1250   1250  1073967  RISE       1
\FT232_UART:BUART:tx_state_1\/main_5  macrocell73   4606   5856  1073967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_bitclk\/q
Path End       : \FT232_UART:BUART:tx_state_2\/main_5
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_bitclk\/q        macrocell76   1250   1250  1073967  RISE       1
\FT232_UART:BUART:tx_state_2\/main_5  macrocell75   4606   5856  1073967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074154p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell85   1250   1250  1068536  RISE       1
MODIN5_1/main_4  macrocell84   4419   5669  1074154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074154p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell85   1250   1250  1068536  RISE       1
MODIN5_0/main_3  macrocell85   4419   5669  1074154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_6
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074214p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                            macrocell84   1250   1250  1070336  RISE       1
\FT232_UART:BUART:rx_state_0\/main_6  macrocell78   4359   5609  1074214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \ESP07_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \ESP07_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074235p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074235  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/main_2   macrocell66   3649   5589  1074235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_bitclk_enable\/clock_0                macrocell66         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_1\/q
Path End       : \ESP07_UART:BUART:tx_state_1\/main_0
Capture Clock  : \ESP07_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074278p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_1\/q       macrocell57   1250   1250  1066025  RISE       1
\ESP07_UART:BUART:tx_state_1\/main_0  macrocell57   4295   5545  1074278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_1\/q
Path End       : \ESP07_UART:BUART:tx_state_2\/main_0
Capture Clock  : \ESP07_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074278p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_1\/q       macrocell57   1250   1250  1066025  RISE       1
\ESP07_UART:BUART:tx_state_2\/main_0  macrocell59   4295   5545  1074278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_2\/q
Path End       : \FT232_UART:BUART:txn\/main_4
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1074440p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_2\/q  macrocell75   1250   1250  1067321  RISE       1
\FT232_UART:BUART:txn\/main_4    macrocell72   4134   5384  1074440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell72         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_2\/q
Path End       : \FT232_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \FT232_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074440p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_2\/q      macrocell75   1250   1250  1067321  RISE       1
\FT232_UART:BUART:tx_bitclk\/main_3  macrocell76   4134   5384  1074440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_2\/q
Path End       : \FT232_UART:BUART:tx_state_0\/main_4
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074453p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_2\/q       macrocell75   1250   1250  1067321  RISE       1
\FT232_UART:BUART:tx_state_0\/main_4  macrocell74   4121   5371  1074453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_2\/q
Path End       : \ESP07_UART:BUART:rx_state_0\/main_4
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_2\/q       macrocell65   1250   1250  1066520  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_4  macrocell62   3961   5211  1074612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_2\/q
Path End       : \ESP07_UART:BUART:rx_status_3\/main_4
Capture Clock  : \ESP07_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_2\/q        macrocell65   1250   1250  1066520  RISE       1
\ESP07_UART:BUART:rx_status_3\/main_4  macrocell70   3961   5211  1074612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_status_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_3\/q
Path End       : \ESP07_UART:BUART:rx_state_0\/main_3
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_3\/q       macrocell64   1250   1250  1066522  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_3  macrocell62   3960   5210  1074614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_3\/q
Path End       : \ESP07_UART:BUART:rx_status_3\/main_3
Capture Clock  : \ESP07_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_3\/q        macrocell64   1250   1250  1066522  RISE       1
\ESP07_UART:BUART:rx_status_3\/main_3  macrocell70   3960   5210  1074614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_status_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_2\/q
Path End       : \ESP07_UART:BUART:txn\/main_4
Capture Clock  : \ESP07_UART:BUART:txn\/clock_0
Path slack     : 1074749p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_2\/q  macrocell59   1250   1250  1065814  RISE       1
\ESP07_UART:BUART:txn\/main_4    macrocell56   3824   5074  1074749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_2\/q
Path End       : \ESP07_UART:BUART:tx_state_1\/main_3
Capture Clock  : \ESP07_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074771p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_2\/q       macrocell59   1250   1250  1065814  RISE       1
\ESP07_UART:BUART:tx_state_1\/main_3  macrocell57   3802   5052  1074771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_2\/q
Path End       : \ESP07_UART:BUART:tx_state_2\/main_3
Capture Clock  : \ESP07_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074771p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_2\/q       macrocell59   1250   1250  1065814  RISE       1
\ESP07_UART:BUART:tx_state_2\/main_3  macrocell59   3802   5052  1074771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_1\/q
Path End       : \ESP07_UART:BUART:txn\/main_1
Capture Clock  : \ESP07_UART:BUART:txn\/clock_0
Path slack     : 1074960p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_1\/q  macrocell57   1250   1250  1066025  RISE       1
\ESP07_UART:BUART:txn\/main_1    macrocell56   3614   4864  1074960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \FT232_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \FT232_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074972p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074972  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/main_2   macrocell82   2912   4852  1074972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell82         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \FT232_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \FT232_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074973p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074973  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/main_1   macrocell82   2910   4850  1074973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell82         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074973p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074973  RISE       1
MODIN5_1/main_1                              macrocell84   2910   4850  1074973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074973p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074973  RISE       1
MODIN5_0/main_1                              macrocell85   2910   4850  1074973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \FT232_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \FT232_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074979p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074979  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/main_0   macrocell82   2905   4845  1074979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell82         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074979p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074979  RISE       1
MODIN5_1/main_0                              macrocell84   2905   4845  1074979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074979p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074979  RISE       1
MODIN5_0/main_0                              macrocell85   2905   4845  1074979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ESP07_UART:BUART:rx_state_0\/main_10
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074980p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073320  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_10        macrocell62   2903   4843  1074980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ESP07_UART:BUART:rx_state_0\/main_8
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074985p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073324  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_8         macrocell62   2898   4838  1074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \FT232_UART:BUART:txn\/main_5
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1075029p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075029  RISE       1
\FT232_UART:BUART:txn\/main_5                      macrocell72     4604   4794  1075029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell72         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \FT232_UART:BUART:rx_state_0\/main_9
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075048  RISE       1
\FT232_UART:BUART:rx_state_0\/main_9         macrocell78   2835   4775  1075048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075048  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_6       macrocell79   2835   4775  1075048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \FT232_UART:BUART:rx_state_3\/main_6
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075048  RISE       1
\FT232_UART:BUART:rx_state_3\/main_6         macrocell80   2835   4775  1075048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \FT232_UART:BUART:rx_state_2\/main_8
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075064p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075048  RISE       1
\FT232_UART:BUART:rx_state_2\/main_8         macrocell81   2819   4759  1075064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \FT232_UART:BUART:rx_state_0\/main_10
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075082  RISE       1
\FT232_UART:BUART:rx_state_0\/main_10        macrocell78   2802   4742  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075082  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_7       macrocell79   2802   4742  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \FT232_UART:BUART:rx_state_3\/main_7
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075082  RISE       1
\FT232_UART:BUART:rx_state_3\/main_7         macrocell80   2802   4742  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_1
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q       macrocell78   1250   1250  1067556  RISE       1
\FT232_UART:BUART:rx_state_0\/main_1  macrocell78   3492   4742  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q         macrocell78   1250   1250  1067556  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_1  macrocell79   3492   4742  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_state_3\/main_1
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q       macrocell78   1250   1250  1067556  RISE       1
\FT232_UART:BUART:rx_state_3\/main_1  macrocell80   3492   4742  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \FT232_UART:BUART:rx_state_2\/main_9
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075094p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075082  RISE       1
\FT232_UART:BUART:rx_state_2\/main_9         macrocell81   2790   4730  1075094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_0\/q
Path End       : \ESP07_UART:BUART:tx_state_0\/main_1
Capture Clock  : \ESP07_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075146p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_0\/q       macrocell58   1250   1250  1062181  RISE       1
\ESP07_UART:BUART:tx_state_0\/main_1  macrocell58   3428   4678  1075146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_state_0\/q
Path End       : \ESP07_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \ESP07_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075146p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_state_0\/q      macrocell58   1250   1250  1062181  RISE       1
\ESP07_UART:BUART:tx_bitclk\/main_1  macrocell60   3428   4678  1075146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_bitclk\/q
Path End       : \ESP07_UART:BUART:tx_state_0\/main_5
Capture Clock  : \ESP07_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075150p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  1071563  RISE       1
\ESP07_UART:BUART:tx_state_0\/main_5  macrocell58   3423   4673  1075150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \ESP07_UART:BUART:rx_state_0\/main_7
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075362p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell69   1250   1250  1070668  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_7  macrocell62   3211   4461  1075362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \ESP07_UART:BUART:rx_status_3\/main_7
Capture Clock  : \ESP07_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075362p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell69   1250   1250  1070668  RISE       1
\ESP07_UART:BUART:rx_status_3\/main_7  macrocell70   3211   4461  1075362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_status_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_1
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075363p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q       macrocell78   1250   1250  1067556  RISE       1
\FT232_UART:BUART:rx_state_2\/main_1  macrocell81   3210   4460  1075363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \FT232_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075363p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q               macrocell78   1250   1250  1067556  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/main_1  macrocell83   3210   4460  1075363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell83         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_1
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075363p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q        macrocell78   1250   1250  1067556  RISE       1
\FT232_UART:BUART:rx_status_3\/main_1  macrocell86   3210   4460  1075363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_0\/q
Path End       : \ESP07_UART:BUART:rx_state_0\/main_1
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075371p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_0\/q       macrocell62   1250   1250  1067279  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_1  macrocell62   3203   4453  1075371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_0\/q
Path End       : \ESP07_UART:BUART:rx_status_3\/main_1
Capture Clock  : \ESP07_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075371p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_0\/q        macrocell62   1250   1250  1067279  RISE       1
\ESP07_UART:BUART:rx_status_3\/main_1  macrocell70   3203   4453  1075371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_status_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075377p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell68   1250   1250  1069772  RISE       1
MODIN1_1/main_3  macrocell68   3196   4446  1075377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ESP07_UART:BUART:rx_state_0\/main_0
Capture Clock  : \ESP07_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  1067327  RISE       1
\ESP07_UART:BUART:rx_state_0\/main_0    macrocell62   3154   4404  1075419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_0\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ESP07_UART:BUART:rx_status_3\/main_0
Capture Clock  : \ESP07_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  1067327  RISE       1
\ESP07_UART:BUART:rx_status_3\/main_0   macrocell70   3154   4404  1075419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_status_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_bitclk\/q
Path End       : \FT232_UART:BUART:tx_state_0\/main_5
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075438p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_bitclk\/q        macrocell76   1250   1250  1073967  RISE       1
\FT232_UART:BUART:tx_state_0\/main_5  macrocell74   3135   4385  1075438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_bitclk\/q
Path End       : \FT232_UART:BUART:txn\/main_6
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1075465p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_bitclk\/q  macrocell76   1250   1250  1073967  RISE       1
\FT232_UART:BUART:txn\/main_6   macrocell72   3109   4359  1075465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell72         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:tx_state_0\/main_1
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075495p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q       macrocell74   1250   1250  1064874  RISE       1
\FT232_UART:BUART:tx_state_0\/main_1  macrocell74   3079   4329  1075495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:txn\/main_2
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1075495p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q  macrocell74   1250   1250  1064874  RISE       1
\FT232_UART:BUART:txn\/main_2    macrocell72   3079   4329  1075495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell72         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \FT232_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075495p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q      macrocell74   1250   1250  1064874  RISE       1
\FT232_UART:BUART:tx_bitclk\/main_1  macrocell76   3079   4329  1075495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_last\/q
Path End       : \ESP07_UART:BUART:rx_state_2\/main_6
Capture Clock  : \ESP07_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075667p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_last\/clock_0                         macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_last\/q          macrocell71   1250   1250  1075667  RISE       1
\ESP07_UART:BUART:rx_state_2\/main_6  macrocell65   2907   4157  1075667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_last\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_6
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075720p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_last\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_last\/q          macrocell87   1250   1250  1075720  RISE       1
\FT232_UART:BUART:rx_state_2\/main_6  macrocell81   2853   4103  1075720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_load_fifo\/q
Path End       : \ESP07_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \ESP07_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075882p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_load_fifo\/q            macrocell63     1250   1250  1072253  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3071   4321  1075882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell84   1250   1250  1070336  RISE       1
MODIN5_1/main_3  macrocell84   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_4
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q       macrocell81   1250   1250  1068431  RISE       1
\FT232_UART:BUART:rx_state_2\/main_4  macrocell81   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \FT232_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q               macrocell81   1250   1250  1068431  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/main_3  macrocell83   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell83         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_4
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q        macrocell81   1250   1250  1068431  RISE       1
\FT232_UART:BUART:rx_status_3\/main_4  macrocell86   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_4
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q       macrocell81   1250   1250  1068431  RISE       1
\FT232_UART:BUART:rx_state_0\/main_4  macrocell78   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q         macrocell81   1250   1250  1068431  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_4  macrocell79   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_state_3\/main_4
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q       macrocell81   1250   1250  1068431  RISE       1
\FT232_UART:BUART:rx_state_3\/main_4  macrocell80   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_3
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q       macrocell80   1250   1250  1068433  RISE       1
\FT232_UART:BUART:rx_state_2\/main_3  macrocell81   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \FT232_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q               macrocell80   1250   1250  1068433  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/main_2  macrocell83   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell83         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_3
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q        macrocell80   1250   1250  1068433  RISE       1
\FT232_UART:BUART:rx_status_3\/main_3  macrocell86   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_3
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q       macrocell80   1250   1250  1068433  RISE       1
\FT232_UART:BUART:rx_state_0\/main_3  macrocell78   2615   3865  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q         macrocell80   1250   1250  1068433  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_3  macrocell79   2615   3865  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_state_3\/main_3
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q       macrocell80   1250   1250  1068433  RISE       1
\FT232_UART:BUART:rx_state_3\/main_3  macrocell80   2615   3865  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:txn\/q
Path End       : \ESP07_UART:BUART:txn\/main_0
Capture Clock  : \ESP07_UART:BUART:txn\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:txn\/q       macrocell56   1250   1250  1075967  RISE       1
\ESP07_UART:BUART:txn\/main_0  macrocell56   2606   3856  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_load_fifo\/q
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076028p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_load_fifo\/q            macrocell79     1250   1250  1068411  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2926   4176  1076028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_2\/q
Path End       : \ESP07_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \ESP07_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_2\/q         macrocell65   1250   1250  1066520  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/main_4  macrocell63   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_2\/q
Path End       : \ESP07_UART:BUART:rx_state_3\/main_4
Capture Clock  : \ESP07_UART:BUART:rx_state_3\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_2\/q       macrocell65   1250   1250  1066520  RISE       1
\ESP07_UART:BUART:rx_state_3\/main_4  macrocell64   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_2\/q
Path End       : \ESP07_UART:BUART:rx_state_2\/main_4
Capture Clock  : \ESP07_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_2\/q       macrocell65   1250   1250  1066520  RISE       1
\ESP07_UART:BUART:rx_state_2\/main_4  macrocell65   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_2\/q
Path End       : \ESP07_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \ESP07_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_2\/q               macrocell65   1250   1250  1066520  RISE       1
\ESP07_UART:BUART:rx_state_stop1_reg\/main_3  macrocell67   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell67         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_3\/q
Path End       : \ESP07_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \ESP07_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_3\/q         macrocell64   1250   1250  1066522  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/main_3  macrocell63   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_load_fifo\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_3\/q
Path End       : \ESP07_UART:BUART:rx_state_3\/main_3
Capture Clock  : \ESP07_UART:BUART:rx_state_3\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_3\/q       macrocell64   1250   1250  1066522  RISE       1
\ESP07_UART:BUART:rx_state_3\/main_3  macrocell64   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_3\/q
Path End       : \ESP07_UART:BUART:rx_state_2\/main_3
Capture Clock  : \ESP07_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_3\/q       macrocell64   1250   1250  1066522  RISE       1
\ESP07_UART:BUART:rx_state_2\/main_3  macrocell65   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_2\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_state_3\/q
Path End       : \ESP07_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \ESP07_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_3\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_state_3\/q               macrocell64   1250   1250  1066522  RISE       1
\ESP07_UART:BUART:rx_state_stop1_reg\/main_2  macrocell67   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell67         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:txn\/q
Path End       : \FT232_UART:BUART:txn\/main_0
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:txn\/q       macrocell72   1250   1250  1076271  RISE       1
\FT232_UART:BUART:txn\/main_0  macrocell72   2303   3553  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell72         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell69   1250   1250  1070668  RISE       1
MODIN1_1/main_4  macrocell68   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell69   1250   1250  1070668  RISE       1
MODIN1_0/main_3  macrocell69   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_2\/q
Path End       : \FT232_UART:BUART:tx_state_1\/main_3
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_2\/q       macrocell75   1250   1250  1067321  RISE       1
\FT232_UART:BUART:tx_state_1\/main_3  macrocell73   2294   3544  1076280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_2\/q
Path End       : \FT232_UART:BUART:tx_state_2\/main_3
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_2\/q       macrocell75   1250   1250  1067321  RISE       1
\FT232_UART:BUART:tx_state_2\/main_3  macrocell75   2294   3544  1076280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:tx_state_1\/main_0
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q       macrocell73   1250   1250  1067325  RISE       1
\FT232_UART:BUART:tx_state_1\/main_0  macrocell73   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:tx_state_2\/main_0
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q       macrocell73   1250   1250  1067325  RISE       1
\FT232_UART:BUART:tx_state_2\/main_0  macrocell75   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ESP07_UART:BUART:txn\/main_5
Capture Clock  : \ESP07_UART:BUART:txn\/clock_0
Path slack     : 1076561p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3263
-------------------------------------   ---- 
End-of-path arrival time (ps)           3263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076561  RISE       1
\ESP07_UART:BUART:txn\/main_5                      macrocell56     3073   3263  1076561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ESP07_UART:BUART:tx_state_1\/main_4
Capture Clock  : \ESP07_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076571p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3253
-------------------------------------   ---- 
End-of-path arrival time (ps)           3253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076561  RISE       1
\ESP07_UART:BUART:tx_state_1\/main_4               macrocell57     3063   3253  1076571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ESP07_UART:BUART:tx_state_2\/main_4
Capture Clock  : \ESP07_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076571p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3253
-------------------------------------   ---- 
End-of-path arrival time (ps)           3253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076561  RISE       1
\ESP07_UART:BUART:tx_state_2\/main_4               macrocell59     3063   3253  1076571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \FT232_UART:BUART:tx_state_1\/main_4
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076707p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3116
-------------------------------------   ---- 
End-of-path arrival time (ps)           3116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075029  RISE       1
\FT232_UART:BUART:tx_state_1\/main_4               macrocell73     2926   3116  1076707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \FT232_UART:BUART:tx_state_2\/main_4
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076707p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3116
-------------------------------------   ---- 
End-of-path arrival time (ps)           3116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075029  RISE       1
\FT232_UART:BUART:tx_state_2\/main_4               macrocell75     2926   3116  1076707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \FT232_UART:BUART:tx_state_1\/main_2
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076722p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3101
-------------------------------------   ---- 
End-of-path arrival time (ps)           3101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067764  RISE       1
\FT232_UART:BUART:tx_state_1\/main_2               macrocell73     2911   3101  1076722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \FT232_UART:BUART:tx_state_2\/main_2
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076722p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3101
-------------------------------------   ---- 
End-of-path arrival time (ps)           3101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067764  RISE       1
\FT232_UART:BUART:tx_state_2\/main_2               macrocell75     2911   3101  1076722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_status_3\/q
Path End       : \FT232_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \FT232_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078652p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell86         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_status_3\/q       macrocell86    1250   1250  1078652  RISE       1
\FT232_UART:BUART:sRX:RxSts\/status_3  statusicell4   2932   4182  1078652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ESP07_UART:BUART:rx_status_3\/q
Path End       : \ESP07_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \ESP07_UART:BUART:sRX:RxSts\/clock
Path slack     : 1079277p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (ESP07_UART_IntClock:R#1 vs. ESP07_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:rx_status_3\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\ESP07_UART:BUART:rx_status_3\/q       macrocell70    1250   1250  1079277  RISE       1
\ESP07_UART:BUART:sRX:RxSts\/status_3  statusicell2   2306   3556  1079277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ESP07_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021675p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14632
-------------------------------------   ----- 
End-of-path arrival time (ps)           14632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q            macrocell130   1250   1250  13021675  RISE       1
\GPS_UART:BUART:rx_counter_load\/main_1  macrocell39    6420   7670  13021675  RISE       1
\GPS_UART:BUART:rx_counter_load\/q       macrocell39    3350  11020  13021675  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/load   count7cell     3613  14632  13021675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13025362p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10115
-------------------------------------   ----- 
End-of-path arrival time (ps)           10115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q                      macrocell125     1250   1250  13025362  RISE       1
\GPS_UART:BUART:counter_load_not\/main_0           macrocell36      3202   4452  13025362  RISE       1
\GPS_UART:BUART:counter_load_not\/q                macrocell36      3350   7802  13025362  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell16   2313  10115  13025362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_load_fifo\/q
Path End       : \GPS_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \GPS_UART:BUART:sRX:RxSts\/clock
Path slack     : 13027033p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14134
-------------------------------------   ----- 
End-of-path arrival time (ps)           14134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell131        0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_load_fifo\/q      macrocell131    1250   1250  13027033  RISE       1
\GPS_UART:BUART:rx_status_4\/main_0  macrocell41     5347   6597  13027033  RISE       1
\GPS_UART:BUART:rx_status_4\/q       macrocell41     3350   9947  13027033  RISE       1
\GPS_UART:BUART:sRX:RxSts\/status_4  statusicell12   4187  14134  13027033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxSts\/clock                           statusicell12       0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027050p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell129        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q         macrocell129     1250   1250  13023809  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell17   7356   8606  13027050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \GPS_UART:BUART:sTX:TxSts\/clock
Path slack     : 13027153p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14013
-------------------------------------   ----- 
End-of-path arrival time (ps)           14013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  13027153  RISE       1
\GPS_UART:BUART:tx_status_0\/main_3                 macrocell37      4758   8338  13027153  RISE       1
\GPS_UART:BUART:tx_status_0\/q                      macrocell37      3350  11688  13027153  RISE       1
\GPS_UART:BUART:sTX:TxSts\/status_0                 statusicell11    2326  14013  13027153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxSts\/clock                           statusicell11       0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 13029002p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell129   1250   1250  13023809  RISE       1
\GPS_UART:BUART:rx_state_0\/main_0    macrocell130   7904   9154  13029002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029002p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell129   1250   1250  13023809  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_0  macrocell131   7904   9154  13029002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 13029002p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell129   1250   1250  13023809  RISE       1
\GPS_UART:BUART:rx_state_3\/main_0    macrocell132   7904   9154  13029002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:tx_state_0\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 13029819p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  13027153  RISE       1
\GPS_UART:BUART:tx_state_0\/main_3                  macrocell126     4758   8338  13029819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 13029922p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell129   1250   1250  13023809  RISE       1
\GPS_UART:BUART:rx_state_2\/main_0    macrocell133   6984   8234  13029922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029922p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q        macrocell129   1250   1250  13023809  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_0  macrocell135   6984   8234  13029922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell135        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_0
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 13029922p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell129   1250   1250  13023809  RISE       1
\GPS_UART:BUART:rx_status_3\/main_0   macrocell138   6984   8234  13029922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030450p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q                macrocell130     1250   1250  13021675  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell17   3957   5207  13030450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030483p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell134        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q          macrocell134     1250   1250  13030483  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell17   3923   5173  13030483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 13030804p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell130   1250   1250  13021675  RISE       1
\GPS_UART:BUART:rx_state_2\/main_1  macrocell133   6102   7352  13030804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030804p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q               macrocell130   1250   1250  13021675  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_1  macrocell135   6102   7352  13030804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell135        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_1
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030804p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q        macrocell130   1250   1250  13021675  RISE       1
\GPS_UART:BUART:rx_status_3\/main_1  macrocell138   6102   7352  13030804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:pollcount_1\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_5
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031002p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7154
-------------------------------------   ---- 
End-of-path arrival time (ps)           7154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_1\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:pollcount_1\/q       macrocell136   1250   1250  13027539  RISE       1
\GPS_UART:BUART:rx_status_3\/main_5  macrocell138   5904   7154  13031002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031193p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q                macrocell125     1250   1250  13025362  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell15   3214   4464  13031193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031228p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q                macrocell126     1250   1250  13025391  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell15   3179   4429  13031228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_load_fifo\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031367p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7170
-------------------------------------   ---- 
End-of-path arrival time (ps)           7170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell131        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_load_fifo\/q            macrocell131     1250   1250  13027033  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell17   5920   7170  13031367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \GPS_UART:BUART:txn\/main_3
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 13031491p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell15   4370   4370  13031491  RISE       1
\GPS_UART:BUART:txn\/main_3                macrocell124     2295   6665  13031491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:pollcount_1\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_8
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031531p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6626
-------------------------------------   ---- 
End-of-path arrival time (ps)           6626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_1\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:pollcount_1\/q      macrocell136   1250   1250  13027539  RISE       1
\GPS_UART:BUART:rx_state_0\/main_8  macrocell130   5376   6626  13031531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032173p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  13026333  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell15   3294   3484  13032173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032321p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell132   1250   1250  13023055  RISE       1
\GPS_UART:BUART:rx_state_0\/main_3  macrocell130   4585   5835  13032321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032321p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q         macrocell132   1250   1250  13023055  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_3  macrocell131   4585   5835  13032321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032321p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell132   1250   1250  13023055  RISE       1
\GPS_UART:BUART:rx_state_3\/main_3  macrocell132   4585   5835  13032321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032328p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell132   1250   1250  13023055  RISE       1
\GPS_UART:BUART:rx_state_2\/main_3  macrocell133   4579   5829  13032328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032328p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q               macrocell132   1250   1250  13023055  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_2  macrocell135   4579   5829  13032328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell135        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_3
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032328p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q        macrocell132   1250   1250  13023055  RISE       1
\GPS_UART:BUART:rx_status_3\/main_3  macrocell138   4579   5829  13032328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032462p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell134        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell134   1250   1250  13030483  RISE       1
\GPS_UART:BUART:rx_state_2\/main_2   macrocell133   4444   5694  13032462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_2
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032462p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell134        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell134   1250   1250  13030483  RISE       1
\GPS_UART:BUART:rx_status_3\/main_2  macrocell138   4444   5694  13032462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032961p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell130   1250   1250  13021675  RISE       1
\GPS_UART:BUART:rx_state_0\/main_1  macrocell130   3946   5196  13032961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032961p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q         macrocell130   1250   1250  13021675  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_1  macrocell131   3946   5196  13032961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032961p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell130   1250   1250  13021675  RISE       1
\GPS_UART:BUART:rx_state_3\/main_1  macrocell132   3946   5196  13032961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_last\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_9
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_last\/clock_0                           macrocell139        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_last\/q          macrocell139   1250   1250  13033282  RISE       1
\GPS_UART:BUART:rx_state_2\/main_9  macrocell133   3624   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033362p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell134        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell134   1250   1250  13030483  RISE       1
\GPS_UART:BUART:rx_state_0\/main_2   macrocell130   3545   4795  13033362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033362p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell134        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q   macrocell134   1250   1250  13030483  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_2  macrocell131   3545   4795  13033362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033362p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell134        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell134   1250   1250  13030483  RISE       1
\GPS_UART:BUART:rx_state_3\/main_2   macrocell132   3545   4795  13033362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033390p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13033390  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_1   macrocell134   2826   4766  13033390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \GPS_UART:BUART:pollcount_1\/main_1
Capture Clock  : \GPS_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033390p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13033390  RISE       1
\GPS_UART:BUART:pollcount_1\/main_1        macrocell136   2826   4766  13033390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_1\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \GPS_UART:BUART:pollcount_0\/main_1
Capture Clock  : \GPS_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033390p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13033390  RISE       1
\GPS_UART:BUART:pollcount_0\/main_1        macrocell137   2826   4766  13033390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_0\/clock_0                       macrocell137        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033392p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13033392  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_0   macrocell134   2824   4764  13033392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \GPS_UART:BUART:pollcount_1\/main_0
Capture Clock  : \GPS_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033392p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13033392  RISE       1
\GPS_UART:BUART:pollcount_1\/main_0        macrocell136   2824   4764  13033392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_1\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \GPS_UART:BUART:pollcount_0\/main_0
Capture Clock  : \GPS_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033392p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13033392  RISE       1
\GPS_UART:BUART:pollcount_0\/main_0        macrocell137   2824   4764  13033392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_0\/clock_0                       macrocell137        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  13033395  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_2   macrocell134   2822   4762  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_0\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033488p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13033488  RISE       1
\GPS_UART:BUART:rx_state_0\/main_5         macrocell130   2729   4669  13033488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033488p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13033488  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_5       macrocell131   2729   4669  13033488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_3\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033488p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13033488  RISE       1
\GPS_UART:BUART:rx_state_3\/main_5         macrocell132   2729   4669  13033488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_0\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13033496  RISE       1
\GPS_UART:BUART:rx_state_0\/main_6         macrocell130   2721   4661  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13033496  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_6       macrocell131   2721   4661  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_3\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13033496  RISE       1
\GPS_UART:BUART:rx_state_3\/main_6         macrocell132   2721   4661  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_2\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033508p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13033488  RISE       1
\GPS_UART:BUART:rx_state_2\/main_5         macrocell133   2708   4648  13033508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_2\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033510p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13033496  RISE       1
\GPS_UART:BUART:rx_state_2\/main_6         macrocell133   2706   4646  13033510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:pollcount_0\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_10
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033545p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_0\/clock_0                       macrocell137        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:pollcount_0\/q       macrocell137   1250   1250  13028417  RISE       1
\GPS_UART:BUART:rx_state_0\/main_10  macrocell130   3361   4611  13033545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:pollcount_0\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_7
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_0\/clock_0                       macrocell137        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:pollcount_0\/q       macrocell137   1250   1250  13028417  RISE       1
\GPS_UART:BUART:rx_status_3\/main_7  macrocell138   3351   4601  13033555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS_UART:BUART:rx_state_0\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13033649  RISE       1
\GPS_UART:BUART:rx_state_0\/main_7         macrocell130   2568   4508  13033649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13033649  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_7       macrocell131   2568   4508  13033649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS_UART:BUART:rx_state_3\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13033649  RISE       1
\GPS_UART:BUART:rx_state_3\/main_7         macrocell132   2568   4508  13033649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS_UART:BUART:rx_state_2\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033659p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13033649  RISE       1
\GPS_UART:BUART:rx_state_2\/main_7         macrocell133   2557   4497  13033659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:txn\/main_1
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 13033698p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q  macrocell125   1250   1250  13025362  RISE       1
\GPS_UART:BUART:txn\/main_1    macrocell124   3208   4458  13033698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033705p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell125   1250   1250  13025362  RISE       1
\GPS_UART:BUART:tx_state_1\/main_0  macrocell125   3202   4452  13033705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033705p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell125   1250   1250  13025362  RISE       1
\GPS_UART:BUART:tx_state_2\/main_0  macrocell127   3202   4452  13033705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033706p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell125   1250   1250  13025362  RISE       1
\GPS_UART:BUART:tx_state_0\/main_0  macrocell126   3201   4451  13033706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033706p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q      macrocell125   1250   1250  13025362  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_0  macrocell128   3201   4451  13033706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:pollcount_1\/q
Path End       : \GPS_UART:BUART:pollcount_1\/main_2
Capture Clock  : \GPS_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_1\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:pollcount_1\/q       macrocell136   1250   1250  13027539  RISE       1
\GPS_UART:BUART:pollcount_1\/main_2  macrocell136   3177   4427  13033729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_1\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:txn\/main_2
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 13033730p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q  macrocell126   1250   1250  13025391  RISE       1
\GPS_UART:BUART:txn\/main_2    macrocell124   3177   4427  13033730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033733p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell126   1250   1250  13025391  RISE       1
\GPS_UART:BUART:tx_state_1\/main_1  macrocell125   3173   4423  13033733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033733p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell126   1250   1250  13025391  RISE       1
\GPS_UART:BUART:tx_state_2\/main_1  macrocell127   3173   4423  13033733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell126   1250   1250  13025391  RISE       1
\GPS_UART:BUART:tx_state_0\/main_1  macrocell126   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q      macrocell126   1250   1250  13025391  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_1  macrocell128   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:txn\/main_6
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 13033784p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell128        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q  macrocell128   1250   1250  13033784  RISE       1
\GPS_UART:BUART:txn\/main_6   macrocell124   3123   4373  13033784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033789p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell128        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell128   1250   1250  13033784  RISE       1
\GPS_UART:BUART:tx_state_1\/main_5  macrocell125   3117   4367  13033789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033789p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell128        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell128   1250   1250  13033784  RISE       1
\GPS_UART:BUART:tx_state_2\/main_5  macrocell127   3117   4367  13033789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033917p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell128        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell128   1250   1250  13033784  RISE       1
\GPS_UART:BUART:tx_state_0\/main_5  macrocell126   2990   4240  13033917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:txn\/main_4
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 13033991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_2\/q  macrocell127   1250   1250  13025650  RISE       1
\GPS_UART:BUART:txn\/main_4    macrocell124   2916   4166  13033991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033992p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell127   1250   1250  13025650  RISE       1
\GPS_UART:BUART:tx_state_1\/main_3  macrocell125   2914   4164  13033992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033992p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell127   1250   1250  13025650  RISE       1
\GPS_UART:BUART:tx_state_2\/main_3  macrocell127   2914   4164  13033992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033995p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell127   1250   1250  13025650  RISE       1
\GPS_UART:BUART:tx_state_0\/main_4  macrocell126   2912   4162  13033995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033995p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_2\/q      macrocell127   1250   1250  13025650  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_3  macrocell128   2912   4162  13033995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_status_3\/q
Path End       : \GPS_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \GPS_UART:BUART:sRX:RxSts\/clock
Path slack     : 13034138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           7029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_status_3\/q       macrocell138    1250   1250  13034138  RISE       1
\GPS_UART:BUART:sRX:RxSts\/status_3  statusicell12   5779   7029  13034138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxSts\/clock                           statusicell12       0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell133   1250   1250  13023878  RISE       1
\GPS_UART:BUART:rx_state_0\/main_4  macrocell130   2553   3803  13034353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q         macrocell133   1250   1250  13023878  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_4  macrocell131   2553   3803  13034353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell133   1250   1250  13023878  RISE       1
\GPS_UART:BUART:rx_state_3\/main_4  macrocell132   2553   3803  13034353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034354p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell133   1250   1250  13023878  RISE       1
\GPS_UART:BUART:rx_state_2\/main_4  macrocell133   2553   3803  13034354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034354p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q               macrocell133   1250   1250  13023878  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_3  macrocell135   2553   3803  13034354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell135        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_4
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034354p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q        macrocell133   1250   1250  13023878  RISE       1
\GPS_UART:BUART:rx_status_3\/main_4  macrocell138   2553   3803  13034354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:txn\/q
Path End       : \GPS_UART:BUART:txn\/main_0
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 13034604p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:txn\/q       macrocell124   1250   1250  13034604  RISE       1
\GPS_UART:BUART:txn\/main_0  macrocell124   2303   3553  13034604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:pollcount_0\/q
Path End       : \GPS_UART:BUART:pollcount_1\/main_4
Capture Clock  : \GPS_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_0\/clock_0                       macrocell137        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:pollcount_0\/q       macrocell137   1250   1250  13028417  RISE       1
\GPS_UART:BUART:pollcount_1\/main_4  macrocell136   2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_1\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:pollcount_0\/q
Path End       : \GPS_UART:BUART:pollcount_0\/main_3
Capture Clock  : \GPS_UART:BUART:pollcount_0\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_0\/clock_0                       macrocell137        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:pollcount_0\/q       macrocell137   1250   1250  13028417  RISE       1
\GPS_UART:BUART:pollcount_0\/main_3  macrocell137   2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:pollcount_0\/clock_0                       macrocell137        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_0\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  13026333  RISE       1
\GPS_UART:BUART:tx_state_0\/main_2               macrocell126     3304   3494  13034663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13034663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  13026333  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_2                macrocell128     3304   3494  13034663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_1\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034676p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  13026333  RISE       1
\GPS_UART:BUART:tx_state_1\/main_2               macrocell125     3291   3481  13034676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_2\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034676p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  13026333  RISE       1
\GPS_UART:BUART:tx_state_2\/main_2               macrocell127     3291   3481  13034676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:tx_state_1\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 13035353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell16    190    190  13035353  RISE       1
\GPS_UART:BUART:tx_state_1\/main_4               macrocell125     2614   2804  13035353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:tx_state_2\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 13035353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell16    190    190  13035353  RISE       1
\GPS_UART:BUART:tx_state_2\/main_4               macrocell127     2614   2804  13035353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:txn\/main_5
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 13035360p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2796
-------------------------------------   ---- 
End-of-path arrival time (ps)           2796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell16    190    190  13035353  RISE       1
\GPS_UART:BUART:txn\/main_5                      macrocell124     2606   2796  13035360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

