* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Aug 19 2020 11:46:15

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  F:/go_board/projects/UART/synthesis/UAR_RX/UAR_RX_Implmnt\sbt\netlist\oadb-UART_RX_7Seg_top  --package  VQ100  --outdir  F:/go_board/projects/UART/synthesis/UAR_RX/UAR_RX_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  F:/go_board/projects/UART/synthesis/UAR_RX/UAR_RX_Implmnt\sbt\outputs\placer\UART_RX_7Seg_top_pl.sdc  --dst_sdc_file  F:/go_board/projects/UART/synthesis/UAR_RX/UAR_RX_Implmnt\sbt\outputs\packer\UART_RX_7Seg_top_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: UART_RX_7Seg_top
Used Logic Cell: 62/1280
Used Logic Tile: 14/160
Used IO Cell:    16/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_Clk_c_g
Clock Source: i_clk 
Clock Driver: i_Clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 22
Fanout to Tile: 6


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 2 0 4 0 0 0 0 0 0 0 0   
15|   0 0 0 0 1 2 0 0 0 0 0 0   
14|   2 1 0 8 8 0 0 0 0 0 0 0   
13|   2 0 0 5 8 7 0 0 0 0 0 0   
12|   0 0 0 8 4 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.43

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  4  0  4  0  0  0  0  0  0  0  0    
15|     0  0  0  0  4  4  0  0  0  0  0  0    
14|     4  4  0 11 11  0  0  0  0  0  0  0    
13|     4  0  0 13 17 13  0  0  0  0  0  0    
12|     0  0  0 16 13  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 17
Average number of input nets per logic tile: 8.71

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  8  0 16  0  0  0  0  0  0  0  0    
15|     0  0  0  0  4  8  0  0  0  0  0  0    
14|     8  4  0 27 27  0  0  0  0  0  0  0    
13|     8  0  0 19 26 23  0  0  0  0  0  0    
12|     0  0  0 17 15  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 27
Average number of input pins per logic tile: 15.00

***** Run Time Info *****
Run Time:  0
