INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_16 4_bit_down_counter/project_16 4_bit_down_counter.srcs/sources_1/new/down_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_16 4_bit_down_counter/project_16 4_bit_down_counter.srcs/sim_1/new/down_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_4_tb
