/*
 * Copyright 2023 NXP
 * All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#ifndef _FSL_IOMUXC_H_
#define _FSL_IOMUXC_H_

#include "fsl_common.h"

/*!
 * @addtogroup iomuxc_driver
 * @{
 */

/*! @file */

/*******************************************************************************
 * Definitions
 ******************************************************************************/
/* Component ID definition, used by tools. */
#ifndef FSL_COMPONENT_ID
#define FSL_COMPONENT_ID "platform.drivers.iomuxc"
#endif

/*! @name Driver version */
/*@{*/
/*! @brief IOMUXC driver version 1.0.0. */
#define FSL_IOMUXC_DRIVER_VERSION (MAKE_VERSION(1, 0, 0))
/*@}*/

/*!
 * @name Pin function ID
 * The pin function ID is a tuple of \<muxRegister muxMode inputRegister inputDaisy configRegister\>
 *
 * @{
 */
#define IOMUXC_PAD_DAP_TDI__JTAG_MUX_TDI                     0x443C0000, 0x0, 0x443C0610, 0x0, 0x443C0204
#define IOMUXC_PAD_DAP_TDI__MQS2_LEFT                        0x443C0000, 0x1, 0x00000000, 0x0, 0x443C0204
#define IOMUXC_PAD_DAP_TDI__NETC_TMR_1588_ALARM1             0x443C0000, 0x2, 0x00000000, 0x0, 0x443C0204
#define IOMUXC_PAD_DAP_TDI__CAN2_TX                          0x443C0000, 0x3, 0x00000000, 0x0, 0x443C0204
#define IOMUXC_PAD_DAP_TDI__FLEXIO2_FLEXIO_BIT30             0x443C0000, 0x4, 0x00000000, 0x0, 0x443C0204
#define IOMUXC_PAD_DAP_TDI__GPIO3_IO_BIT28                   0x443C0000, 0x5, 0x00000000, 0x0, 0x443C0204
#define IOMUXC_PAD_DAP_TDI__LPUART5_RX                       0x443C0000, 0x6, 0x443C0570, 0x0, 0x443C0204

#define IOMUXC_PAD_DAP_TMS_SWDIO__JTAG_MUX_TMS               0x443C0004, 0x0, 0x443C0614, 0x0, 0x443C0208
#define IOMUXC_PAD_DAP_TMS_SWDIO__CAN4_TX                    0x443C0004, 0x2, 0x00000000, 0x0, 0x443C0208
#define IOMUXC_PAD_DAP_TMS_SWDIO__FLEXIO2_FLEXIO_BIT31       0x443C0004, 0x4, 0x00000000, 0x0, 0x443C0208
#define IOMUXC_PAD_DAP_TMS_SWDIO__GPIO3_IO_BIT29             0x443C0004, 0x5, 0x00000000, 0x0, 0x443C0208
#define IOMUXC_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B              0x443C0004, 0x6, 0x00000000, 0x0, 0x443C0208

#define IOMUXC_PAD_DAP_TCLK_SWCLK__JTAG_MUX_TCK              0x443C0008, 0x0, 0x443C060C, 0x0, 0x443C020C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__CAN4_RX                   0x443C0008, 0x2, 0x443C044C, 0x0, 0x443C020C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__FLEXIO1_FLEXIO_BIT30      0x443C0008, 0x4, 0x443C0460, 0x0, 0x443C020C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__GPIO3_IO_BIT30            0x443C0008, 0x5, 0x00000000, 0x0, 0x443C020C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__LPUART5_CTS_B             0x443C0008, 0x6, 0x443C056C, 0x0, 0x443C020C

#define IOMUXC_PAD_DAP_TDO_TRACESWO__JTAG_MUX_TDO            0x443C000C, 0x0, 0x00000000, 0x0, 0x443C0210
#define IOMUXC_PAD_DAP_TDO_TRACESWO__MQS2_RIGHT              0x443C000C, 0x1, 0x00000000, 0x0, 0x443C0210
#define IOMUXC_PAD_DAP_TDO_TRACESWO__NETC_TMR_1588_ALARM2    0x443C000C, 0x2, 0x00000000, 0x0, 0x443C0210
#define IOMUXC_PAD_DAP_TDO_TRACESWO__CAN2_RX                 0x443C000C, 0x3, 0x443C0444, 0x0, 0x443C0210
#define IOMUXC_PAD_DAP_TDO_TRACESWO__FLEXIO1_FLEXIO_BIT31    0x443C000C, 0x4, 0x443C0464, 0x0, 0x443C0210
#define IOMUXC_PAD_DAP_TDO_TRACESWO__GPIO3_IO_BIT31          0x443C000C, 0x5, 0x00000000, 0x0, 0x443C0210
#define IOMUXC_PAD_DAP_TDO_TRACESWO__LPUART5_TX              0x443C000C, 0x6, 0x443C0574, 0x0, 0x443C0210

#define IOMUXC_PAD_GPIO_IO00__GPIO2_IO_BIT0                  0x443C0010, 0x0, 0x00000000, 0x0, 0x443C0214
#define IOMUXC_PAD_GPIO_IO00__LPI2C3_SDA                     0x443C0010, 0x1, 0x443C0504, 0x0, 0x443C0214
#define IOMUXC_PAD_GPIO_IO00__LPSPI6_PCS0                    0x443C0010, 0x4, 0x00000000, 0x0, 0x443C0214
#define IOMUXC_PAD_GPIO_IO00__LPUART5_TX                     0x443C0010, 0x5, 0x443C0574, 0x1, 0x443C0214
#define IOMUXC_PAD_GPIO_IO00__LPI2C5_SDA                     0x443C0010, 0x6, 0x443C0514, 0x0, 0x443C0214
#define IOMUXC_PAD_GPIO_IO00__FLEXIO1_FLEXIO_BIT0            0x443C0010, 0x7, 0x443C0468, 0x0, 0x443C0214

#define IOMUXC_PAD_GPIO_IO01__GPIO2_IO_BIT1                  0x443C0014, 0x0, 0x00000000, 0x0, 0x443C0218
#define IOMUXC_PAD_GPIO_IO01__LPI2C3_SCL                     0x443C0014, 0x1, 0x443C0500, 0x0, 0x443C0218
#define IOMUXC_PAD_GPIO_IO01__LPSPI6_SIN                     0x443C0014, 0x4, 0x00000000, 0x0, 0x443C0218
#define IOMUXC_PAD_GPIO_IO01__LPUART5_RX                     0x443C0014, 0x5, 0x443C0570, 0x1, 0x443C0218
#define IOMUXC_PAD_GPIO_IO01__LPI2C5_SCL                     0x443C0014, 0x6, 0x443C0510, 0x0, 0x443C0218
#define IOMUXC_PAD_GPIO_IO01__FLEXIO1_FLEXIO_BIT1            0x443C0014, 0x7, 0x443C046C, 0x0, 0x443C0218

#define IOMUXC_PAD_GPIO_IO02__GPIO2_IO_BIT2                  0x443C0018, 0x0, 0x00000000, 0x0, 0x443C021C
#define IOMUXC_PAD_GPIO_IO02__LPI2C4_SDA                     0x443C0018, 0x1, 0x443C050C, 0x0, 0x443C021C
#define IOMUXC_PAD_GPIO_IO02__LPSPI6_SOUT                    0x443C0018, 0x4, 0x00000000, 0x0, 0x443C021C
#define IOMUXC_PAD_GPIO_IO02__LPUART5_CTS_B                  0x443C0018, 0x5, 0x443C056C, 0x1, 0x443C021C
#define IOMUXC_PAD_GPIO_IO02__LPI2C6_SDA                     0x443C0018, 0x6, 0x443C051C, 0x0, 0x443C021C
#define IOMUXC_PAD_GPIO_IO02__FLEXIO1_FLEXIO_BIT2            0x443C0018, 0x7, 0x443C0470, 0x0, 0x443C021C

#define IOMUXC_PAD_GPIO_IO03__GPIO2_IO_BIT3                  0x443C001C, 0x0, 0x00000000, 0x0, 0x443C0220
#define IOMUXC_PAD_GPIO_IO03__LPI2C4_SCL                     0x443C001C, 0x1, 0x443C0508, 0x0, 0x443C0220
#define IOMUXC_PAD_GPIO_IO03__LPSPI6_SCK                     0x443C001C, 0x4, 0x00000000, 0x0, 0x443C0220
#define IOMUXC_PAD_GPIO_IO03__LPUART5_RTS_B                  0x443C001C, 0x5, 0x00000000, 0x0, 0x443C0220
#define IOMUXC_PAD_GPIO_IO03__LPI2C6_SCL                     0x443C001C, 0x6, 0x443C0518, 0x0, 0x443C0220
#define IOMUXC_PAD_GPIO_IO03__FLEXIO1_FLEXIO_BIT3            0x443C001C, 0x7, 0x443C0474, 0x0, 0x443C0220

#define IOMUXC_PAD_GPIO_IO04__GPIO2_IO_BIT4                  0x443C0020, 0x0, 0x00000000, 0x0, 0x443C0224
#define IOMUXC_PAD_GPIO_IO04__TPM3_CH0                       0x443C0020, 0x1, 0x00000000, 0x0, 0x443C0224
#define IOMUXC_PAD_GPIO_IO04__PDM_CLK                        0x443C0020, 0x2, 0x00000000, 0x0, 0x443C0224
#define IOMUXC_PAD_GPIO_IO04__CAN4_TX                        0x443C0020, 0x3, 0x00000000, 0x0, 0x443C0224
#define IOMUXC_PAD_GPIO_IO04__LPSPI7_PCS0                    0x443C0020, 0x4, 0x00000000, 0x0, 0x443C0224
#define IOMUXC_PAD_GPIO_IO04__LPUART6_TX                     0x443C0020, 0x5, 0x443C0580, 0x1, 0x443C0224
#define IOMUXC_PAD_GPIO_IO04__LPI2C6_SDA                     0x443C0020, 0x6, 0x443C051C, 0x1, 0x443C0224
#define IOMUXC_PAD_GPIO_IO04__FLEXIO1_FLEXIO_BIT4            0x443C0020, 0x7, 0x443C0478, 0x0, 0x443C0224

#define IOMUXC_PAD_GPIO_IO05__GPIO2_IO_BIT5                  0x443C0024, 0x0, 0x00000000, 0x0, 0x443C0228
#define IOMUXC_PAD_GPIO_IO05__TPM4_CH0                       0x443C0024, 0x1, 0x00000000, 0x0, 0x443C0228
#define IOMUXC_PAD_GPIO_IO05__PDM_BIT_STREAM_BIT0            0x443C0024, 0x2, 0x443C040C, 0x1, 0x443C0228
#define IOMUXC_PAD_GPIO_IO05__CAN4_RX                        0x443C0024, 0x3, 0x443C044C, 0x1, 0x443C0228
#define IOMUXC_PAD_GPIO_IO05__LPSPI7_SIN                     0x443C0024, 0x4, 0x00000000, 0x0, 0x443C0228
#define IOMUXC_PAD_GPIO_IO05__LPUART6_RX                     0x443C0024, 0x5, 0x443C057C, 0x1, 0x443C0228
#define IOMUXC_PAD_GPIO_IO05__LPI2C6_SCL                     0x443C0024, 0x6, 0x443C0518, 0x1, 0x443C0228
#define IOMUXC_PAD_GPIO_IO05__FLEXIO1_FLEXIO_BIT5            0x443C0024, 0x7, 0x443C047C, 0x0, 0x443C0228

#define IOMUXC_PAD_GPIO_IO06__GPIO2_IO_BIT6                  0x443C0028, 0x0, 0x00000000, 0x0, 0x443C022C
#define IOMUXC_PAD_GPIO_IO06__TPM5_CH0                       0x443C0028, 0x1, 0x00000000, 0x0, 0x443C022C
#define IOMUXC_PAD_GPIO_IO06__PDM_BIT_STREAM_BIT1            0x443C0028, 0x2, 0x443C0410, 0x1, 0x443C022C
#define IOMUXC_PAD_GPIO_IO06__LPSPI7_SOUT                    0x443C0028, 0x4, 0x00000000, 0x0, 0x443C022C
#define IOMUXC_PAD_GPIO_IO06__LPUART6_CTS_B                  0x443C0028, 0x5, 0x443C0578, 0x1, 0x443C022C
#define IOMUXC_PAD_GPIO_IO06__LPI2C7_SDA                     0x443C0028, 0x6, 0x443C0524, 0x0, 0x443C022C
#define IOMUXC_PAD_GPIO_IO06__FLEXIO1_FLEXIO_BIT6            0x443C0028, 0x7, 0x443C0480, 0x0, 0x443C022C

#define IOMUXC_PAD_GPIO_IO07__GPIO2_IO_BIT7                  0x443C002C, 0x0, 0x00000000, 0x0, 0x443C0230
#define IOMUXC_PAD_GPIO_IO07__LPSPI3_PCS1                    0x443C002C, 0x1, 0x00000000, 0x0, 0x443C0230
#define IOMUXC_PAD_GPIO_IO07__LPSPI7_SCK                     0x443C002C, 0x4, 0x00000000, 0x0, 0x443C0230
#define IOMUXC_PAD_GPIO_IO07__LPUART6_RTS_B                  0x443C002C, 0x5, 0x00000000, 0x0, 0x443C0230
#define IOMUXC_PAD_GPIO_IO07__LPI2C7_SCL                     0x443C002C, 0x6, 0x443C0520, 0x0, 0x443C0230
#define IOMUXC_PAD_GPIO_IO07__FLEXIO1_FLEXIO_BIT7            0x443C002C, 0x7, 0x443C0484, 0x0, 0x443C0230

#define IOMUXC_PAD_GPIO_IO08__GPIO2_IO_BIT8                  0x443C0030, 0x0, 0x00000000, 0x0, 0x443C0234
#define IOMUXC_PAD_GPIO_IO08__LPSPI3_PCS0                    0x443C0030, 0x1, 0x00000000, 0x0, 0x443C0234
#define IOMUXC_PAD_GPIO_IO08__TPM6_CH0                       0x443C0030, 0x4, 0x00000000, 0x0, 0x443C0234
#define IOMUXC_PAD_GPIO_IO08__LPUART7_TX                     0x443C0030, 0x5, 0x443C0588, 0x1, 0x443C0234
#define IOMUXC_PAD_GPIO_IO08__LPI2C7_SDA                     0x443C0030, 0x6, 0x443C0524, 0x1, 0x443C0234
#define IOMUXC_PAD_GPIO_IO08__FLEXIO1_FLEXIO_BIT8            0x443C0030, 0x7, 0x443C0488, 0x0, 0x443C0234

#define IOMUXC_PAD_GPIO_IO09__GPIO2_IO_BIT9                  0x443C0034, 0x0, 0x00000000, 0x0, 0x443C0238
#define IOMUXC_PAD_GPIO_IO09__LPSPI3_SIN                     0x443C0034, 0x1, 0x00000000, 0x0, 0x443C0238
#define IOMUXC_PAD_GPIO_IO09__TPM3_EXTCLK                    0x443C0034, 0x4, 0x00000000, 0x0, 0x443C0238
#define IOMUXC_PAD_GPIO_IO09__LPUART7_RX                     0x443C0034, 0x5, 0x443C0584, 0x1, 0x443C0238
#define IOMUXC_PAD_GPIO_IO09__LPI2C7_SCL                     0x443C0034, 0x6, 0x443C0520, 0x1, 0x443C0238
#define IOMUXC_PAD_GPIO_IO09__FLEXIO1_FLEXIO_BIT9            0x443C0034, 0x7, 0x443C048C, 0x0, 0x443C0238

#define IOMUXC_PAD_GPIO_IO10__GPIO2_IO_BIT10                 0x443C0038, 0x0, 0x00000000, 0x0, 0x443C023C
#define IOMUXC_PAD_GPIO_IO10__LPSPI3_SOUT                    0x443C0038, 0x1, 0x00000000, 0x0, 0x443C023C
#define IOMUXC_PAD_GPIO_IO10__TPM4_EXTCLK                    0x443C0038, 0x4, 0x00000000, 0x0, 0x443C023C
#define IOMUXC_PAD_GPIO_IO10__LPUART7_CTS_B                  0x443C0038, 0x5, 0x00000000, 0x0, 0x443C023C
#define IOMUXC_PAD_GPIO_IO10__LPI2C8_SDA                     0x443C0038, 0x6, 0x443C052C, 0x0, 0x443C023C
#define IOMUXC_PAD_GPIO_IO10__FLEXIO1_FLEXIO_BIT10           0x443C0038, 0x7, 0x443C0490, 0x0, 0x443C023C

#define IOMUXC_PAD_GPIO_IO11__GPIO2_IO_BIT11                 0x443C003C, 0x0, 0x00000000, 0x0, 0x443C0240
#define IOMUXC_PAD_GPIO_IO11__LPSPI3_SCK                     0x443C003C, 0x1, 0x00000000, 0x0, 0x443C0240
#define IOMUXC_PAD_GPIO_IO11__TPM5_EXTCLK                    0x443C003C, 0x4, 0x00000000, 0x0, 0x443C0240
#define IOMUXC_PAD_GPIO_IO11__LPUART7_RTS_B                  0x443C003C, 0x5, 0x00000000, 0x0, 0x443C0240
#define IOMUXC_PAD_GPIO_IO11__LPI2C8_SCL                     0x443C003C, 0x6, 0x443C0528, 0x0, 0x443C0240
#define IOMUXC_PAD_GPIO_IO11__FLEXIO1_FLEXIO_BIT11           0x443C003C, 0x7, 0x443C0494, 0x0, 0x443C0240

#define IOMUXC_PAD_GPIO_IO12__GPIO2_IO_BIT12                 0x443C0040, 0x0, 0x00000000, 0x0, 0x443C0244
#define IOMUXC_PAD_GPIO_IO12__TPM3_CH2                       0x443C0040, 0x1, 0x00000000, 0x0, 0x443C0244
#define IOMUXC_PAD_GPIO_IO12__PDM_BIT_STREAM_BIT2            0x443C0040, 0x2, 0x443C0414, 0x0, 0x443C0244
#define IOMUXC_PAD_GPIO_IO12__FLEXIO1_FLEXIO_BIT12           0x443C0040, 0x3, 0x443C0498, 0x0, 0x443C0244
#define IOMUXC_PAD_GPIO_IO12__LPSPI8_PCS0                    0x443C0040, 0x4, 0x00000000, 0x0, 0x443C0244
#define IOMUXC_PAD_GPIO_IO12__LPUART8_TX                     0x443C0040, 0x5, 0x00000000, 0x0, 0x443C0244
#define IOMUXC_PAD_GPIO_IO12__LPI2C8_SDA                     0x443C0040, 0x6, 0x443C052C, 0x1, 0x443C0244
#define IOMUXC_PAD_GPIO_IO12__SAI3_RX_SYNC                   0x443C0040, 0x7, 0x443C0590, 0x0, 0x443C0244

#define IOMUXC_PAD_GPIO_IO13__GPIO2_IO_BIT13                 0x443C0044, 0x0, 0x00000000, 0x0, 0x443C0248
#define IOMUXC_PAD_GPIO_IO13__TPM4_CH2                       0x443C0044, 0x1, 0x00000000, 0x0, 0x443C0248
#define IOMUXC_PAD_GPIO_IO13__PDM_BIT_STREAM_BIT3            0x443C0044, 0x2, 0x443C0418, 0x0, 0x443C0248
#define IOMUXC_PAD_GPIO_IO13__LPSPI8_SIN                     0x443C0044, 0x4, 0x00000000, 0x0, 0x443C0248
#define IOMUXC_PAD_GPIO_IO13__LPUART8_RX                     0x443C0044, 0x5, 0x00000000, 0x0, 0x443C0248
#define IOMUXC_PAD_GPIO_IO13__LPI2C8_SCL                     0x443C0044, 0x6, 0x443C0528, 0x1, 0x443C0248
#define IOMUXC_PAD_GPIO_IO13__FLEXIO1_FLEXIO_BIT13           0x443C0044, 0x7, 0x443C049C, 0x0, 0x443C0248

#define IOMUXC_PAD_GPIO_IO14__GPIO2_IO_BIT14                 0x443C0048, 0x0, 0x00000000, 0x0, 0x443C024C
#define IOMUXC_PAD_GPIO_IO14__LPUART3_TX                     0x443C0048, 0x1, 0x443C055C, 0x1, 0x443C024C
#define IOMUXC_PAD_GPIO_IO14__LPSPI8_SOUT                    0x443C0048, 0x4, 0x00000000, 0x0, 0x443C024C
#define IOMUXC_PAD_GPIO_IO14__LPUART8_CTS_B                  0x443C0048, 0x5, 0x00000000, 0x0, 0x443C024C
#define IOMUXC_PAD_GPIO_IO14__LPUART4_TX                     0x443C0048, 0x6, 0x443C0568, 0x1, 0x443C024C
#define IOMUXC_PAD_GPIO_IO14__FLEXIO1_FLEXIO_BIT14           0x443C0048, 0x7, 0x443C04A0, 0x0, 0x443C024C

#define IOMUXC_PAD_GPIO_IO15__GPIO2_IO_BIT15                 0x443C004C, 0x0, 0x00000000, 0x0, 0x443C0250
#define IOMUXC_PAD_GPIO_IO15__LPUART3_RX                     0x443C004C, 0x1, 0x443C0558, 0x1, 0x443C0250
#define IOMUXC_PAD_GPIO_IO15__LPSPI8_SCK                     0x443C004C, 0x4, 0x00000000, 0x0, 0x443C0250
#define IOMUXC_PAD_GPIO_IO15__LPUART8_RTS_B                  0x443C004C, 0x5, 0x00000000, 0x0, 0x443C0250
#define IOMUXC_PAD_GPIO_IO15__LPUART4_RX                     0x443C004C, 0x6, 0x443C0564, 0x1, 0x443C0250
#define IOMUXC_PAD_GPIO_IO15__FLEXIO1_FLEXIO_BIT15           0x443C004C, 0x7, 0x443C04A4, 0x0, 0x443C0250

#define IOMUXC_PAD_GPIO_IO16__GPIO2_IO_BIT16                 0x443C0050, 0x0, 0x00000000, 0x0, 0x443C0254
#define IOMUXC_PAD_GPIO_IO16__SAI3_TX_BCLK                   0x443C0050, 0x1, 0x00000000, 0x0, 0x443C0254
#define IOMUXC_PAD_GPIO_IO16__PDM_BIT_STREAM_BIT2            0x443C0050, 0x2, 0x443C0414, 0x1, 0x443C0254
#define IOMUXC_PAD_GPIO_IO16__LPUART3_CTS_B                  0x443C0050, 0x4, 0x443C0554, 0x1, 0x443C0254
#define IOMUXC_PAD_GPIO_IO16__LPSPI4_PCS2                    0x443C0050, 0x5, 0x443C0538, 0x1, 0x443C0254
#define IOMUXC_PAD_GPIO_IO16__LPUART4_CTS_B                  0x443C0050, 0x6, 0x443C0560, 0x1, 0x443C0254
#define IOMUXC_PAD_GPIO_IO16__FLEXIO1_FLEXIO_BIT16           0x443C0050, 0x7, 0x443C04A8, 0x0, 0x443C0254

#define IOMUXC_PAD_GPIO_IO17__GPIO2_IO_BIT17                 0x443C0054, 0x0, 0x00000000, 0x0, 0x443C0258
#define IOMUXC_PAD_GPIO_IO17__SAI3_MCLK                      0x443C0054, 0x1, 0x00000000, 0x0, 0x443C0258
#define IOMUXC_PAD_GPIO_IO17__LPUART3_RTS_B                  0x443C0054, 0x4, 0x00000000, 0x0, 0x443C0258
#define IOMUXC_PAD_GPIO_IO17__LPSPI4_PCS1                    0x443C0054, 0x5, 0x443C0534, 0x1, 0x443C0258
#define IOMUXC_PAD_GPIO_IO17__LPUART4_RTS_B                  0x443C0054, 0x6, 0x00000000, 0x0, 0x443C0258
#define IOMUXC_PAD_GPIO_IO17__FLEXIO1_FLEXIO_BIT17           0x443C0054, 0x7, 0x443C04AC, 0x0, 0x443C0258

#define IOMUXC_PAD_GPIO_IO18__GPIO2_IO_BIT18                 0x443C0058, 0x0, 0x00000000, 0x0, 0x443C025C
#define IOMUXC_PAD_GPIO_IO18__SAI3_RX_BCLK                   0x443C0058, 0x1, 0x443C058C, 0x0, 0x443C025C
#define IOMUXC_PAD_GPIO_IO18__LPSPI5_PCS0                    0x443C0058, 0x4, 0x00000000, 0x0, 0x443C025C
#define IOMUXC_PAD_GPIO_IO18__LPSPI4_PCS0                    0x443C0058, 0x5, 0x443C0530, 0x1, 0x443C025C
#define IOMUXC_PAD_GPIO_IO18__TPM5_CH2                       0x443C0058, 0x6, 0x00000000, 0x0, 0x443C025C
#define IOMUXC_PAD_GPIO_IO18__FLEXIO1_FLEXIO_BIT18           0x443C0058, 0x7, 0x443C04B0, 0x0, 0x443C025C

#define IOMUXC_PAD_GPIO_IO19__GPIO2_IO_BIT19                 0x443C005C, 0x0, 0x00000000, 0x0, 0x443C0260
#define IOMUXC_PAD_GPIO_IO19__SAI3_RX_SYNC                   0x443C005C, 0x1, 0x443C0590, 0x1, 0x443C0260
#define IOMUXC_PAD_GPIO_IO19__PDM_BIT_STREAM_BIT3            0x443C005C, 0x2, 0x443C0418, 0x1, 0x443C0260
#define IOMUXC_PAD_GPIO_IO19__FLEXIO1_FLEXIO_BIT19           0x443C005C, 0x3, 0x443C04B4, 0x0, 0x443C0260
#define IOMUXC_PAD_GPIO_IO19__LPSPI5_SIN                     0x443C005C, 0x4, 0x00000000, 0x0, 0x443C0260
#define IOMUXC_PAD_GPIO_IO19__LPSPI4_SIN                     0x443C005C, 0x5, 0x443C0540, 0x1, 0x443C0260
#define IOMUXC_PAD_GPIO_IO19__TPM6_CH2                       0x443C005C, 0x6, 0x00000000, 0x0, 0x443C0260
#define IOMUXC_PAD_GPIO_IO19__SAI3_TX_DATA_BIT0              0x443C005C, 0x7, 0x00000000, 0x0, 0x443C0260

#define IOMUXC_PAD_GPIO_IO20__GPIO2_IO_BIT20                 0x443C0060, 0x0, 0x00000000, 0x0, 0x443C0264
#define IOMUXC_PAD_GPIO_IO20__SAI3_RX_DATA_BIT0              0x443C0060, 0x1, 0x00000000, 0x0, 0x443C0264
#define IOMUXC_PAD_GPIO_IO20__PDM_BIT_STREAM_BIT0            0x443C0060, 0x2, 0x443C040C, 0x2, 0x443C0264
#define IOMUXC_PAD_GPIO_IO20__LPSPI5_SOUT                    0x443C0060, 0x4, 0x00000000, 0x0, 0x443C0264
#define IOMUXC_PAD_GPIO_IO20__LPSPI4_SOUT                    0x443C0060, 0x5, 0x443C0544, 0x1, 0x443C0264
#define IOMUXC_PAD_GPIO_IO20__TPM3_CH1                       0x443C0060, 0x6, 0x00000000, 0x0, 0x443C0264
#define IOMUXC_PAD_GPIO_IO20__FLEXIO1_FLEXIO_BIT20           0x443C0060, 0x7, 0x443C04B8, 0x0, 0x443C0264

#define IOMUXC_PAD_GPIO_IO21__GPIO2_IO_BIT21                 0x443C0064, 0x0, 0x00000000, 0x0, 0x443C0268
#define IOMUXC_PAD_GPIO_IO21__SAI3_TX_DATA_BIT0              0x443C0064, 0x1, 0x00000000, 0x0, 0x443C0268
#define IOMUXC_PAD_GPIO_IO21__PDM_CLK                        0x443C0064, 0x2, 0x00000000, 0x0, 0x443C0268
#define IOMUXC_PAD_GPIO_IO21__FLEXIO1_FLEXIO_BIT21           0x443C0064, 0x3, 0x443C04BC, 0x0, 0x443C0268
#define IOMUXC_PAD_GPIO_IO21__LPSPI5_SCK                     0x443C0064, 0x4, 0x00000000, 0x0, 0x443C0268
#define IOMUXC_PAD_GPIO_IO21__LPSPI4_SCK                     0x443C0064, 0x5, 0x443C053C, 0x1, 0x443C0268
#define IOMUXC_PAD_GPIO_IO21__TPM4_CH1                       0x443C0064, 0x6, 0x00000000, 0x0, 0x443C0268
#define IOMUXC_PAD_GPIO_IO21__SAI3_RX_BCLK                   0x443C0064, 0x7, 0x443C058C, 0x1, 0x443C0268

#define IOMUXC_PAD_GPIO_IO22__GPIO2_IO_BIT22                 0x443C0068, 0x0, 0x00000000, 0x0, 0x443C026C
#define IOMUXC_PAD_GPIO_IO22__USDHC3_CLK                     0x443C0068, 0x1, 0x443C05C8, 0x0, 0x443C026C
#define IOMUXC_PAD_GPIO_IO22__SPDIF_IN                       0x443C0068, 0x2, 0x443C0454, 0x2, 0x443C026C
#define IOMUXC_PAD_GPIO_IO22__CAN5_TX                        0x443C0068, 0x3, 0x00000000, 0x0, 0x443C026C
#define IOMUXC_PAD_GPIO_IO22__TPM5_CH1                       0x443C0068, 0x4, 0x00000000, 0x0, 0x443C026C
#define IOMUXC_PAD_GPIO_IO22__TPM6_EXTCLK                    0x443C0068, 0x5, 0x00000000, 0x0, 0x443C026C
#define IOMUXC_PAD_GPIO_IO22__LPI2C5_SDA                     0x443C0068, 0x6, 0x443C0514, 0x1, 0x443C026C
#define IOMUXC_PAD_GPIO_IO22__FLEXIO1_FLEXIO_BIT22           0x443C0068, 0x7, 0x443C04C0, 0x0, 0x443C026C

#define IOMUXC_PAD_GPIO_IO23__GPIO2_IO_BIT23                 0x443C006C, 0x0, 0x00000000, 0x0, 0x443C0270
#define IOMUXC_PAD_GPIO_IO23__USDHC3_CMD                     0x443C006C, 0x1, 0x443C05CC, 0x0, 0x443C0270
#define IOMUXC_PAD_GPIO_IO23__SPDIF_OUT                      0x443C006C, 0x2, 0x00000000, 0x0, 0x443C0270
#define IOMUXC_PAD_GPIO_IO23__CAN5_RX                        0x443C006C, 0x3, 0x443C0450, 0x0, 0x443C0270
#define IOMUXC_PAD_GPIO_IO23__TPM6_CH1                       0x443C006C, 0x4, 0x00000000, 0x0, 0x443C0270
#define IOMUXC_PAD_GPIO_IO23__LPI2C5_SCL                     0x443C006C, 0x6, 0x443C0510, 0x1, 0x443C0270
#define IOMUXC_PAD_GPIO_IO23__FLEXIO1_FLEXIO_BIT23           0x443C006C, 0x7, 0x443C04C4, 0x0, 0x443C0270

#define IOMUXC_PAD_GPIO_IO24__GPIO2_IO_BIT24                 0x443C0070, 0x0, 0x00000000, 0x0, 0x443C0274
#define IOMUXC_PAD_GPIO_IO24__USDHC3_DATA0                   0x443C0070, 0x1, 0x443C05D0, 0x0, 0x443C0274
#define IOMUXC_PAD_GPIO_IO24__TPM3_CH3                       0x443C0070, 0x4, 0x00000000, 0x0, 0x443C0274
#define IOMUXC_PAD_GPIO_IO24__JTAG_MUX_TDO                   0x443C0070, 0x5, 0x00000000, 0x0, 0x443C0274
#define IOMUXC_PAD_GPIO_IO24__LPSPI6_PCS1                    0x443C0070, 0x6, 0x00000000, 0x0, 0x443C0274
#define IOMUXC_PAD_GPIO_IO24__FLEXIO1_FLEXIO_BIT24           0x443C0070, 0x7, 0x443C04C8, 0x0, 0x443C0274

#define IOMUXC_PAD_GPIO_IO25__GPIO2_IO_BIT25                 0x443C0074, 0x0, 0x00000000, 0x0, 0x443C0278
#define IOMUXC_PAD_GPIO_IO25__USDHC3_DATA1                   0x443C0074, 0x1, 0x443C05D4, 0x0, 0x443C0278
#define IOMUXC_PAD_GPIO_IO25__CAN2_TX                        0x443C0074, 0x2, 0x00000000, 0x0, 0x443C0278
#define IOMUXC_PAD_GPIO_IO25__TPM4_CH3                       0x443C0074, 0x4, 0x00000000, 0x0, 0x443C0278
#define IOMUXC_PAD_GPIO_IO25__JTAG_MUX_TCK                   0x443C0074, 0x5, 0x443C060C, 0x1, 0x443C0278
#define IOMUXC_PAD_GPIO_IO25__LPSPI7_PCS1                    0x443C0074, 0x6, 0x00000000, 0x0, 0x443C0278
#define IOMUXC_PAD_GPIO_IO25__FLEXIO1_FLEXIO_BIT25           0x443C0074, 0x7, 0x443C04CC, 0x0, 0x443C0278

#define IOMUXC_PAD_GPIO_IO26__GPIO2_IO_BIT26                 0x443C0078, 0x0, 0x00000000, 0x0, 0x443C027C
#define IOMUXC_PAD_GPIO_IO26__USDHC3_DATA2                   0x443C0078, 0x1, 0x443C05D8, 0x0, 0x443C027C
#define IOMUXC_PAD_GPIO_IO26__PDM_BIT_STREAM_BIT1            0x443C0078, 0x2, 0x443C0410, 0x2, 0x443C027C
#define IOMUXC_PAD_GPIO_IO26__FLEXIO1_FLEXIO_BIT26           0x443C0078, 0x3, 0x443C0458, 0x1, 0x443C027C
#define IOMUXC_PAD_GPIO_IO26__TPM5_CH3                       0x443C0078, 0x4, 0x00000000, 0x0, 0x443C027C
#define IOMUXC_PAD_GPIO_IO26__JTAG_MUX_TDI                   0x443C0078, 0x5, 0x443C0610, 0x1, 0x443C027C
#define IOMUXC_PAD_GPIO_IO26__LPSPI8_PCS1                    0x443C0078, 0x6, 0x00000000, 0x0, 0x443C027C
#define IOMUXC_PAD_GPIO_IO26__SAI3_TX_SYNC                   0x443C0078, 0x7, 0x00000000, 0x0, 0x443C027C

#define IOMUXC_PAD_GPIO_IO27__GPIO2_IO_BIT27                 0x443C007C, 0x0, 0x00000000, 0x0, 0x443C0280
#define IOMUXC_PAD_GPIO_IO27__USDHC3_DATA3                   0x443C007C, 0x1, 0x443C05DC, 0x0, 0x443C0280
#define IOMUXC_PAD_GPIO_IO27__CAN2_RX                        0x443C007C, 0x2, 0x443C0444, 0x2, 0x443C0280
#define IOMUXC_PAD_GPIO_IO27__TPM6_CH3                       0x443C007C, 0x4, 0x00000000, 0x0, 0x443C0280
#define IOMUXC_PAD_GPIO_IO27__JTAG_MUX_TMS                   0x443C007C, 0x5, 0x443C0614, 0x1, 0x443C0280
#define IOMUXC_PAD_GPIO_IO27__LPSPI5_PCS1                    0x443C007C, 0x6, 0x00000000, 0x0, 0x443C0280
#define IOMUXC_PAD_GPIO_IO27__FLEXIO1_FLEXIO_BIT27           0x443C007C, 0x7, 0x443C045C, 0x1, 0x443C0280

#define IOMUXC_PAD_GPIO_IO28__GPIO2_IO_BIT28                 0x443C0080, 0x0, 0x00000000, 0x0, 0x443C0284
#define IOMUXC_PAD_GPIO_IO28__LPI2C3_SDA                     0x443C0080, 0x1, 0x443C0504, 0x1, 0x443C0284
#define IOMUXC_PAD_GPIO_IO28__CAN3_TX                        0x443C0080, 0x2, 0x00000000, 0x0, 0x443C0284
#define IOMUXC_PAD_GPIO_IO28__FLEXIO1_FLEXIO_BIT28           0x443C0080, 0x7, 0x00000000, 0x0, 0x443C0284

#define IOMUXC_PAD_GPIO_IO29__GPIO2_IO_BIT29                 0x443C0084, 0x0, 0x00000000, 0x0, 0x443C0288
#define IOMUXC_PAD_GPIO_IO29__LPI2C3_SCL                     0x443C0084, 0x1, 0x443C0500, 0x1, 0x443C0288
#define IOMUXC_PAD_GPIO_IO29__CAN3_RX                        0x443C0084, 0x2, 0x443C0448, 0x1, 0x443C0288
#define IOMUXC_PAD_GPIO_IO29__FLEXIO1_FLEXIO_BIT29           0x443C0084, 0x7, 0x00000000, 0x0, 0x443C0288

#define IOMUXC_PAD_GPIO_IO30__GPIO2_IO_BIT30                 0x443C0088, 0x0, 0x00000000, 0x0, 0x443C028C
#define IOMUXC_PAD_GPIO_IO30__LPI2C4_SDA                     0x443C0088, 0x1, 0x443C050C, 0x1, 0x443C028C
#define IOMUXC_PAD_GPIO_IO30__CAN5_TX                        0x443C0088, 0x2, 0x00000000, 0x0, 0x443C028C
#define IOMUXC_PAD_GPIO_IO30__FLEXIO1_FLEXIO_BIT30           0x443C0088, 0x7, 0x443C0460, 0x1, 0x443C028C

#define IOMUXC_PAD_GPIO_IO31__GPIO2_IO_BIT31                 0x443C008C, 0x0, 0x00000000, 0x0, 0x443C0290
#define IOMUXC_PAD_GPIO_IO31__LPI2C4_SCL                     0x443C008C, 0x1, 0x443C0508, 0x1, 0x443C0290
#define IOMUXC_PAD_GPIO_IO31__CAN5_RX                        0x443C008C, 0x2, 0x443C0450, 0x1, 0x443C0290
#define IOMUXC_PAD_GPIO_IO31__FLEXIO1_FLEXIO_BIT31           0x443C008C, 0x7, 0x443C0464, 0x1, 0x443C0290

#define IOMUXC_PAD_GPIO_IO32__GPIO5_IO_BIT12                 0x443C0090, 0x0, 0x00000000, 0x0, 0x443C0294
#define IOMUXC_PAD_GPIO_IO32__PCIE1_CLKREQ_B                 0x443C0090, 0x1, 0x00000000, 0x0, 0x443C0294
#define IOMUXC_PAD_GPIO_IO32__LPUART6_TX                     0x443C0090, 0x2, 0x443C0580, 0x0, 0x443C0294
#define IOMUXC_PAD_GPIO_IO32__LPSPI4_PCS2                    0x443C0090, 0x4, 0x443C0538, 0x0, 0x443C0294

#define IOMUXC_PAD_GPIO_IO33__GPIO5_IO_BIT13                 0x443C0094, 0x0, 0x00000000, 0x0, 0x443C0298
#define IOMUXC_PAD_GPIO_IO33__LPUART6_RX                     0x443C0094, 0x2, 0x443C057C, 0x0, 0x443C0298
#define IOMUXC_PAD_GPIO_IO33__LPSPI4_PCS1                    0x443C0094, 0x4, 0x443C0534, 0x0, 0x443C0298

#define IOMUXC_PAD_GPIO_IO34__GPIO5_IO_BIT14                 0x443C0098, 0x0, 0x00000000, 0x0, 0x443C029C
#define IOMUXC_PAD_GPIO_IO34__LPUART6_CTS_B                  0x443C0098, 0x2, 0x443C0578, 0x0, 0x443C029C
#define IOMUXC_PAD_GPIO_IO34__LPSPI4_PCS0                    0x443C0098, 0x4, 0x443C0530, 0x0, 0x443C029C

#define IOMUXC_PAD_GPIO_IO35__GPIO5_IO_BIT15                 0x443C009C, 0x0, 0x00000000, 0x0, 0x443C02A0
#define IOMUXC_PAD_GPIO_IO35__PCIE2_CLKREQ_B                 0x443C009C, 0x1, 0x00000000, 0x0, 0x443C02A0
#define IOMUXC_PAD_GPIO_IO35__LPUART6_RTS_B                  0x443C009C, 0x2, 0x00000000, 0x0, 0x443C02A0
#define IOMUXC_PAD_GPIO_IO35__LPSPI4_SIN                     0x443C009C, 0x4, 0x443C0540, 0x0, 0x443C02A0

#define IOMUXC_PAD_GPIO_IO36__LPSPI4_SOUT                    0x443C00A0, 0x4, 0x443C0544, 0x0, 0x443C02A4
#define IOMUXC_PAD_GPIO_IO36__GPIO5_IO_BIT16                 0x443C00A0, 0x0, 0x00000000, 0x0, 0x443C02A4
#define IOMUXC_PAD_GPIO_IO36__LPUART7_TX                     0x443C00A0, 0x2, 0x443C0588, 0x0, 0x443C02A4

#define IOMUXC_PAD_GPIO_IO37__GPIO5_IO_BIT17                 0x443C00A4, 0x0, 0x00000000, 0x0, 0x443C02A8
#define IOMUXC_PAD_GPIO_IO37__LPUART7_RX                     0x443C00A4, 0x2, 0x443C0584, 0x0, 0x443C02A8
#define IOMUXC_PAD_GPIO_IO37__LPSPI4_SCK                     0x443C00A4, 0x4, 0x443C053C, 0x0, 0x443C02A8

#define IOMUXC_PAD_CCM_CLKO1__CLKO_1                         0x443C00A8, 0x0, 0x00000000, 0x0, 0x443C02AC
#define IOMUXC_PAD_CCM_CLKO1__NETC_TMR_1588_TRIG1            0x443C00A8, 0x1, 0x443C0434, 0x0, 0x443C02AC
#define IOMUXC_PAD_CCM_CLKO1__FLEXIO1_FLEXIO_BIT26           0x443C00A8, 0x4, 0x443C0458, 0x0, 0x443C02AC
#define IOMUXC_PAD_CCM_CLKO1__GPIO3_IO_BIT26                 0x443C00A8, 0x5, 0x00000000, 0x0, 0x443C02AC

#define IOMUXC_PAD_CCM_CLKO2__GPIO3_IO_BIT27                 0x443C00AC, 0x5, 0x00000000, 0x0, 0x443C02B0
#define IOMUXC_PAD_CCM_CLKO2__CLKO_2                         0x443C00AC, 0x0, 0x00000000, 0x0, 0x443C02B0
#define IOMUXC_PAD_CCM_CLKO2__NETC_TMR_1588_PP1              0x443C00AC, 0x1, 0x00000000, 0x0, 0x443C02B0
#define IOMUXC_PAD_CCM_CLKO2__FLEXIO1_FLEXIO_BIT27           0x443C00AC, 0x4, 0x443C045C, 0x0, 0x443C02B0

#define IOMUXC_PAD_CCM_CLKO3__CLKO_3                         0x443C00B0, 0x0, 0x00000000, 0x0, 0x443C02B4
#define IOMUXC_PAD_CCM_CLKO3__NETC_TMR_1588_TRIG2            0x443C00B0, 0x1, 0x443C0438, 0x0, 0x443C02B4
#define IOMUXC_PAD_CCM_CLKO3__CAN3_TX                        0x443C00B0, 0x2, 0x00000000, 0x0, 0x443C02B4
#define IOMUXC_PAD_CCM_CLKO3__FLEXIO2_FLEXIO_BIT28           0x443C00B0, 0x4, 0x00000000, 0x0, 0x443C02B4
#define IOMUXC_PAD_CCM_CLKO3__GPIO4_IO_BIT28                 0x443C00B0, 0x5, 0x00000000, 0x0, 0x443C02B4

#define IOMUXC_PAD_CCM_CLKO4__CLKO_4                         0x443C00B4, 0x0, 0x00000000, 0x0, 0x443C02B8
#define IOMUXC_PAD_CCM_CLKO4__NETC_TMR_1588_PP2              0x443C00B4, 0x1, 0x00000000, 0x0, 0x443C02B8
#define IOMUXC_PAD_CCM_CLKO4__CAN3_RX                        0x443C00B4, 0x2, 0x443C0448, 0x0, 0x443C02B8
#define IOMUXC_PAD_CCM_CLKO4__FLEXIO2_FLEXIO_BIT29           0x443C00B4, 0x4, 0x00000000, 0x0, 0x443C02B8
#define IOMUXC_PAD_CCM_CLKO4__GPIO4_IO_BIT29                 0x443C00B4, 0x5, 0x00000000, 0x0, 0x443C02B8

#define IOMUXC_PAD_ENET1_MDC__NETC_MDC                       0x443C00B8, 0x0, 0x443C0424, 0x0, 0x443C02BC
#define IOMUXC_PAD_ENET1_MDC__LPUART3_DCD_B                  0x443C00B8, 0x1, 0x00000000, 0x0, 0x443C02BC
#define IOMUXC_PAD_ENET1_MDC__I3C2_SCL                       0x443C00B8, 0x2, 0x443C04F8, 0x0, 0x443C02BC
#define IOMUXC_PAD_ENET1_MDC__USB1_OTG_ID                    0x443C00B8, 0x3, 0x00000000, 0x0, 0x443C02BC
#define IOMUXC_PAD_ENET1_MDC__FLEXIO2_FLEXIO_BIT0            0x443C00B8, 0x4, 0x00000000, 0x0, 0x443C02BC
#define IOMUXC_PAD_ENET1_MDC__GPIO4_IO_BIT0                  0x443C00B8, 0x5, 0x00000000, 0x0, 0x443C02BC

#define IOMUXC_PAD_ENET1_MDIO__NETC_MDIO                     0x443C00BC, 0x0, 0x443C0428, 0x0, 0x443C02C0
#define IOMUXC_PAD_ENET1_MDIO__LPUART3_RIN_B                 0x443C00BC, 0x1, 0x00000000, 0x0, 0x443C02C0
#define IOMUXC_PAD_ENET1_MDIO__I3C2_SDA                      0x443C00BC, 0x2, 0x443C04FC, 0x0, 0x443C02C0
#define IOMUXC_PAD_ENET1_MDIO__USB1_OTG_PWR                  0x443C00BC, 0x3, 0x00000000, 0x0, 0x443C02C0
#define IOMUXC_PAD_ENET1_MDIO__FLEXIO2_FLEXIO_BIT1           0x443C00BC, 0x4, 0x00000000, 0x0, 0x443C02C0
#define IOMUXC_PAD_ENET1_MDIO__GPIO4_IO_BIT1                 0x443C00BC, 0x5, 0x00000000, 0x0, 0x443C02C0

#define IOMUXC_PAD_ENET1_TD3__ETH0_RGMII_TD3                 0x443C00C0, 0x0, 0x00000000, 0x0, 0x443C02C4
#define IOMUXC_PAD_ENET1_TD3__CAN2_TX                        0x443C00C0, 0x2, 0x00000000, 0x0, 0x443C02C4
#define IOMUXC_PAD_ENET1_TD3__USB2_OTG_ID                    0x443C00C0, 0x3, 0x00000000, 0x0, 0x443C02C4
#define IOMUXC_PAD_ENET1_TD3__FLEXIO2_FLEXIO_BIT2            0x443C00C0, 0x4, 0x00000000, 0x0, 0x443C02C4
#define IOMUXC_PAD_ENET1_TD3__GPIO4_IO_BIT2                  0x443C00C0, 0x5, 0x00000000, 0x0, 0x443C02C4

#define IOMUXC_PAD_ENET1_TD2__ETH0_RGMII_TD2                 0x443C00C4, 0x0, 0x00000000, 0x0, 0x443C02C8
#define IOMUXC_PAD_ENET1_TD2__ETH0_RMII_REF50_CLK            0x443C00C4, 0x1, 0x00000000, 0x0, 0x443C02C8
#define IOMUXC_PAD_ENET1_TD2__CAN2_RX                        0x443C00C4, 0x2, 0x443C0444, 0x1, 0x443C02C8
#define IOMUXC_PAD_ENET1_TD2__USB2_OTG_OC                    0x443C00C4, 0x3, 0x00000000, 0x0, 0x443C02C8
#define IOMUXC_PAD_ENET1_TD2__FLEXIO2_FLEXIO_BIT3            0x443C00C4, 0x4, 0x00000000, 0x0, 0x443C02C8
#define IOMUXC_PAD_ENET1_TD2__GPIO4_IO_BIT3                  0x443C00C4, 0x5, 0x00000000, 0x0, 0x443C02C8

#define IOMUXC_PAD_ENET1_TD1__ETH0_RGMII_TD1                 0x443C00C8, 0x0, 0x00000000, 0x0, 0x443C02CC
#define IOMUXC_PAD_ENET1_TD1__LPUART3_RTS_B                  0x443C00C8, 0x1, 0x00000000, 0x0, 0x443C02CC
#define IOMUXC_PAD_ENET1_TD1__I3C2_PUR                       0x443C00C8, 0x2, 0x00000000, 0x0, 0x443C02CC
#define IOMUXC_PAD_ENET1_TD1__USB1_OTG_OC                    0x443C00C8, 0x3, 0x00000000, 0x0, 0x443C02CC
#define IOMUXC_PAD_ENET1_TD1__FLEXIO2_FLEXIO_BIT4            0x443C00C8, 0x4, 0x00000000, 0x0, 0x443C02CC
#define IOMUXC_PAD_ENET1_TD1__GPIO4_IO_BIT4                  0x443C00C8, 0x5, 0x00000000, 0x0, 0x443C02CC
#define IOMUXC_PAD_ENET1_TD1__I3C2_PUR_B                     0x443C00C8, 0x6, 0x00000000, 0x0, 0x443C02CC
#define IOMUXC_PAD_ENET1_TD1__ETH0_RMII_TXD1                 0x443C00C8, 0x7, 0x00000000, 0x0, 0x443C02CC

#define IOMUXC_PAD_ENET1_TD0__ETH0_RGMII_TD0                 0x443C00CC, 0x0, 0x00000000, 0x0, 0x443C02D0
#define IOMUXC_PAD_ENET1_TD0__LPUART3_TX                     0x443C00CC, 0x1, 0x443C055C, 0x0, 0x443C02D0
#define IOMUXC_PAD_ENET1_TD0__ETH0_RMII_TXD0                 0x443C00CC, 0x2, 0x00000000, 0x0, 0x443C02D0
#define IOMUXC_PAD_ENET1_TD0__FLEXIO2_FLEXIO_BIT5            0x443C00CC, 0x4, 0x00000000, 0x0, 0x443C02D0
#define IOMUXC_PAD_ENET1_TD0__GPIO4_IO_BIT5                  0x443C00CC, 0x5, 0x00000000, 0x0, 0x443C02D0

#define IOMUXC_PAD_ENET1_TX_CTL__ETH0_RGMII_TX_CTL           0x443C00D0, 0x0, 0x00000000, 0x0, 0x443C02D4
#define IOMUXC_PAD_ENET1_TX_CTL__LPUART3_DTR_B               0x443C00D0, 0x1, 0x00000000, 0x0, 0x443C02D4
#define IOMUXC_PAD_ENET1_TX_CTL__ETH0_RMII_TX_EN             0x443C00D0, 0x2, 0x00000000, 0x0, 0x443C02D4
#define IOMUXC_PAD_ENET1_TX_CTL__FLEXIO2_FLEXIO_BIT6         0x443C00D0, 0x4, 0x00000000, 0x0, 0x443C02D4
#define IOMUXC_PAD_ENET1_TX_CTL__GPIO4_IO_BIT6               0x443C00D0, 0x5, 0x00000000, 0x0, 0x443C02D4

#define IOMUXC_PAD_ENET1_TXC__ETH0_RGMII_TX_CLK              0x443C00D4, 0x0, 0x00000000, 0x0, 0x443C02D8
#define IOMUXC_PAD_ENET1_TXC__ENET_CLK_ROOT                  0x443C00D4, 0x1, 0x00000000, 0x0, 0x443C02D8
#define IOMUXC_PAD_ENET1_TXC__FLEXIO2_FLEXIO_BIT7            0x443C00D4, 0x4, 0x00000000, 0x0, 0x443C02D8
#define IOMUXC_PAD_ENET1_TXC__GPIO4_IO_BIT7                  0x443C00D4, 0x5, 0x00000000, 0x0, 0x443C02D8

#define IOMUXC_PAD_ENET1_RX_CTL__ETH0_RGMII_RX_CTL           0x443C00D8, 0x0, 0x00000000, 0x0, 0x443C02DC
#define IOMUXC_PAD_ENET1_RX_CTL__LPUART3_DSR_B               0x443C00D8, 0x1, 0x00000000, 0x0, 0x443C02DC
#define IOMUXC_PAD_ENET1_RX_CTL__ETH0_RMII_CRS_DV            0x443C00D8, 0x2, 0x00000000, 0x0, 0x443C02DC
#define IOMUXC_PAD_ENET1_RX_CTL__USB2_OTG_PWR                0x443C00D8, 0x3, 0x00000000, 0x0, 0x443C02DC
#define IOMUXC_PAD_ENET1_RX_CTL__FLEXIO2_FLEXIO_BIT8         0x443C00D8, 0x4, 0x00000000, 0x0, 0x443C02DC
#define IOMUXC_PAD_ENET1_RX_CTL__GPIO4_IO_BIT8               0x443C00D8, 0x5, 0x00000000, 0x0, 0x443C02DC

#define IOMUXC_PAD_ENET1_RXC__ETH0_RGMII_RX_CLK              0x443C00DC, 0x0, 0x00000000, 0x0, 0x443C02E0
#define IOMUXC_PAD_ENET1_RXC__ETH0_RMII_RX_ER                0x443C00DC, 0x1, 0x443C042C, 0x0, 0x443C02E0
#define IOMUXC_PAD_ENET1_RXC__FLEXIO2_FLEXIO_BIT9            0x443C00DC, 0x4, 0x00000000, 0x0, 0x443C02E0
#define IOMUXC_PAD_ENET1_RXC__GPIO4_IO_BIT9                  0x443C00DC, 0x5, 0x00000000, 0x0, 0x443C02E0

#define IOMUXC_PAD_ENET1_RD0__ETH0_RGMII_RD0                 0x443C00E0, 0x0, 0x00000000, 0x0, 0x443C02E4
#define IOMUXC_PAD_ENET1_RD0__LPUART3_RX                     0x443C00E0, 0x1, 0x443C0558, 0x0, 0x443C02E4
#define IOMUXC_PAD_ENET1_RD0__ETH0_RMII_RXD0                 0x443C00E0, 0x2, 0x00000000, 0x0, 0x443C02E4
#define IOMUXC_PAD_ENET1_RD0__FLEXIO2_FLEXIO_BIT10           0x443C00E0, 0x4, 0x00000000, 0x0, 0x443C02E4
#define IOMUXC_PAD_ENET1_RD0__GPIO4_IO_BIT10                 0x443C00E0, 0x5, 0x00000000, 0x0, 0x443C02E4

#define IOMUXC_PAD_ENET1_RD1__ETH0_RGMII_RD1                 0x443C00E4, 0x0, 0x00000000, 0x0, 0x443C02E8
#define IOMUXC_PAD_ENET1_RD1__LPUART3_CTS_B                  0x443C00E4, 0x1, 0x443C0554, 0x0, 0x443C02E8
#define IOMUXC_PAD_ENET1_RD1__ETH0_RMII_RXD1                 0x443C00E4, 0x2, 0x00000000, 0x0, 0x443C02E8
#define IOMUXC_PAD_ENET1_RD1__LPTMR2_ALT1                    0x443C00E4, 0x3, 0x443C0548, 0x0, 0x443C02E8
#define IOMUXC_PAD_ENET1_RD1__FLEXIO2_FLEXIO_BIT11           0x443C00E4, 0x4, 0x00000000, 0x0, 0x443C02E8
#define IOMUXC_PAD_ENET1_RD1__GPIO4_IO_BIT11                 0x443C00E4, 0x5, 0x00000000, 0x0, 0x443C02E8

#define IOMUXC_PAD_ENET1_RD2__ETH0_RGMII_RD2                 0x443C00E8, 0x0, 0x00000000, 0x0, 0x443C02EC
#define IOMUXC_PAD_ENET1_RD2__ETH0_RMII_RX_ER                0x443C00E8, 0x2, 0x443C042C, 0x1, 0x443C02EC
#define IOMUXC_PAD_ENET1_RD2__LPTMR2_ALT2                    0x443C00E8, 0x3, 0x443C054C, 0x0, 0x443C02EC
#define IOMUXC_PAD_ENET1_RD2__FLEXIO2_FLEXIO_BIT12           0x443C00E8, 0x4, 0x00000000, 0x0, 0x443C02EC
#define IOMUXC_PAD_ENET1_RD2__GPIO4_IO_BIT12                 0x443C00E8, 0x5, 0x00000000, 0x0, 0x443C02EC

#define IOMUXC_PAD_ENET1_RD3__ETH0_RGMII_RD3                 0x443C00EC, 0x0, 0x00000000, 0x0, 0x443C02F0
#define IOMUXC_PAD_ENET1_RD3__LPTMR2_ALT3                    0x443C00EC, 0x3, 0x443C0550, 0x0, 0x443C02F0
#define IOMUXC_PAD_ENET1_RD3__FLEXIO2_FLEXIO_BIT13           0x443C00EC, 0x4, 0x00000000, 0x0, 0x443C02F0
#define IOMUXC_PAD_ENET1_RD3__GPIO4_IO_BIT13                 0x443C00EC, 0x5, 0x00000000, 0x0, 0x443C02F0

#define IOMUXC_PAD_ENET2_MDC__NETC_MDC                       0x443C00F0, 0x0, 0x443C0424, 0x1, 0x443C02F4
#define IOMUXC_PAD_ENET2_MDC__LPUART4_DCD_B                  0x443C00F0, 0x1, 0x00000000, 0x0, 0x443C02F4
#define IOMUXC_PAD_ENET2_MDC__SAI2_RX_SYNC                   0x443C00F0, 0x2, 0x00000000, 0x0, 0x443C02F4
#define IOMUXC_PAD_ENET2_MDC__FLEXIO2_FLEXIO_BIT14           0x443C00F0, 0x4, 0x00000000, 0x0, 0x443C02F4
#define IOMUXC_PAD_ENET2_MDC__GPIO4_IO_BIT14                 0x443C00F0, 0x5, 0x00000000, 0x0, 0x443C02F4

#define IOMUXC_PAD_ENET2_MDIO__NETC_MDIO                     0x443C00F4, 0x0, 0x443C0428, 0x1, 0x443C02F8
#define IOMUXC_PAD_ENET2_MDIO__LPUART4_RIN_B                 0x443C00F4, 0x1, 0x00000000, 0x0, 0x443C02F8
#define IOMUXC_PAD_ENET2_MDIO__SAI2_RX_BCLK                  0x443C00F4, 0x2, 0x00000000, 0x0, 0x443C02F8
#define IOMUXC_PAD_ENET2_MDIO__FLEXIO2_FLEXIO_BIT15          0x443C00F4, 0x4, 0x00000000, 0x0, 0x443C02F8
#define IOMUXC_PAD_ENET2_MDIO__GPIO4_IO_BIT15                0x443C00F4, 0x5, 0x00000000, 0x0, 0x443C02F8

#define IOMUXC_PAD_ENET2_TD3__SAI2_RX_DATA_BIT0              0x443C00F8, 0x2, 0x00000000, 0x0, 0x443C02FC
#define IOMUXC_PAD_ENET2_TD3__FLEXIO2_FLEXIO_BIT16           0x443C00F8, 0x4, 0x00000000, 0x0, 0x443C02FC
#define IOMUXC_PAD_ENET2_TD3__GPIO4_IO_BIT16                 0x443C00F8, 0x5, 0x00000000, 0x0, 0x443C02FC
#define IOMUXC_PAD_ENET2_TD3__ETH1_RGMII_TD3                 0x443C00F8, 0x0, 0x00000000, 0x0, 0x443C02FC

#define IOMUXC_PAD_ENET2_TD2__ETH1_RGMII_TD2                 0x443C00FC, 0x0, 0x00000000, 0x0, 0x443C0300
#define IOMUXC_PAD_ENET2_TD2__ETH1_RMII_REF50_CLK            0x443C00FC, 0x1, 0x00000000, 0x0, 0x443C0300
#define IOMUXC_PAD_ENET2_TD2__SAI2_RX_DATA_BIT1              0x443C00FC, 0x2, 0x00000000, 0x0, 0x443C0300
#define IOMUXC_PAD_ENET2_TD2__SAI4_TX_SYNC                   0x443C00FC, 0x3, 0x443C05A4, 0x0, 0x443C0300
#define IOMUXC_PAD_ENET2_TD2__FLEXIO2_FLEXIO_BIT17           0x443C00FC, 0x4, 0x00000000, 0x0, 0x443C0300
#define IOMUXC_PAD_ENET2_TD2__GPIO4_IO_BIT17                 0x443C00FC, 0x5, 0x00000000, 0x0, 0x443C0300

#define IOMUXC_PAD_ENET2_TD1__ETH1_RGMII_TD1                 0x443C0100, 0x0, 0x00000000, 0x0, 0x443C0304
#define IOMUXC_PAD_ENET2_TD1__LPUART4_RTS_B                  0x443C0100, 0x1, 0x00000000, 0x0, 0x443C0304
#define IOMUXC_PAD_ENET2_TD1__SAI2_RX_DATA_BIT2              0x443C0100, 0x2, 0x00000000, 0x0, 0x443C0304
#define IOMUXC_PAD_ENET2_TD1__SAI4_TX_BCLK                   0x443C0100, 0x3, 0x443C05A0, 0x0, 0x443C0304
#define IOMUXC_PAD_ENET2_TD1__FLEXIO2_FLEXIO_BIT18           0x443C0100, 0x4, 0x00000000, 0x0, 0x443C0304
#define IOMUXC_PAD_ENET2_TD1__GPIO4_IO_BIT18                 0x443C0100, 0x5, 0x00000000, 0x0, 0x443C0304
#define IOMUXC_PAD_ENET2_TD1__ETH1_RMII_TXD1                 0x443C0100, 0x6, 0x00000000, 0x0, 0x443C0304

#define IOMUXC_PAD_ENET2_TD0__ETH1_RGMII_TD0                 0x443C0104, 0x0, 0x00000000, 0x0, 0x443C0308
#define IOMUXC_PAD_ENET2_TD0__LPUART4_TX                     0x443C0104, 0x1, 0x443C0568, 0x0, 0x443C0308
#define IOMUXC_PAD_ENET2_TD0__SAI2_RX_DATA_BIT3              0x443C0104, 0x2, 0x00000000, 0x0, 0x443C0308
#define IOMUXC_PAD_ENET2_TD0__SAI4_TX_DATA_BIT0              0x443C0104, 0x3, 0x00000000, 0x0, 0x443C0308
#define IOMUXC_PAD_ENET2_TD0__FLEXIO2_FLEXIO_BIT19           0x443C0104, 0x4, 0x00000000, 0x0, 0x443C0308
#define IOMUXC_PAD_ENET2_TD0__GPIO4_IO_BIT19                 0x443C0104, 0x5, 0x00000000, 0x0, 0x443C0308
#define IOMUXC_PAD_ENET2_TD0__ETH1_RMII_TXD0                 0x443C0104, 0x6, 0x00000000, 0x0, 0x443C0308

#define IOMUXC_PAD_ENET2_TX_CTL__ETH1_RGMII_TX_CTL           0x443C0108, 0x0, 0x00000000, 0x0, 0x443C030C
#define IOMUXC_PAD_ENET2_TX_CTL__LPUART4_DTR_B               0x443C0108, 0x1, 0x00000000, 0x0, 0x443C030C
#define IOMUXC_PAD_ENET2_TX_CTL__SAI2_TX_SYNC                0x443C0108, 0x2, 0x00000000, 0x0, 0x443C030C
#define IOMUXC_PAD_ENET2_TX_CTL__ETH1_RMII_TX_EN             0x443C0108, 0x3, 0x00000000, 0x0, 0x443C030C
#define IOMUXC_PAD_ENET2_TX_CTL__FLEXIO2_FLEXIO_BIT20        0x443C0108, 0x4, 0x00000000, 0x0, 0x443C030C
#define IOMUXC_PAD_ENET2_TX_CTL__GPIO4_IO_BIT20              0x443C0108, 0x5, 0x00000000, 0x0, 0x443C030C

#define IOMUXC_PAD_ENET2_TXC__ETH1_RGMII_TX_CLK              0x443C010C, 0x0, 0x00000000, 0x0, 0x443C0310
#define IOMUXC_PAD_ENET2_TXC__ENET_CLK_ROOT                  0x443C010C, 0x1, 0x00000000, 0x0, 0x443C0310
#define IOMUXC_PAD_ENET2_TXC__SAI2_TX_BCLK                   0x443C010C, 0x2, 0x00000000, 0x0, 0x443C0310
#define IOMUXC_PAD_ENET2_TXC__FLEXIO2_FLEXIO_BIT21           0x443C010C, 0x4, 0x00000000, 0x0, 0x443C0310
#define IOMUXC_PAD_ENET2_TXC__GPIO4_IO_BIT21                 0x443C010C, 0x5, 0x00000000, 0x0, 0x443C0310

#define IOMUXC_PAD_ENET2_RX_CTL__ETH1_RGMII_RX_CTL           0x443C0110, 0x0, 0x00000000, 0x0, 0x443C0314
#define IOMUXC_PAD_ENET2_RX_CTL__LPUART4_DSR_B               0x443C0110, 0x1, 0x00000000, 0x0, 0x443C0314
#define IOMUXC_PAD_ENET2_RX_CTL__SAI2_TX_DATA_BIT0           0x443C0110, 0x2, 0x00000000, 0x0, 0x443C0314
#define IOMUXC_PAD_ENET2_RX_CTL__FLEXIO2_FLEXIO_BIT22        0x443C0110, 0x4, 0x00000000, 0x0, 0x443C0314
#define IOMUXC_PAD_ENET2_RX_CTL__GPIO4_IO_BIT22              0x443C0110, 0x5, 0x00000000, 0x0, 0x443C0314
#define IOMUXC_PAD_ENET2_RX_CTL__ETH1_RMII_CRS_DV            0x443C0110, 0x6, 0x00000000, 0x0, 0x443C0314

#define IOMUXC_PAD_ENET2_RXC__ETH1_RGMII_RX_CLK              0x443C0114, 0x0, 0x00000000, 0x0, 0x443C0318
#define IOMUXC_PAD_ENET2_RXC__ETH1_RMII_RX_ER                0x443C0114, 0x1, 0x443C0430, 0x0, 0x443C0318
#define IOMUXC_PAD_ENET2_RXC__SAI2_TX_DATA_BIT1              0x443C0114, 0x2, 0x00000000, 0x0, 0x443C0318
#define IOMUXC_PAD_ENET2_RXC__SAI4_RX_SYNC                   0x443C0114, 0x3, 0x443C059C, 0x0, 0x443C0318
#define IOMUXC_PAD_ENET2_RXC__FLEXIO2_FLEXIO_BIT23           0x443C0114, 0x4, 0x00000000, 0x0, 0x443C0318
#define IOMUXC_PAD_ENET2_RXC__GPIO4_IO_BIT23                 0x443C0114, 0x5, 0x00000000, 0x0, 0x443C0318

#define IOMUXC_PAD_ENET2_RD0__ETH1_RGMII_RD0                 0x443C0118, 0x0, 0x00000000, 0x0, 0x443C031C
#define IOMUXC_PAD_ENET2_RD0__LPUART4_RX                     0x443C0118, 0x1, 0x443C0564, 0x0, 0x443C031C
#define IOMUXC_PAD_ENET2_RD0__SAI2_TX_DATA_BIT2              0x443C0118, 0x2, 0x00000000, 0x0, 0x443C031C
#define IOMUXC_PAD_ENET2_RD0__SAI4_RX_BCLK                   0x443C0118, 0x3, 0x443C0594, 0x0, 0x443C031C
#define IOMUXC_PAD_ENET2_RD0__FLEXIO2_FLEXIO_BIT24           0x443C0118, 0x4, 0x00000000, 0x0, 0x443C031C
#define IOMUXC_PAD_ENET2_RD0__GPIO4_IO_BIT24                 0x443C0118, 0x5, 0x00000000, 0x0, 0x443C031C
#define IOMUXC_PAD_ENET2_RD0__ETH1_RMII_RXD0                 0x443C0118, 0x6, 0x00000000, 0x0, 0x443C031C

#define IOMUXC_PAD_ENET2_RD1__ETH1_RGMII_RD1                 0x443C011C, 0x0, 0x00000000, 0x0, 0x443C0320
#define IOMUXC_PAD_ENET2_RD1__SPDIF_IN                       0x443C011C, 0x1, 0x443C0454, 0x0, 0x443C0320
#define IOMUXC_PAD_ENET2_RD1__SAI2_TX_DATA_BIT3              0x443C011C, 0x2, 0x00000000, 0x0, 0x443C0320
#define IOMUXC_PAD_ENET2_RD1__SAI4_RX_DATA_BIT0              0x443C011C, 0x3, 0x443C0598, 0x0, 0x443C0320
#define IOMUXC_PAD_ENET2_RD1__FLEXIO2_FLEXIO_BIT25           0x443C011C, 0x4, 0x00000000, 0x0, 0x443C0320
#define IOMUXC_PAD_ENET2_RD1__GPIO4_IO_BIT25                 0x443C011C, 0x5, 0x00000000, 0x0, 0x443C0320
#define IOMUXC_PAD_ENET2_RD1__ETH1_RMII_RXD1                 0x443C011C, 0x6, 0x00000000, 0x0, 0x443C0320

#define IOMUXC_PAD_ENET2_RD2__ETH1_RGMII_RD2                 0x443C0120, 0x0, 0x00000000, 0x0, 0x443C0324
#define IOMUXC_PAD_ENET2_RD2__LPUART4_CTS_B                  0x443C0120, 0x1, 0x443C0560, 0x0, 0x443C0324
#define IOMUXC_PAD_ENET2_RD2__SAI2_MCLK                      0x443C0120, 0x2, 0x00000000, 0x0, 0x443C0324
#define IOMUXC_PAD_ENET2_RD2__MQS2_RIGHT                     0x443C0120, 0x3, 0x00000000, 0x0, 0x443C0324
#define IOMUXC_PAD_ENET2_RD2__FLEXIO2_FLEXIO_BIT26           0x443C0120, 0x4, 0x00000000, 0x0, 0x443C0324
#define IOMUXC_PAD_ENET2_RD2__GPIO4_IO_BIT26                 0x443C0120, 0x5, 0x00000000, 0x0, 0x443C0324
#define IOMUXC_PAD_ENET2_RD2__ETH1_RMII_RX_ER                0x443C0120, 0x6, 0x443C0430, 0x1, 0x443C0324

#define IOMUXC_PAD_ENET2_RD3__ETH1_RGMII_RD3                 0x443C0124, 0x0, 0x00000000, 0x0, 0x443C0328
#define IOMUXC_PAD_ENET2_RD3__SPDIF_OUT                      0x443C0124, 0x1, 0x00000000, 0x0, 0x443C0328
#define IOMUXC_PAD_ENET2_RD3__SPDIF_IN                       0x443C0124, 0x2, 0x443C0454, 0x1, 0x443C0328
#define IOMUXC_PAD_ENET2_RD3__MQS2_LEFT                      0x443C0124, 0x3, 0x00000000, 0x0, 0x443C0328
#define IOMUXC_PAD_ENET2_RD3__FLEXIO2_FLEXIO_BIT27           0x443C0124, 0x4, 0x00000000, 0x0, 0x443C0328
#define IOMUXC_PAD_ENET2_RD3__GPIO4_IO_BIT27                 0x443C0124, 0x5, 0x00000000, 0x0, 0x443C0328

#define IOMUXC_PAD_SD1_CLK__FLEXIO1_FLEXIO_BIT8              0x443C0128, 0x4, 0x443C0488, 0x1, 0x443C032C
#define IOMUXC_PAD_SD1_CLK__GPIO3_IO_BIT8                    0x443C0128, 0x5, 0x00000000, 0x0, 0x443C032C
#define IOMUXC_PAD_SD1_CLK__USDHC1_CLK                       0x443C0128, 0x0, 0x00000000, 0x0, 0x443C032C

#define IOMUXC_PAD_SD1_CMD__USDHC1_CMD                       0x443C012C, 0x0, 0x00000000, 0x0, 0x443C0330
#define IOMUXC_PAD_SD1_CMD__FLEXIO1_FLEXIO_BIT9              0x443C012C, 0x4, 0x443C048C, 0x1, 0x443C0330
#define IOMUXC_PAD_SD1_CMD__GPIO3_IO_BIT9                    0x443C012C, 0x5, 0x00000000, 0x0, 0x443C0330

#define IOMUXC_PAD_SD1_DATA0__USDHC1_DATA0                   0x443C0130, 0x0, 0x00000000, 0x0, 0x443C0334
#define IOMUXC_PAD_SD1_DATA0__FLEXIO1_FLEXIO_BIT10           0x443C0130, 0x4, 0x443C0490, 0x1, 0x443C0334
#define IOMUXC_PAD_SD1_DATA0__GPIO3_IO_BIT10                 0x443C0130, 0x5, 0x00000000, 0x0, 0x443C0334

#define IOMUXC_PAD_SD1_DATA1__USDHC1_DATA1                   0x443C0134, 0x0, 0x00000000, 0x0, 0x443C0338
#define IOMUXC_PAD_SD1_DATA1__FLEXIO1_FLEXIO_BIT11           0x443C0134, 0x4, 0x443C0494, 0x1, 0x443C0338
#define IOMUXC_PAD_SD1_DATA1__GPIO3_IO_BIT11                 0x443C0134, 0x5, 0x00000000, 0x0, 0x443C0338

#define IOMUXC_PAD_SD1_DATA2__USDHC1_DATA2                   0x443C0138, 0x0, 0x00000000, 0x0, 0x443C033C
#define IOMUXC_PAD_SD1_DATA2__FLEXIO1_FLEXIO_BIT12           0x443C0138, 0x4, 0x443C0498, 0x1, 0x443C033C
#define IOMUXC_PAD_SD1_DATA2__GPIO3_IO_BIT12                 0x443C0138, 0x5, 0x00000000, 0x0, 0x443C033C
#define IOMUXC_PAD_SD1_DATA2__PMIC_READY                     0x443C0138, 0x6, 0x00000000, 0x0, 0x443C033C

#define IOMUXC_PAD_SD1_DATA3__USDHC1_DATA3                   0x443C013C, 0x0, 0x00000000, 0x0, 0x443C0340
#define IOMUXC_PAD_SD1_DATA3__FLEXSPI1_A_SS1_B               0x443C013C, 0x1, 0x00000000, 0x0, 0x443C0340
#define IOMUXC_PAD_SD1_DATA3__FLEXIO1_FLEXIO_BIT13           0x443C013C, 0x4, 0x443C049C, 0x1, 0x443C0340
#define IOMUXC_PAD_SD1_DATA3__GPIO3_IO_BIT13                 0x443C013C, 0x5, 0x00000000, 0x0, 0x443C0340

#define IOMUXC_PAD_SD1_DATA4__USDHC1_DATA4                   0x443C0140, 0x0, 0x00000000, 0x0, 0x443C0344
#define IOMUXC_PAD_SD1_DATA4__FLEXSPI1_A_DATA_BIT4           0x443C0140, 0x1, 0x443C04E4, 0x0, 0x443C0344
#define IOMUXC_PAD_SD1_DATA4__FLEXIO1_FLEXIO_BIT14           0x443C0140, 0x4, 0x443C04A0, 0x1, 0x443C0344
#define IOMUXC_PAD_SD1_DATA4__GPIO3_IO_BIT14                 0x443C0140, 0x5, 0x00000000, 0x0, 0x443C0344
#define IOMUXC_PAD_SD1_DATA4__XSPI_DATA_BIT4                 0x443C0140, 0x6, 0x443C05FC, 0x0, 0x443C0344

#define IOMUXC_PAD_SD1_DATA5__USDHC1_DATA5                   0x443C0144, 0x0, 0x00000000, 0x0, 0x443C0348
#define IOMUXC_PAD_SD1_DATA5__FLEXSPI1_A_DATA_BIT5           0x443C0144, 0x1, 0x443C04E8, 0x0, 0x443C0348
#define IOMUXC_PAD_SD1_DATA5__USDHC1_RESET_B                 0x443C0144, 0x2, 0x00000000, 0x0, 0x443C0348
#define IOMUXC_PAD_SD1_DATA5__FLEXIO1_FLEXIO_BIT15           0x443C0144, 0x4, 0x443C04A4, 0x1, 0x443C0348
#define IOMUXC_PAD_SD1_DATA5__GPIO3_IO_BIT15                 0x443C0144, 0x5, 0x00000000, 0x0, 0x443C0348
#define IOMUXC_PAD_SD1_DATA5__XSPI_DATA_BIT5                 0x443C0144, 0x6, 0x443C0600, 0x0, 0x443C0348

#define IOMUXC_PAD_SD1_DATA6__USDHC1_DATA6                   0x443C0148, 0x0, 0x00000000, 0x0, 0x443C034C
#define IOMUXC_PAD_SD1_DATA6__FLEXSPI1_A_DATA_BIT6           0x443C0148, 0x1, 0x443C04EC, 0x0, 0x443C034C
#define IOMUXC_PAD_SD1_DATA6__USDHC1_CD_B                    0x443C0148, 0x2, 0x00000000, 0x0, 0x443C034C
#define IOMUXC_PAD_SD1_DATA6__FLEXIO1_FLEXIO_BIT16           0x443C0148, 0x4, 0x443C04A8, 0x1, 0x443C034C
#define IOMUXC_PAD_SD1_DATA6__GPIO3_IO_BIT16                 0x443C0148, 0x5, 0x00000000, 0x0, 0x443C034C
#define IOMUXC_PAD_SD1_DATA6__XSPI_DATA_BIT6                 0x443C0148, 0x6, 0x443C0604, 0x0, 0x443C034C

#define IOMUXC_PAD_SD1_DATA7__USDHC1_DATA7                   0x443C014C, 0x0, 0x00000000, 0x0, 0x443C0350
#define IOMUXC_PAD_SD1_DATA7__FLEXSPI1_A_DATA_BIT7           0x443C014C, 0x1, 0x443C04F0, 0x0, 0x443C0350
#define IOMUXC_PAD_SD1_DATA7__USDHC1_WP                      0x443C014C, 0x2, 0x00000000, 0x0, 0x443C0350
#define IOMUXC_PAD_SD1_DATA7__FLEXIO1_FLEXIO_BIT17           0x443C014C, 0x4, 0x443C04AC, 0x1, 0x443C0350
#define IOMUXC_PAD_SD1_DATA7__GPIO3_IO_BIT17                 0x443C014C, 0x5, 0x00000000, 0x0, 0x443C0350
#define IOMUXC_PAD_SD1_DATA7__XSPI_DATA_BIT7                 0x443C014C, 0x6, 0x443C0608, 0x0, 0x443C0350

#define IOMUXC_PAD_SD1_STROBE__USDHC1_STROBE                 0x443C0150, 0x0, 0x00000000, 0x0, 0x443C0354
#define IOMUXC_PAD_SD1_STROBE__FLEXSPI1_A_DQS                0x443C0150, 0x1, 0x443C04D0, 0x0, 0x443C0354
#define IOMUXC_PAD_SD1_STROBE__FLEXIO1_FLEXIO_BIT18          0x443C0150, 0x4, 0x443C04B0, 0x1, 0x443C0354
#define IOMUXC_PAD_SD1_STROBE__GPIO3_IO_BIT18                0x443C0150, 0x5, 0x00000000, 0x0, 0x443C0354
#define IOMUXC_PAD_SD1_STROBE__XSPI_DQS                      0x443C0150, 0x6, 0x443C05E4, 0x0, 0x443C0354

#define IOMUXC_PAD_SD2_VSELECT__USDHC2_VSELECT               0x443C0154, 0x0, 0x00000000, 0x0, 0x443C0358
#define IOMUXC_PAD_SD2_VSELECT__USDHC2_WP                    0x443C0154, 0x1, 0x00000000, 0x0, 0x443C0358
#define IOMUXC_PAD_SD2_VSELECT__LPTMR2_ALT3                  0x443C0154, 0x2, 0x443C0550, 0x1, 0x443C0358
#define IOMUXC_PAD_SD2_VSELECT__FLEXIO1_FLEXIO_BIT19         0x443C0154, 0x4, 0x443C04B4, 0x1, 0x443C0358
#define IOMUXC_PAD_SD2_VSELECT__GPIO3_IO_BIT19               0x443C0154, 0x5, 0x00000000, 0x0, 0x443C0358
#define IOMUXC_PAD_SD2_VSELECT__EXT_CLK1                     0x443C0154, 0x6, 0x443C0420, 0x1, 0x443C0358

#define IOMUXC_PAD_SD3_CLK__USDHC3_CLK                       0x443C0158, 0x0, 0x443C05C8, 0x1, 0x443C035C
#define IOMUXC_PAD_SD3_CLK__FLEXSPI1_A_SCLK                  0x443C0158, 0x1, 0x443C04F4, 0x0, 0x443C035C
#define IOMUXC_PAD_SD3_CLK__SAI5_TX_DATA_BIT1                0x443C0158, 0x2, 0x00000000, 0x0, 0x443C035C
#define IOMUXC_PAD_SD3_CLK__SAI5_RX_DATA_BIT0                0x443C0158, 0x3, 0x443C05AC, 0x0, 0x443C035C
#define IOMUXC_PAD_SD3_CLK__FLEXIO1_FLEXIO_BIT20             0x443C0158, 0x4, 0x443C04B8, 0x1, 0x443C035C
#define IOMUXC_PAD_SD3_CLK__GPIO3_IO_BIT20                   0x443C0158, 0x5, 0x00000000, 0x0, 0x443C035C
#define IOMUXC_PAD_SD3_CLK__XSPI_CLK                         0x443C0158, 0x6, 0x443C05E8, 0x0, 0x443C035C

#define IOMUXC_PAD_SD3_CMD__USDHC3_CMD                       0x443C015C, 0x0, 0x443C05CC, 0x1, 0x443C0360
#define IOMUXC_PAD_SD3_CMD__FLEXSPI1_A_SS0_B                 0x443C015C, 0x1, 0x00000000, 0x0, 0x443C0360
#define IOMUXC_PAD_SD3_CMD__SAI5_TX_DATA_BIT2                0x443C015C, 0x2, 0x00000000, 0x0, 0x443C0360
#define IOMUXC_PAD_SD3_CMD__SAI5_RX_SYNC                     0x443C015C, 0x3, 0x443C05BC, 0x0, 0x443C0360
#define IOMUXC_PAD_SD3_CMD__FLEXIO1_FLEXIO_BIT21             0x443C015C, 0x4, 0x443C04BC, 0x1, 0x443C0360
#define IOMUXC_PAD_SD3_CMD__GPIO3_IO_BIT21                   0x443C015C, 0x5, 0x00000000, 0x0, 0x443C0360
#define IOMUXC_PAD_SD3_CMD__XSPI_CS                          0x443C015C, 0x6, 0x443C05E0, 0x0, 0x443C0360

#define IOMUXC_PAD_SD3_DATA0__USDHC3_DATA0                   0x443C0160, 0x0, 0x443C05D0, 0x1, 0x443C0364
#define IOMUXC_PAD_SD3_DATA0__FLEXSPI1_A_DATA_BIT0           0x443C0160, 0x1, 0x443C04D4, 0x0, 0x443C0364
#define IOMUXC_PAD_SD3_DATA0__SAI5_TX_DATA_BIT3              0x443C0160, 0x2, 0x00000000, 0x0, 0x443C0364
#define IOMUXC_PAD_SD3_DATA0__SAI5_RX_BCLK                   0x443C0160, 0x3, 0x443C05A8, 0x0, 0x443C0364
#define IOMUXC_PAD_SD3_DATA0__FLEXIO1_FLEXIO_BIT22           0x443C0160, 0x4, 0x443C04C0, 0x1, 0x443C0364
#define IOMUXC_PAD_SD3_DATA0__GPIO3_IO_BIT22                 0x443C0160, 0x5, 0x00000000, 0x0, 0x443C0364
#define IOMUXC_PAD_SD3_DATA0__XSPI_DATA_BIT0                 0x443C0160, 0x6, 0x443C05EC, 0x0, 0x443C0364

#define IOMUXC_PAD_SD3_DATA1__USDHC3_DATA1                   0x443C0164, 0x0, 0x443C05D4, 0x1, 0x443C0368
#define IOMUXC_PAD_SD3_DATA1__FLEXSPI1_A_DATA_BIT1           0x443C0164, 0x1, 0x443C04D8, 0x0, 0x443C0368
#define IOMUXC_PAD_SD3_DATA1__SAI5_RX_DATA_BIT1              0x443C0164, 0x2, 0x443C05B0, 0x0, 0x443C0368
#define IOMUXC_PAD_SD3_DATA1__SAI5_TX_DATA_BIT0              0x443C0164, 0x3, 0x00000000, 0x0, 0x443C0368
#define IOMUXC_PAD_SD3_DATA1__FLEXIO1_FLEXIO_BIT23           0x443C0164, 0x4, 0x443C04C4, 0x1, 0x443C0368
#define IOMUXC_PAD_SD3_DATA1__GPIO3_IO_BIT23                 0x443C0164, 0x5, 0x00000000, 0x0, 0x443C0368
#define IOMUXC_PAD_SD3_DATA1__XSPI_DATA_BIT1                 0x443C0164, 0x6, 0x443C05F0, 0x0, 0x443C0368

#define IOMUXC_PAD_SD3_DATA2__USDHC3_DATA2                   0x443C0168, 0x0, 0x443C05D8, 0x1, 0x443C036C
#define IOMUXC_PAD_SD3_DATA2__FLEXSPI1_A_DATA_BIT2           0x443C0168, 0x1, 0x443C04DC, 0x0, 0x443C036C
#define IOMUXC_PAD_SD3_DATA2__SAI5_RX_DATA_BIT2              0x443C0168, 0x2, 0x443C05B4, 0x0, 0x443C036C
#define IOMUXC_PAD_SD3_DATA2__SAI5_TX_SYNC                   0x443C0168, 0x3, 0x443C05C4, 0x0, 0x443C036C
#define IOMUXC_PAD_SD3_DATA2__FLEXIO1_FLEXIO_BIT24           0x443C0168, 0x4, 0x443C04C8, 0x1, 0x443C036C
#define IOMUXC_PAD_SD3_DATA2__GPIO3_IO_BIT24                 0x443C0168, 0x5, 0x00000000, 0x0, 0x443C036C
#define IOMUXC_PAD_SD3_DATA2__XSPI_DATA_BIT2                 0x443C0168, 0x6, 0x443C05F4, 0x0, 0x443C036C

#define IOMUXC_PAD_SD3_DATA3__USDHC3_DATA3                   0x443C016C, 0x0, 0x443C05DC, 0x1, 0x443C0370
#define IOMUXC_PAD_SD3_DATA3__FLEXSPI1_A_DATA_BIT3           0x443C016C, 0x1, 0x443C04E0, 0x0, 0x443C0370
#define IOMUXC_PAD_SD3_DATA3__SAI5_RX_DATA_BIT3              0x443C016C, 0x2, 0x443C05B8, 0x0, 0x443C0370
#define IOMUXC_PAD_SD3_DATA3__SAI5_TX_BCLK                   0x443C016C, 0x3, 0x443C05C0, 0x0, 0x443C0370
#define IOMUXC_PAD_SD3_DATA3__FLEXIO1_FLEXIO_BIT25           0x443C016C, 0x4, 0x443C04CC, 0x1, 0x443C0370
#define IOMUXC_PAD_SD3_DATA3__GPIO3_IO_BIT25                 0x443C016C, 0x5, 0x00000000, 0x0, 0x443C0370
#define IOMUXC_PAD_SD3_DATA3__XSPI_DATA_BIT3                 0x443C016C, 0x6, 0x443C05F8, 0x0, 0x443C0370

#define IOMUXC_PAD_XSPI1_DATA0__FLEXSPI1_A_DATA_BIT0         0x443C0170, 0x0, 0x443C04D4, 0x1, 0x443C0374
#define IOMUXC_PAD_XSPI1_DATA0__SAI2_TX_DATA_BIT4            0x443C0170, 0x1, 0x00000000, 0x0, 0x443C0374
#define IOMUXC_PAD_XSPI1_DATA0__SAI4_TX_BCLK                 0x443C0170, 0x2, 0x443C05A0, 0x1, 0x443C0374
#define IOMUXC_PAD_XSPI1_DATA0__SAI4_RX_DATA_BIT1            0x443C0170, 0x3, 0x00000000, 0x0, 0x443C0374
#define IOMUXC_PAD_XSPI1_DATA0__XSPI_DATA_BIT0               0x443C0170, 0x4, 0x443C05EC, 0x1, 0x443C0374
#define IOMUXC_PAD_XSPI1_DATA0__GPIO5_IO_BIT0                0x443C0170, 0x5, 0x00000000, 0x0, 0x443C0374

#define IOMUXC_PAD_XSPI1_DATA1__FLEXSPI1_A_DATA_BIT1         0x443C0174, 0x0, 0x443C04D8, 0x1, 0x443C0378
#define IOMUXC_PAD_XSPI1_DATA1__SAI2_TX_DATA_BIT5            0x443C0174, 0x1, 0x00000000, 0x0, 0x443C0378
#define IOMUXC_PAD_XSPI1_DATA1__SAI4_TX_SYNC                 0x443C0174, 0x2, 0x443C05A4, 0x1, 0x443C0378
#define IOMUXC_PAD_XSPI1_DATA1__SAI4_TX_DATA_BIT1            0x443C0174, 0x3, 0x00000000, 0x0, 0x443C0378
#define IOMUXC_PAD_XSPI1_DATA1__XSPI_DATA_BIT1               0x443C0174, 0x4, 0x443C05F0, 0x1, 0x443C0378
#define IOMUXC_PAD_XSPI1_DATA1__GPIO5_IO_BIT1                0x443C0174, 0x5, 0x00000000, 0x0, 0x443C0378

#define IOMUXC_PAD_XSPI1_DATA2__FLEXSPI1_A_DATA_BIT2         0x443C0178, 0x0, 0x443C04DC, 0x1, 0x443C037C
#define IOMUXC_PAD_XSPI1_DATA2__SAI2_TX_DATA_BIT6            0x443C0178, 0x1, 0x00000000, 0x0, 0x443C037C
#define IOMUXC_PAD_XSPI1_DATA2__SAI4_TX_DATA_BIT0            0x443C0178, 0x2, 0x00000000, 0x0, 0x443C037C
#define IOMUXC_PAD_XSPI1_DATA2__XSPI_DATA_BIT2               0x443C0178, 0x4, 0x443C05F4, 0x1, 0x443C037C
#define IOMUXC_PAD_XSPI1_DATA2__GPIO5_IO_BIT2                0x443C0178, 0x5, 0x00000000, 0x0, 0x443C037C

#define IOMUXC_PAD_XSPI1_DATA3__FLEXSPI1_A_DATA_BIT3         0x443C017C, 0x0, 0x443C04E0, 0x1, 0x443C0380
#define IOMUXC_PAD_XSPI1_DATA3__SAI2_TX_DATA_BIT7            0x443C017C, 0x1, 0x00000000, 0x0, 0x443C0380
#define IOMUXC_PAD_XSPI1_DATA3__SAI4_RX_DATA_BIT0            0x443C017C, 0x2, 0x443C0598, 0x1, 0x443C0380
#define IOMUXC_PAD_XSPI1_DATA3__XSPI_DATA_BIT3               0x443C017C, 0x4, 0x443C05F8, 0x1, 0x443C0380
#define IOMUXC_PAD_XSPI1_DATA3__GPIO5_IO_BIT3                0x443C017C, 0x5, 0x00000000, 0x0, 0x443C0380

#define IOMUXC_PAD_XSPI1_DATA4__FLEXSPI1_A_DATA_BIT4         0x443C0180, 0x0, 0x443C04E4, 0x1, 0x443C0384
#define IOMUXC_PAD_XSPI1_DATA4__SAI5_TX_DATA_BIT0            0x443C0180, 0x1, 0x00000000, 0x0, 0x443C0384
#define IOMUXC_PAD_XSPI1_DATA4__SAI5_RX_DATA_BIT1            0x443C0180, 0x2, 0x443C05B0, 0x1, 0x443C0384
#define IOMUXC_PAD_XSPI1_DATA4__XSPI_DATA_BIT4               0x443C0180, 0x4, 0x443C05FC, 0x1, 0x443C0384
#define IOMUXC_PAD_XSPI1_DATA4__GPIO5_IO_BIT4                0x443C0180, 0x5, 0x00000000, 0x0, 0x443C0384

#define IOMUXC_PAD_XSPI1_DATA5__FLEXSPI1_A_DATA_BIT5         0x443C0184, 0x0, 0x443C04E8, 0x1, 0x443C0388
#define IOMUXC_PAD_XSPI1_DATA5__SAI5_TX_SYNC                 0x443C0184, 0x1, 0x443C05C4, 0x1, 0x443C0388
#define IOMUXC_PAD_XSPI1_DATA5__SAI5_RX_DATA_BIT2            0x443C0184, 0x2, 0x443C05B4, 0x1, 0x443C0388
#define IOMUXC_PAD_XSPI1_DATA5__SAI2_RX_DATA_BIT6            0x443C0184, 0x3, 0x443C043C, 0x0, 0x443C0388
#define IOMUXC_PAD_XSPI1_DATA5__XSPI_DATA_BIT5               0x443C0184, 0x4, 0x443C0600, 0x1, 0x443C0388
#define IOMUXC_PAD_XSPI1_DATA5__GPIO5_IO_BIT5                0x443C0184, 0x5, 0x00000000, 0x0, 0x443C0388

#define IOMUXC_PAD_XSPI1_DATA6__FLEXSPI1_A_DATA_BIT6         0x443C0188, 0x0, 0x443C04EC, 0x1, 0x443C038C
#define IOMUXC_PAD_XSPI1_DATA6__SAI5_TX_BCLK                 0x443C0188, 0x1, 0x443C05C0, 0x1, 0x443C038C
#define IOMUXC_PAD_XSPI1_DATA6__SAI5_RX_DATA_BIT3            0x443C0188, 0x2, 0x443C05B8, 0x1, 0x443C038C
#define IOMUXC_PAD_XSPI1_DATA6__SAI2_RX_DATA_BIT7            0x443C0188, 0x3, 0x443C0440, 0x0, 0x443C038C
#define IOMUXC_PAD_XSPI1_DATA6__XSPI_DATA_BIT6               0x443C0188, 0x4, 0x443C0604, 0x1, 0x443C038C
#define IOMUXC_PAD_XSPI1_DATA6__GPIO5_IO_BIT6                0x443C0188, 0x5, 0x00000000, 0x0, 0x443C038C

#define IOMUXC_PAD_XSPI1_DATA7__FLEXSPI1_A_DATA_BIT7         0x443C018C, 0x0, 0x443C04F0, 0x1, 0x443C0390
#define IOMUXC_PAD_XSPI1_DATA7__SAI5_RX_DATA_BIT0            0x443C018C, 0x1, 0x443C05AC, 0x1, 0x443C0390
#define IOMUXC_PAD_XSPI1_DATA7__SAI5_TX_DATA_BIT1            0x443C018C, 0x2, 0x00000000, 0x0, 0x443C0390
#define IOMUXC_PAD_XSPI1_DATA7__XSPI_DATA_BIT7               0x443C018C, 0x4, 0x443C0608, 0x1, 0x443C0390
#define IOMUXC_PAD_XSPI1_DATA7__GPIO5_IO_BIT7                0x443C018C, 0x5, 0x00000000, 0x0, 0x443C0390

#define IOMUXC_PAD_XSPI1_DQS__FLEXSPI1_A_DQS                 0x443C0190, 0x0, 0x443C04D0, 0x1, 0x443C0394
#define IOMUXC_PAD_XSPI1_DQS__SAI5_RX_SYNC                   0x443C0190, 0x1, 0x443C05BC, 0x1, 0x443C0394
#define IOMUXC_PAD_XSPI1_DQS__SAI5_TX_DATA_BIT2              0x443C0190, 0x2, 0x00000000, 0x0, 0x443C0394
#define IOMUXC_PAD_XSPI1_DQS__SAI2_RX_DATA_BIT6              0x443C0190, 0x3, 0x443C043C, 0x1, 0x443C0394
#define IOMUXC_PAD_XSPI1_DQS__XSPI_DQS                       0x443C0190, 0x4, 0x443C05E4, 0x1, 0x443C0394
#define IOMUXC_PAD_XSPI1_DQS__GPIO5_IO_BIT8                  0x443C0190, 0x5, 0x00000000, 0x0, 0x443C0394

#define IOMUXC_PAD_XSPI1_SCLK__FLEXSPI1_A_SCLK               0x443C0194, 0x0, 0x443C04F4, 0x1, 0x443C0398
#define IOMUXC_PAD_XSPI1_SCLK__SAI2_RX_DATA_BIT4             0x443C0194, 0x1, 0x00000000, 0x0, 0x443C0398
#define IOMUXC_PAD_XSPI1_SCLK__SAI4_RX_SYNC                  0x443C0194, 0x2, 0x443C059C, 0x1, 0x443C0398
#define IOMUXC_PAD_XSPI1_SCLK__EARC_DC_HPD_IN                0x443C0194, 0x3, 0x00000000, 0x0, 0x443C0398
#define IOMUXC_PAD_XSPI1_SCLK__XSPI_CLK                      0x443C0194, 0x4, 0x443C05E8, 0x1, 0x443C0398
#define IOMUXC_PAD_XSPI1_SCLK__GPIO5_IO_BIT9                 0x443C0194, 0x5, 0x00000000, 0x0, 0x443C0398

#define IOMUXC_PAD_XSPI1_SS0_B__FLEXSPI1_A_SS0_B             0x443C0198, 0x0, 0x00000000, 0x0, 0x443C039C
#define IOMUXC_PAD_XSPI1_SS0_B__SAI2_RX_DATA_BIT5            0x443C0198, 0x1, 0x00000000, 0x0, 0x443C039C
#define IOMUXC_PAD_XSPI1_SS0_B__SAI4_RX_BCLK                 0x443C0198, 0x2, 0x443C0594, 0x1, 0x443C039C
#define IOMUXC_PAD_XSPI1_SS0_B__EARC_CEC_OUT                 0x443C0198, 0x3, 0x00000000, 0x0, 0x443C039C
#define IOMUXC_PAD_XSPI1_SS0_B__XSPI_CS                      0x443C0198, 0x4, 0x443C05E0, 0x1, 0x443C039C
#define IOMUXC_PAD_XSPI1_SS0_B__GPIO5_IO_BIT10               0x443C0198, 0x5, 0x00000000, 0x0, 0x443C039C

#define IOMUXC_PAD_XSPI1_SS1_B__FLEXSPI1_A_SS1_B             0x443C019C, 0x0, 0x00000000, 0x0, 0x443C03A0
#define IOMUXC_PAD_XSPI1_SS1_B__SAI5_RX_BCLK                 0x443C019C, 0x1, 0x443C05A8, 0x1, 0x443C03A0
#define IOMUXC_PAD_XSPI1_SS1_B__SAI5_TX_DATA_BIT3            0x443C019C, 0x2, 0x00000000, 0x0, 0x443C03A0
#define IOMUXC_PAD_XSPI1_SS1_B__SAI2_RX_DATA_BIT7            0x443C019C, 0x3, 0x443C0440, 0x1, 0x443C03A0
#define IOMUXC_PAD_XSPI1_SS1_B__GPIO5_IO_BIT11               0x443C019C, 0x5, 0x00000000, 0x0, 0x443C03A0

#define IOMUXC_PAD_SD2_CD_B__USDHC2_CD_B                     0x443C01A0, 0x0, 0x00000000, 0x0, 0x443C03A4
#define IOMUXC_PAD_SD2_CD_B__NETC_TMR_1588_TRIG1             0x443C01A0, 0x1, 0x443C0434, 0x1, 0x443C03A4
#define IOMUXC_PAD_SD2_CD_B__I3C2_SCL                        0x443C01A0, 0x2, 0x443C04F8, 0x1, 0x443C03A4
#define IOMUXC_PAD_SD2_CD_B__FLEXIO1_FLEXIO_BIT0             0x443C01A0, 0x4, 0x443C0468, 0x1, 0x443C03A4
#define IOMUXC_PAD_SD2_CD_B__GPIO3_IO_BIT0                   0x443C01A0, 0x5, 0x00000000, 0x0, 0x443C03A4

#define IOMUXC_PAD_SD2_CLK__USDHC2_CLK                       0x443C01A4, 0x0, 0x00000000, 0x0, 0x443C03A8
#define IOMUXC_PAD_SD2_CLK__NETC_TMR_1588_PP1                0x443C01A4, 0x1, 0x00000000, 0x0, 0x443C03A8
#define IOMUXC_PAD_SD2_CLK__I3C2_SDA                         0x443C01A4, 0x2, 0x443C04FC, 0x1, 0x443C03A8
#define IOMUXC_PAD_SD2_CLK__FLEXIO1_FLEXIO_BIT1              0x443C01A4, 0x4, 0x443C046C, 0x1, 0x443C03A8
#define IOMUXC_PAD_SD2_CLK__GPIO3_IO_BIT1                    0x443C01A4, 0x5, 0x00000000, 0x0, 0x443C03A8
#define IOMUXC_PAD_SD2_CLK__OBSERVE_0                        0x443C01A4, 0x6, 0x00000000, 0x0, 0x443C03A8

#define IOMUXC_PAD_SD2_CMD__USDHC2_CMD                       0x443C01A8, 0x0, 0x00000000, 0x0, 0x443C03AC
#define IOMUXC_PAD_SD2_CMD__NETC_TMR_1588_TRIG2              0x443C01A8, 0x1, 0x443C0438, 0x1, 0x443C03AC
#define IOMUXC_PAD_SD2_CMD__I3C2_PUR                         0x443C01A8, 0x2, 0x00000000, 0x0, 0x443C03AC
#define IOMUXC_PAD_SD2_CMD__I3C2_PUR_B                       0x443C01A8, 0x3, 0x00000000, 0x0, 0x443C03AC
#define IOMUXC_PAD_SD2_CMD__FLEXIO1_FLEXIO_BIT2              0x443C01A8, 0x4, 0x443C0470, 0x1, 0x443C03AC
#define IOMUXC_PAD_SD2_CMD__GPIO3_IO_BIT2                    0x443C01A8, 0x5, 0x00000000, 0x0, 0x443C03AC
#define IOMUXC_PAD_SD2_CMD__OBSERVE_1                        0x443C01A8, 0x6, 0x00000000, 0x0, 0x443C03AC

#define IOMUXC_PAD_SD2_DATA0__USDHC2_DATA0                   0x443C01AC, 0x0, 0x00000000, 0x0, 0x443C03B0
#define IOMUXC_PAD_SD2_DATA0__NETC_TMR_1588_PP2              0x443C01AC, 0x1, 0x00000000, 0x0, 0x443C03B0
#define IOMUXC_PAD_SD2_DATA0__CAN2_TX                        0x443C01AC, 0x2, 0x00000000, 0x0, 0x443C03B0
#define IOMUXC_PAD_SD2_DATA0__FLEXIO1_FLEXIO_BIT3            0x443C01AC, 0x4, 0x443C0474, 0x1, 0x443C03B0
#define IOMUXC_PAD_SD2_DATA0__GPIO3_IO_BIT3                  0x443C01AC, 0x5, 0x00000000, 0x0, 0x443C03B0
#define IOMUXC_PAD_SD2_DATA0__OBSERVE_2                      0x443C01AC, 0x6, 0x00000000, 0x0, 0x443C03B0

#define IOMUXC_PAD_SD2_DATA1__USDHC2_DATA1                   0x443C01B0, 0x0, 0x00000000, 0x0, 0x443C03B4
#define IOMUXC_PAD_SD2_DATA1__NETC_TMR_1588_CLK              0x443C01B0, 0x1, 0x00000000, 0x0, 0x443C03B4
#define IOMUXC_PAD_SD2_DATA1__CAN2_RX                        0x443C01B0, 0x2, 0x443C0444, 0x3, 0x443C03B4
#define IOMUXC_PAD_SD2_DATA1__FLEXIO1_FLEXIO_BIT4            0x443C01B0, 0x4, 0x443C0478, 0x1, 0x443C03B4
#define IOMUXC_PAD_SD2_DATA1__GPIO3_IO_BIT4                  0x443C01B0, 0x5, 0x00000000, 0x0, 0x443C03B4

#define IOMUXC_PAD_SD2_DATA2__USDHC2_DATA2                   0x443C01B4, 0x0, 0x00000000, 0x0, 0x443C03B8
#define IOMUXC_PAD_SD2_DATA2__NETC_TMR_1588_PP3              0x443C01B4, 0x1, 0x00000000, 0x0, 0x443C03B8
#define IOMUXC_PAD_SD2_DATA2__MQS2_RIGHT                     0x443C01B4, 0x2, 0x00000000, 0x0, 0x443C03B8
#define IOMUXC_PAD_SD2_DATA2__FLEXIO1_FLEXIO_BIT5            0x443C01B4, 0x4, 0x443C047C, 0x1, 0x443C03B8
#define IOMUXC_PAD_SD2_DATA2__GPIO3_IO_BIT5                  0x443C01B4, 0x5, 0x00000000, 0x0, 0x443C03B8

#define IOMUXC_PAD_SD2_DATA3__USDHC2_DATA3                   0x443C01B8, 0x0, 0x00000000, 0x0, 0x443C03BC
#define IOMUXC_PAD_SD2_DATA3__LPTMR2_ALT1                    0x443C01B8, 0x1, 0x443C0548, 0x1, 0x443C03BC
#define IOMUXC_PAD_SD2_DATA3__MQS2_LEFT                      0x443C01B8, 0x2, 0x00000000, 0x0, 0x443C03BC
#define IOMUXC_PAD_SD2_DATA3__NETC_TMR_1588_ALARM1           0x443C01B8, 0x3, 0x00000000, 0x0, 0x443C03BC
#define IOMUXC_PAD_SD2_DATA3__FLEXIO1_FLEXIO_BIT6            0x443C01B8, 0x4, 0x443C0480, 0x1, 0x443C03BC
#define IOMUXC_PAD_SD2_DATA3__GPIO3_IO_BIT6                  0x443C01B8, 0x5, 0x00000000, 0x0, 0x443C03BC

#define IOMUXC_PAD_SD2_RESET_B__USDHC2_RESET_B               0x443C01BC, 0x0, 0x00000000, 0x0, 0x443C03C0
#define IOMUXC_PAD_SD2_RESET_B__LPTMR2_ALT2                  0x443C01BC, 0x1, 0x443C054C, 0x1, 0x443C03C0
#define IOMUXC_PAD_SD2_RESET_B__NETC_TMR_1588_GCLK           0x443C01BC, 0x3, 0x00000000, 0x0, 0x443C03C0
#define IOMUXC_PAD_SD2_RESET_B__FLEXIO1_FLEXIO_BIT7          0x443C01BC, 0x4, 0x443C0484, 0x1, 0x443C03C0
#define IOMUXC_PAD_SD2_RESET_B__GPIO3_IO_BIT7                0x443C01BC, 0x5, 0x00000000, 0x0, 0x443C03C0

#define IOMUXC_PAD_I2C1_SCL__LPI2C1_SCL                      0x443C01C0, 0x0, 0x00000000, 0x0, 0x443C03C4
#define IOMUXC_PAD_I2C1_SCL__I3C1_SCL                        0x443C01C0, 0x1, 0x00000000, 0x0, 0x443C03C4
#define IOMUXC_PAD_I2C1_SCL__LPUART1_DCD_B                   0x443C01C0, 0x2, 0x00000000, 0x0, 0x443C03C4
#define IOMUXC_PAD_I2C1_SCL__TPM2_CH0                        0x443C01C0, 0x3, 0x00000000, 0x0, 0x443C03C4
#define IOMUXC_PAD_I2C1_SCL__UART_RX                         0x443C01C0, 0x4, 0x00000000, 0x0, 0x443C03C4
#define IOMUXC_PAD_I2C1_SCL__GPIO1_IO_BIT0                   0x443C01C0, 0x5, 0x00000000, 0x0, 0x443C03C4

#define IOMUXC_PAD_I2C1_SDA__LPI2C1_SDA                      0x443C01C4, 0x0, 0x00000000, 0x0, 0x443C03C8
#define IOMUXC_PAD_I2C1_SDA__I3C1_SDA                        0x443C01C4, 0x1, 0x00000000, 0x0, 0x443C03C8
#define IOMUXC_PAD_I2C1_SDA__LPUART1_RIN_B                   0x443C01C4, 0x2, 0x00000000, 0x0, 0x443C03C8
#define IOMUXC_PAD_I2C1_SDA__TPM2_CH1                        0x443C01C4, 0x3, 0x00000000, 0x0, 0x443C03C8
#define IOMUXC_PAD_I2C1_SDA__UART_TX                         0x443C01C4, 0x4, 0x00000000, 0x0, 0x443C03C8
#define IOMUXC_PAD_I2C1_SDA__GPIO1_IO_BIT1                   0x443C01C4, 0x5, 0x00000000, 0x0, 0x443C03C8

#define IOMUXC_PAD_I2C2_SCL__LPI2C2_SCL                      0x443C01C8, 0x0, 0x00000000, 0x0, 0x443C03CC
#define IOMUXC_PAD_I2C2_SCL__I3C1_PUR                        0x443C01C8, 0x1, 0x00000000, 0x0, 0x443C03CC
#define IOMUXC_PAD_I2C2_SCL__LPUART2_DCD_B                   0x443C01C8, 0x2, 0x00000000, 0x0, 0x443C03CC
#define IOMUXC_PAD_I2C2_SCL__TPM2_CH2                        0x443C01C8, 0x3, 0x00000000, 0x0, 0x443C03CC
#define IOMUXC_PAD_I2C2_SCL__SAI1_RX_SYNC                    0x443C01C8, 0x4, 0x00000000, 0x0, 0x443C03CC
#define IOMUXC_PAD_I2C2_SCL__GPIO1_IO_BIT2                   0x443C01C8, 0x5, 0x00000000, 0x0, 0x443C03CC
#define IOMUXC_PAD_I2C2_SCL__I3C1_PUR_B                      0x443C01C8, 0x6, 0x00000000, 0x0, 0x443C03CC

#define IOMUXC_PAD_I2C2_SDA__LPI2C2_SDA                      0x443C01CC, 0x0, 0x00000000, 0x0, 0x443C03D0
#define IOMUXC_PAD_I2C2_SDA__LPUART2_RIN_B                   0x443C01CC, 0x2, 0x00000000, 0x0, 0x443C03D0
#define IOMUXC_PAD_I2C2_SDA__TPM2_CH3                        0x443C01CC, 0x3, 0x00000000, 0x0, 0x443C03D0
#define IOMUXC_PAD_I2C2_SDA__SAI1_RX_BCLK                    0x443C01CC, 0x4, 0x00000000, 0x0, 0x443C03D0
#define IOMUXC_PAD_I2C2_SDA__GPIO1_IO_BIT3                   0x443C01CC, 0x5, 0x00000000, 0x0, 0x443C03D0

#define IOMUXC_PAD_UART1_RXD__LPUART1_RX                     0x443C01D0, 0x0, 0x00000000, 0x0, 0x443C03D4
#define IOMUXC_PAD_UART1_RXD__S400_UART_RX                   0x443C01D0, 0x1, 0x00000000, 0x0, 0x443C03D4
#define IOMUXC_PAD_UART1_RXD__LPSPI2_SIN                     0x443C01D0, 0x2, 0x00000000, 0x0, 0x443C03D4
#define IOMUXC_PAD_UART1_RXD__TPM1_CH0                       0x443C01D0, 0x3, 0x00000000, 0x0, 0x443C03D4
#define IOMUXC_PAD_UART1_RXD__GPIO1_IO_BIT4                  0x443C01D0, 0x5, 0x00000000, 0x0, 0x443C03D4

#define IOMUXC_PAD_UART1_TXD__LPUART1_TX                     0x443C01D4, 0x0, 0x00000000, 0x0, 0x443C03D8
#define IOMUXC_PAD_UART1_TXD__S400_UART_TX                   0x443C01D4, 0x1, 0x00000000, 0x0, 0x443C03D8
#define IOMUXC_PAD_UART1_TXD__LPSPI2_PCS0                    0x443C01D4, 0x2, 0x00000000, 0x0, 0x443C03D8
#define IOMUXC_PAD_UART1_TXD__TPM1_CH1                       0x443C01D4, 0x3, 0x00000000, 0x0, 0x443C03D8
#define IOMUXC_PAD_UART1_TXD__GPIO1_IO_BIT5                  0x443C01D4, 0x5, 0x00000000, 0x0, 0x443C03D8

#define IOMUXC_PAD_UART2_RXD__LPUART2_RX                     0x443C01D8, 0x0, 0x00000000, 0x0, 0x443C03DC
#define IOMUXC_PAD_UART2_RXD__LPUART1_CTS_B                  0x443C01D8, 0x1, 0x00000000, 0x0, 0x443C03DC
#define IOMUXC_PAD_UART2_RXD__LPSPI2_SOUT                    0x443C01D8, 0x2, 0x00000000, 0x0, 0x443C03DC
#define IOMUXC_PAD_UART2_RXD__TPM1_CH2                       0x443C01D8, 0x3, 0x00000000, 0x0, 0x443C03DC
#define IOMUXC_PAD_UART2_RXD__SAI1_MCLK                      0x443C01D8, 0x4, 0x443C041C, 0x0, 0x443C03DC
#define IOMUXC_PAD_UART2_RXD__GPIO1_IO_BIT6                  0x443C01D8, 0x5, 0x00000000, 0x0, 0x443C03DC

#define IOMUXC_PAD_UART2_TXD__LPUART2_TX                     0x443C01DC, 0x0, 0x00000000, 0x0, 0x443C03E0
#define IOMUXC_PAD_UART2_TXD__LPUART1_RTS_B                  0x443C01DC, 0x1, 0x00000000, 0x0, 0x443C03E0
#define IOMUXC_PAD_UART2_TXD__LPSPI2_SCK                     0x443C01DC, 0x2, 0x00000000, 0x0, 0x443C03E0
#define IOMUXC_PAD_UART2_TXD__TPM1_CH3                       0x443C01DC, 0x3, 0x00000000, 0x0, 0x443C03E0
#define IOMUXC_PAD_UART2_TXD__GPIO1_IO_BIT7                  0x443C01DC, 0x5, 0x00000000, 0x0, 0x443C03E0

#define IOMUXC_PAD_PDM_CLK__PDM_CLK                          0x443C01E0, 0x0, 0x00000000, 0x0, 0x443C03E4
#define IOMUXC_PAD_PDM_CLK__MQS1_LEFT                        0x443C01E0, 0x1, 0x00000000, 0x0, 0x443C03E4
#define IOMUXC_PAD_PDM_CLK__LPTMR1_ALT1                      0x443C01E0, 0x4, 0x00000000, 0x0, 0x443C03E4
#define IOMUXC_PAD_PDM_CLK__GPIO1_IO_BIT8                    0x443C01E0, 0x5, 0x00000000, 0x0, 0x443C03E4
#define IOMUXC_PAD_PDM_CLK__CAN1_TX                          0x443C01E0, 0x6, 0x00000000, 0x0, 0x443C03E4

#define IOMUXC_PAD_PDM_BIT_STREAM0__PDM_BIT_STREAM_BIT0      0x443C01E4, 0x0, 0x443C040C, 0x0, 0x443C03E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__MQS1_RIGHT               0x443C01E4, 0x1, 0x00000000, 0x0, 0x443C03E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__LPSPI1_PCS1              0x443C01E4, 0x2, 0x00000000, 0x0, 0x443C03E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__TPM1_EXTCLK              0x443C01E4, 0x3, 0x00000000, 0x0, 0x443C03E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__LPTMR1_ALT2              0x443C01E4, 0x4, 0x00000000, 0x0, 0x443C03E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__GPIO1_IO_BIT9            0x443C01E4, 0x5, 0x00000000, 0x0, 0x443C03E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__CAN1_RX                  0x443C01E4, 0x6, 0x443C0408, 0x0, 0x443C03E8

#define IOMUXC_PAD_PDM_BIT_STREAM1__PDM_BIT_STREAM_BIT1      0x443C01E8, 0x0, 0x443C0410, 0x0, 0x443C03EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__NMI_GLUE_NMI             0x443C01E8, 0x1, 0x00000000, 0x0, 0x443C03EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__LPSPI2_PCS1              0x443C01E8, 0x2, 0x00000000, 0x0, 0x443C03EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__TPM2_EXTCLK              0x443C01E8, 0x3, 0x00000000, 0x0, 0x443C03EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__LPTMR1_ALT3              0x443C01E8, 0x4, 0x00000000, 0x0, 0x443C03EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__GPIO1_IO_BIT10           0x443C01E8, 0x5, 0x00000000, 0x0, 0x443C03EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__EXT_CLK1                 0x443C01E8, 0x6, 0x443C0420, 0x0, 0x443C03EC

#define IOMUXC_PAD_SAI1_TXFS__SAI1_TX_SYNC                   0x443C01EC, 0x0, 0x00000000, 0x0, 0x443C03F0
#define IOMUXC_PAD_SAI1_TXFS__SAI1_TX_DATA_BIT1              0x443C01EC, 0x1, 0x00000000, 0x0, 0x443C03F0
#define IOMUXC_PAD_SAI1_TXFS__LPSPI1_PCS0                    0x443C01EC, 0x2, 0x00000000, 0x0, 0x443C03F0
#define IOMUXC_PAD_SAI1_TXFS__LPUART2_DTR_B                  0x443C01EC, 0x3, 0x00000000, 0x0, 0x443C03F0
#define IOMUXC_PAD_SAI1_TXFS__MQS1_LEFT                      0x443C01EC, 0x4, 0x00000000, 0x0, 0x443C03F0
#define IOMUXC_PAD_SAI1_TXFS__GPIO1_IO_BIT11                 0x443C01EC, 0x5, 0x00000000, 0x0, 0x443C03F0

#define IOMUXC_PAD_SAI1_TXC__SAI1_TX_BCLK                    0x443C01F0, 0x0, 0x00000000, 0x0, 0x443C03F4
#define IOMUXC_PAD_SAI1_TXC__LPUART2_CTS_B                   0x443C01F0, 0x1, 0x00000000, 0x0, 0x443C03F4
#define IOMUXC_PAD_SAI1_TXC__LPSPI1_SIN                      0x443C01F0, 0x2, 0x00000000, 0x0, 0x443C03F4
#define IOMUXC_PAD_SAI1_TXC__LPUART1_DSR_B                   0x443C01F0, 0x3, 0x00000000, 0x0, 0x443C03F4
#define IOMUXC_PAD_SAI1_TXC__CAN1_RX                         0x443C01F0, 0x4, 0x443C0408, 0x1, 0x443C03F4
#define IOMUXC_PAD_SAI1_TXC__GPIO1_IO_BIT12                  0x443C01F0, 0x5, 0x00000000, 0x0, 0x443C03F4

#define IOMUXC_PAD_SAI1_TXD0__SAI1_TX_DATA_BIT0              0x443C01F4, 0x0, 0x00000000, 0x0, 0x443C03F8
#define IOMUXC_PAD_SAI1_TXD0__LPUART2_RTS_B                  0x443C01F4, 0x1, 0x00000000, 0x0, 0x443C03F8
#define IOMUXC_PAD_SAI1_TXD0__LPSPI1_SCK                     0x443C01F4, 0x2, 0x00000000, 0x0, 0x443C03F8
#define IOMUXC_PAD_SAI1_TXD0__LPUART1_DTR_B                  0x443C01F4, 0x3, 0x00000000, 0x0, 0x443C03F8
#define IOMUXC_PAD_SAI1_TXD0__CAN1_TX                        0x443C01F4, 0x4, 0x00000000, 0x0, 0x443C03F8
#define IOMUXC_PAD_SAI1_TXD0__GPIO1_IO_BIT13                 0x443C01F4, 0x5, 0x00000000, 0x0, 0x443C03F8

#define IOMUXC_PAD_SAI1_RXD0__SAI1_RX_DATA_BIT0              0x443C01F8, 0x0, 0x00000000, 0x0, 0x443C03FC
#define IOMUXC_PAD_SAI1_RXD0__SAI1_MCLK                      0x443C01F8, 0x1, 0x443C041C, 0x1, 0x443C03FC
#define IOMUXC_PAD_SAI1_RXD0__LPSPI1_SOUT                    0x443C01F8, 0x2, 0x00000000, 0x0, 0x443C03FC
#define IOMUXC_PAD_SAI1_RXD0__LPUART2_DSR_B                  0x443C01F8, 0x3, 0x00000000, 0x0, 0x443C03FC
#define IOMUXC_PAD_SAI1_RXD0__MQS1_RIGHT                     0x443C01F8, 0x4, 0x00000000, 0x0, 0x443C03FC
#define IOMUXC_PAD_SAI1_RXD0__GPIO1_IO_BIT14                 0x443C01F8, 0x5, 0x00000000, 0x0, 0x443C03FC

#define IOMUXC_PAD_WDOG_ANY__WDOG_ANY                        0x443C01FC, 0x0, 0x00000000, 0x0, 0x443C0400
#define IOMUXC_PAD_WDOG_ANY__FCCU_EOUT1                      0x443C01FC, 0x1, 0x00000000, 0x0, 0x443C0400
#define IOMUXC_PAD_WDOG_ANY__GPIO1_IO_BIT15                  0x443C01FC, 0x5, 0x00000000, 0x0, 0x443C0400
/*@}*/

#define IOMUXC_PAD_MUX_MODE_MASK  (0x7U)
#define IOMUXC_PAD_MUX_MODE_SHIFT (0U)
#define IOMUXC_PAD_MUX_MODE(x)    (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_MUX_MODE_SHIFT)) & IOMUXC_PAD_MUX_MODE_MASK)
#define IOMUXC_PAD_SION_MASK      (0x10U)
#define IOMUXC_PAD_SION_SHIFT     (4U)
#define IOMUXC_PAD_SION(x)        (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_SION_SHIFT)) & IOMUXC_PAD_SION_MASK)

#define IOMUXC_PAD_DSE_MASK    (0x7EU)
#define IOMUXC_PAD_DSE_SHIFT   (1U)
#define IOMUXC_PAD_DSE(x)      (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_DSE_SHIFT)) & IOMUXC_PAD_DSE_MASK)
#define IOMUXC_PAD_FSEL1_MASK  (0x180U)
#define IOMUXC_PAD_FSEL1_SHIFT (7U)
#define IOMUXC_PAD_FSEL1(x)    (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_FSEL1_SHIFT)) & IOMUXC_PAD_FSEL1_MASK)
#define IOMUXC_PAD_PU_MASK     (0x200U)
#define IOMUXC_PAD_PU_SHIFT    (9U)
#define IOMUXC_PAD_PU(x)       (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_PU_SHIFT)) & IOMUXC_PAD_PU_MASK)
#define IOMUXC_PAD_PD_MASK     (0x400U)
#define IOMUXC_PAD_PD_SHIFT    (10U)
#define IOMUXC_PAD_PD(x)       (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_PD_SHIFT)) & IOMUXC_PAD_PD_MASK)
#define IOMUXC_PAD_OD_MASK     (0x800U)
#define IOMUXC_PAD_OD_SHIFT    (11U)
#define IOMUXC_PAD_OD(x)       (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_OD_SHIFT)) & IOMUXC_PAD_OD_MASK)
#define IOMUXC_PAD_HYS_MASK    (0x1000U)
#define IOMUXC_PAD_HYS_SHIFT   (11U)
#define IOMUXC_PAD_HYS(x)      (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_HYS_SHIFT)) & IOMUXC_PAD_HYS_MASK)
#define IOMUXC_PAD_APC_MASK    (0xFF000000U)
#define IOMUXC_PAD_APC_SHIFT   (24U)
#define IOMUXC_PAD_APC(x)      (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_APC_SHIFT)) & IOMUXC_PAD_APC_MASK)

/*******************************************************************************
 * APIs
 ******************************************************************************/
#if defined(__cplusplus)
extern "C" {
#endif /*__cplusplus */

/*! @name Configuration */
/*@{*/

/*!
 * @brief Sets the IOMUXC pin mux mode.
 * @note The first five parameters can be filled with the pin function ID macros.
 *
 * @param muxRegister    The pin mux register
 * @param muxMode        The pin mux mode
 * @param inputRegister  The select input register
 * @param inputDaisy     The input daisy
 * @param configRegister The config register
 * @param inputOn        The software input on
 */
static inline void IOMUXC_SetPinMux(uint32_t muxRegister,
                                    uint32_t muxMode,
                                    uint32_t inputRegister,
                                    uint32_t inputDaisy,
                                    uint32_t configRegister,
                                    uint32_t inputOnfield)
{
    if (muxRegister != 0U)
    {
        *((volatile uint32_t *)muxRegister) = IOMUXC_PAD_MUX_MODE(muxMode) | IOMUXC_PAD_SION(inputOnfield);
    }

    if (inputRegister != 0U)
    {
        *((volatile uint32_t *)inputRegister) = inputDaisy;
    }
}
/*!
 * @brief Sets the IOMUXC pin configuration.
 * @note The previous five parameters can be filled with the pin function ID macros.
 *
 * @param muxRegister    The pin mux register
 * @param muxMode        The pin mux mode
 * @param inputRegister  The select input register
 * @param inputDaisy     The input daisy
 * @param configRegister The config register
 * @param configValue    The pin config value
 */
static inline void IOMUXC_SetPinConfig(uint32_t muxRegister,
                                       uint32_t muxMode,
                                       uint32_t inputRegister,
                                       uint32_t inputDaisy,
                                       uint32_t configRegister,
                                       uint32_t configValue)
{
    if (configRegister != 0U)
    {
        *((volatile uint32_t *)configRegister) = configValue;
    }
}
/*@}*/

#if defined(__cplusplus)
}
#endif /*__cplusplus */

/*! @}*/

#endif /* _FSL_IOMUXC_H_ */
