#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f880ba13180 .scope module, "testbench" "testbench" 2 2;
 .timescale -6 -9;
v0x7f880ba231f0_0 .var "clk", 0 0;
v0x7f880ba23280_0 .var/s "data", 63 0;
v0x7f880ba23310_0 .var "en", 0 0;
v0x7f880ba233c0_0 .net/s "mem0", 63 0, L_0x7f880ba23c60;  1 drivers
v0x7f880ba23470_0 .net/s "mem1", 63 0, L_0x7f880ba23db0;  1 drivers
v0x7f880ba23540_0 .net/s "mem2", 63 0, L_0x7f880ba23e90;  1 drivers
v0x7f880ba235f0_0 .net/s "mem3", 63 0, L_0x7f880ba23ff0;  1 drivers
v0x7f880ba236a0_0 .net/s "mem4", 63 0, L_0x7f880ba24090;  1 drivers
v0x7f880ba23750_0 .var "rst", 0 0;
S_0x7f880ba12d70 .scope module, "monitor" "topEntity" 2 15, 3 5 0, S_0x7f880ba13180;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "eta";
    .port_info 1 /INPUT 1 "eta1";
    .port_info 2 /INPUT 1 "eta2";
    .port_info 3 /INPUT 64 "c$arg";
    .port_info 4 /OUTPUT 64 "result_0";
    .port_info 5 /OUTPUT 64 "result_1";
    .port_info 6 /OUTPUT 64 "result_2";
    .port_info 7 /OUTPUT 64 "result_3";
    .port_info 8 /OUTPUT 64 "result_4";
v0x7f880ba11df0_0 .net/s "c$arg", 63 0, v0x7f880ba23280_0;  1 drivers
v0x7f880ba227c0_0 .var "c$ds_app_arg", 319 0;
v0x7f880ba22860_0 .net "eta", 0 0, v0x7f880ba231f0_0;  1 drivers
v0x7f880ba22910_0 .net "eta1", 0 0, v0x7f880ba23750_0;  1 drivers
v0x7f880ba229a0_0 .net "eta2", 0 0, v0x7f880ba23310_0;  1 drivers
v0x7f880ba22a80_0 .net "nextState", 319 0, L_0x7f880ba23b80;  1 drivers
v0x7f880ba22b30_0 .net "nextState_projection", 383 0, L_0x7f880ba23a60;  1 drivers
v0x7f880ba22be0_0 .net "result", 319 0, L_0x7f880ba23880;  1 drivers
v0x7f880ba22c90_0 .net/s "result_0", 63 0, L_0x7f880ba23c60;  alias, 1 drivers
v0x7f880ba22da0_0 .net/s "result_1", 63 0, L_0x7f880ba23db0;  alias, 1 drivers
v0x7f880ba22e50_0 .net "result_10", 639 0, L_0x7f880ba23920;  1 drivers
v0x7f880ba22f00_0 .net/s "result_2", 63 0, L_0x7f880ba23e90;  alias, 1 drivers
v0x7f880ba22fb0_0 .net/s "result_3", 63 0, L_0x7f880ba23ff0;  alias, 1 drivers
v0x7f880ba23060_0 .net/s "result_4", 63 0, L_0x7f880ba24090;  alias, 1 drivers
E_0x7f880ba13590 .event posedge, v0x7f880ba22910_0, v0x7f880ba22860_0;
L_0x7f880ba23880 .part L_0x7f880ba23920, 0, 320;
L_0x7f880ba23920 .concat [ 320 320 0 0], L_0x7f880ba23b80, L_0x7f880ba23b80;
L_0x7f880ba23a60 .concat [ 320 64 0 0], v0x7f880ba227c0_0, v0x7f880ba23280_0;
L_0x7f880ba23b80 .part L_0x7f880ba23a60, 64, 320;
L_0x7f880ba23c60 .part L_0x7f880ba23880, 256, 64;
L_0x7f880ba23db0 .part L_0x7f880ba23880, 192, 64;
L_0x7f880ba23e90 .part L_0x7f880ba23880, 128, 64;
L_0x7f880ba23ff0 .part L_0x7f880ba23880, 64, 64;
L_0x7f880ba24090 .part L_0x7f880ba23880, 0, 64;
S_0x7f880ba13e10 .scope begin, "c$ds_app_arg_register" "c$ds_app_arg_register" 3 28, 3 28 0, S_0x7f880ba12d70;
 .timescale -13 -13;
    .scope S_0x7f880ba12d70;
T_0 ;
    %pushi/vec4 0, 0, 320;
    %store/vec4 v0x7f880ba227c0_0, 0, 320;
    %end;
    .thread T_0;
    .scope S_0x7f880ba12d70;
T_1 ;
    %wait E_0x7f880ba13590;
    %fork t_1, S_0x7f880ba13e10;
    %jmp t_0;
    .scope S_0x7f880ba13e10;
t_1 ;
    %load/vec4 v0x7f880ba22910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7f880ba227c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f880ba229a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f880ba22e50_0;
    %parti/s 320, 320, 10;
    %assign/vec4 v0x7f880ba227c0_0, 0;
T_1.2 ;
T_1.1 ;
    %end;
    .scope S_0x7f880ba12d70;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f880ba13180;
T_2 ;
    %delay 10000000, 0;
    %load/vec4 v0x7f880ba231f0_0;
    %inv;
    %store/vec4 v0x7f880ba231f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f880ba13180;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880ba231f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f880ba23750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f880ba23310_0, 0, 1;
    %vpi_call 2 29 "$printtimescale", S_0x7f880ba13180 {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f880ba13180 {0 0 0};
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x7f880ba23280_0, 0, 64;
    %delay 10000000, 0;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x7f880ba23280_0, 0, 64;
    %delay 10000000, 0;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x7f880ba23280_0, 0, 64;
    %delay 10000000, 0;
    %pushi/vec4 4, 0, 64;
    %store/vec4 v0x7f880ba23280_0, 0, 64;
    %delay 10000000, 0;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x7f880ba23280_0, 0, 64;
    %delay 10000000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./verilog/Rough.topEntity/topEntity.v";
