verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/shifterFunction_10.v"
verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/seven_seg_5.v"
verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/decoder_6.v"
verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/counter_4.v"
verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/cmpFunction_9.v"
verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/boolFunction_8.v"
verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/adderFunction_7.v"
verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/alu_3.v"
verilog work "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/mojo_top_0.v"
