Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cd24038aade8464c93a4a0fe2491004b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_ToplevelShell_behav xil_defaultlib.tb_vga_ToplevelShell xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LogisimTickGenerator(NrOfBits=32...
Compiling module xil_defaultlib.LogisimClockComponent
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.vga_ToplevelShell
Compiling module xil_defaultlib.tb_vga_ToplevelShell
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_ToplevelShell_behav
