set a(0-827) {NAME asn(acc#8(0))#1 TYPE ASSIGN PAR 0-826 XREFS 99714 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-833 {}}} SUCCS {{258 0 0-833 {}}} CYCLES {}}
set a(0-828) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-826 XREFS 99715 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-833 {}}} SUCCS {{258 0 0-833 {}}} CYCLES {}}
set a(0-829) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-826 XREFS 99716 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-833 {}}} SUCCS {{258 0 0-833 {}}} CYCLES {}}
set a(0-830) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-826 XREFS 99717 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-833 {}}} SUCCS {{258 0 0-833 {}}} CYCLES {}}
set a(0-831) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-826 XREFS 99718 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-833 {}}} SUCCS {{258 0 0-833 {}}} CYCLES {}}
set a(0-832) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-826 XREFS 99719 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-833 {}}} SUCCS {{259 0 0-833 {}}} CYCLES {}}
set a(0-834) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-833 XREFS 99720 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1166 {}}} CYCLES {}}
set a(0-835) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-833 XREFS 99721 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-1147 {}}} CYCLES {}}
set a(0-836) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-833 XREFS 99722 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1171 {}}} CYCLES {}}
set a(0-837) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-833 XREFS 99723 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-1120 {}}} CYCLES {}}
set a(0-838) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-833 XREFS 99724 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {} SUCCS {{258 0 0-1095 {}}} CYCLES {}}
set a(0-839) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-833 XREFS 99725 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1093 {}}} CYCLES {}}
set a(0-840) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-833 XREFS 99726 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {} SUCCS {{258 0 0-1060 {}}} CYCLES {}}
set a(0-841) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-833 XREFS 99727 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1058 {}}} CYCLES {}}
set a(0-842) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-833 XREFS 99728 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-1025 {}}} CYCLES {}}
set a(0-843) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-833 XREFS 99729 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-1022 {}}} CYCLES {}}
set a(0-844) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-833 XREFS 99730 LOC {0 0.9999999250000037 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {} SUCCS {{258 0 0-1007 {}}} CYCLES {}}
set a(0-845) {NAME acc:asn(acc#8(0).sva#2) TYPE ASSIGN PAR 0-833 XREFS 99731 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-991 {}}} CYCLES {}}
set a(0-846) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-833 XREFS 99732 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-988 {}}} CYCLES {}}
set a(0-847) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-833 XREFS 99733 LOC {0 0.9999999250000037 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {} SUCCS {{258 0 0-979 {}}} CYCLES {}}
set a(0-848) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-833 XREFS 99734 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-849) {NAME asn#189 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99735 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-850 {}}} CYCLES {}}
set a(0-850) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-833 XREFS 99736 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-849 {}}} SUCCS {{259 0 0-851 {}}} CYCLES {}}
set a(0-851) {NAME if:conc#3 TYPE CONCATENATE PAR 0-833 XREFS 99737 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-850 {}}} SUCCS {{258 0 0-862 {}}} CYCLES {}}
set a(0-852) {NAME asn#190 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99738 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-853 {}}} CYCLES {}}
set a(0-853) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-833 XREFS 99739 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-852 {}}} SUCCS {{259 0 0-854 {}}} CYCLES {}}
set a(0-854) {NAME if:conc#4 TYPE CONCATENATE PAR 0-833 XREFS 99740 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-853 {}}} SUCCS {{258 0 0-860 {}}} CYCLES {}}
set a(0-855) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99741 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-856 {}}} CYCLES {}}
set a(0-856) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-833 XREFS 99742 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-855 {}}} SUCCS {{258 0 0-859 {}}} CYCLES {}}
set a(0-857) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99743 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-858 {}}} CYCLES {}}
set a(0-858) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-833 XREFS 99744 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-857 {}}} SUCCS {{259 0 0-859 {}}} CYCLES {}}
set a(0-859) {NAME if:conc#5 TYPE CONCATENATE PAR 0-833 XREFS 99745 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-856 {}} {259 0 0-858 {}}} SUCCS {{259 0 0-860 {}}} CYCLES {}}
set a(0-860) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-833 XREFS 99746 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-854 {}} {259 0 0-859 {}}} SUCCS {{259 0 0-861 {}}} CYCLES {}}
set a(0-861) {NAME if:slc TYPE READSLICE PAR 0-833 XREFS 99747 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-860 {}}} SUCCS {{259 0 0-862 {}}} CYCLES {}}
set a(0-862) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-833 XREFS 99748 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-851 {}} {259 0 0-861 {}}} SUCCS {{258 0 0-877 {}}} CYCLES {}}
set a(0-863) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99749 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-864 {}}} CYCLES {}}
set a(0-864) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-833 XREFS 99750 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-863 {}}} SUCCS {{259 0 0-865 {}}} CYCLES {}}
set a(0-865) {NAME if:not#1 TYPE NOT PAR 0-833 XREFS 99751 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-864 {}}} SUCCS {{259 0 0-866 {}}} CYCLES {}}
set a(0-866) {NAME if:conc#6 TYPE CONCATENATE PAR 0-833 XREFS 99752 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-865 {}}} SUCCS {{259 0 0-867 {}}} CYCLES {}}
set a(0-867) {NAME if:conc TYPE CONCATENATE PAR 0-833 XREFS 99753 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-866 {}}} SUCCS {{258 0 0-875 {}}} CYCLES {}}
set a(0-868) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99754 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-869 {}}} CYCLES {}}
set a(0-869) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-833 XREFS 99755 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-868 {}}} SUCCS {{259 0 0-870 {}}} CYCLES {}}
set a(0-870) {NAME if:not#2 TYPE NOT PAR 0-833 XREFS 99756 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-869 {}}} SUCCS {{259 0 0-871 {}}} CYCLES {}}
set a(0-871) {NAME if:conc#1 TYPE CONCATENATE PAR 0-833 XREFS 99757 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-870 {}}} SUCCS {{258 0 0-874 {}}} CYCLES {}}
set a(0-872) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99758 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-873 {}}} CYCLES {}}
set a(0-873) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-833 XREFS 99759 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-872 {}}} SUCCS {{259 0 0-874 {}}} CYCLES {}}
set a(0-874) {NAME if:conc#7 TYPE CONCATENATE PAR 0-833 XREFS 99760 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-871 {}} {259 0 0-873 {}}} SUCCS {{259 0 0-875 {}}} CYCLES {}}
set a(0-875) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-833 XREFS 99761 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-867 {}} {259 0 0-874 {}}} SUCCS {{259 0 0-876 {}}} CYCLES {}}
set a(0-876) {NAME if:slc#1 TYPE READSLICE PAR 0-833 XREFS 99762 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-875 {}}} SUCCS {{259 0 0-877 {}}} CYCLES {}}
set a(0-877) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-833 XREFS 99763 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-862 {}} {259 0 0-876 {}}} SUCCS {{259 0 0-878 {}} {258 0 0-882 {}} {258 0 0-883 {}} {258 0 0-887 {}}} CYCLES {}}
set a(0-878) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-833 XREFS 99764 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-877 {}}} SUCCS {{259 0 0-879 {}}} CYCLES {}}
set a(0-879) {NAME if:not#3 TYPE NOT PAR 0-833 XREFS 99765 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-878 {}}} SUCCS {{259 0 0-880 {}}} CYCLES {}}
set a(0-880) {NAME if:conc#2 TYPE CONCATENATE PAR 0-833 XREFS 99766 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-879 {}}} SUCCS {{259 0 0-881 {}}} CYCLES {}}
set a(0-881) {NAME if:conc#9 TYPE CONCATENATE PAR 0-833 XREFS 99767 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-880 {}}} SUCCS {{258 0 0-885 {}}} CYCLES {}}
set a(0-882) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-833 XREFS 99768 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-877 {}}} SUCCS {{258 0 0-884 {}}} CYCLES {}}
set a(0-883) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-833 XREFS 99769 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-877 {}}} SUCCS {{259 0 0-884 {}}} CYCLES {}}
set a(0-884) {NAME if:conc#10 TYPE CONCATENATE PAR 0-833 XREFS 99770 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-882 {}} {259 0 0-883 {}}} SUCCS {{259 0 0-885 {}}} CYCLES {}}
set a(0-885) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-833 XREFS 99771 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-881 {}} {259 0 0-884 {}}} SUCCS {{259 0 0-886 {}}} CYCLES {}}
set a(0-886) {NAME if:slc#2 TYPE READSLICE PAR 0-833 XREFS 99772 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-885 {}}} SUCCS {{258 0 0-889 {}}} CYCLES {}}
set a(0-887) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-833 XREFS 99773 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-877 {}}} SUCCS {{259 0 0-888 {}}} CYCLES {}}
set a(0-888) {NAME if:conc#8 TYPE CONCATENATE PAR 0-833 XREFS 99774 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-887 {}}} SUCCS {{259 0 0-889 {}}} CYCLES {}}
set a(0-889) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-833 XREFS 99775 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-886 {}} {259 0 0-888 {}}} SUCCS {{259 0 0-890 {}} {258 0 0-893 {}}} CYCLES {}}
set a(0-890) {NAME slc(exs.imod) TYPE READSLICE PAR 0-833 XREFS 99776 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-889 {}}} SUCCS {{259 0 0-891 {}}} CYCLES {}}
set a(0-891) {NAME if:not TYPE NOT PAR 0-833 XREFS 99777 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-890 {}}} SUCCS {{259 0 0-892 {}}} CYCLES {}}
set a(0-892) {NAME if:xor TYPE XOR PAR 0-833 XREFS 99778 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-891 {}}} SUCCS {{259 0 0-893 {}}} CYCLES {}}
set a(0-893) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-833 XREFS 99779 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-889 {}} {259 0 0-892 {}}} SUCCS {{259 0 0-894 {}} {258 0 0-895 {}} {258 0 0-896 {}} {258 0 0-897 {}}} CYCLES {}}
set a(0-894) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-833 XREFS 99780 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-893 {}}} SUCCS {{258 0 0-898 {}}} CYCLES {}}
set a(0-895) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-833 XREFS 99781 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-893 {}}} SUCCS {{258 0 0-898 {}}} CYCLES {}}
set a(0-896) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-833 XREFS 99782 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-893 {}}} SUCCS {{258 0 0-898 {}}} CYCLES {}}
set a(0-897) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-833 XREFS 99783 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-893 {}}} SUCCS {{259 0 0-898 {}}} CYCLES {}}
set a(0-898) {NAME or TYPE OR PAR 0-833 XREFS 99784 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-896 {}} {258 0 0-895 {}} {258 0 0-894 {}} {259 0 0-897 {}}} SUCCS {{258 0 0-900 {}} {258 0 0-903 {}}} CYCLES {}}
set a(0-899) {NAME asn#196 TYPE ASSIGN PAR 0-833 XREFS 99785 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-1176 {}}} SUCCS {{258 0 0-901 {}} {256 0 0-1176 {}}} CYCLES {}}
set a(0-900) {NAME exs TYPE SIGNEXTEND PAR 0-833 XREFS 99786 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-898 {}}} SUCCS {{259 0 0-901 {}}} CYCLES {}}
set a(0-901) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-833 XREFS 99787 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-899 {}} {259 0 0-900 {}}} SUCCS {{258 0 0-990 {}} {258 0 0-991 {}}} CYCLES {}}
set a(0-902) {NAME asn#197 TYPE ASSIGN PAR 0-833 XREFS 99788 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-1177 {}}} SUCCS {{258 0 0-904 {}} {256 0 0-1177 {}}} CYCLES {}}
set a(0-903) {NAME exs#6 TYPE SIGNEXTEND PAR 0-833 XREFS 99789 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-898 {}}} SUCCS {{259 0 0-904 {}}} CYCLES {}}
set a(0-904) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-833 XREFS 99790 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-902 {}} {259 0 0-903 {}}} SUCCS {{258 0 0-1024 {}} {258 0 0-1025 {}}} CYCLES {}}
set a(0-905) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99791 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-906 {}}} CYCLES {}}
set a(0-906) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-833 XREFS 99792 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-905 {}}} SUCCS {{259 0 0-907 {}}} CYCLES {}}
set a(0-907) {NAME asel TYPE SELECT PAR 0-833 XREFS 99793 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-906 {}}} SUCCS {{146 0 0-908 {}} {146 0 0-909 {}} {146 0 0-910 {}} {146 0 0-911 {}} {146 0 0-912 {}} {146 0 0-913 {}} {146 0 0-914 {}} {146 0 0-915 {}} {146 0 0-916 {}} {146 0 0-917 {}} {146 0 0-918 {}} {146 0 0-919 {}} {146 0 0-920 {}} {146 0 0-921 {}} {146 0 0-922 {}} {146 0 0-923 {}} {146 0 0-924 {}} {146 0 0-925 {}} {146 0 0-926 {}} {146 0 0-927 {}} {146 0 0-928 {}}} CYCLES {}}
set a(0-908) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99794 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}}} SUCCS {{259 0 0-909 {}}} CYCLES {}}
set a(0-909) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-833 XREFS 99795 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {259 0 0-908 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-910) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99796 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}}} SUCCS {{259 0 0-911 {}}} CYCLES {}}
set a(0-911) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-833 XREFS 99797 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {259 0 0-910 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-912) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99798 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}}} SUCCS {{259 0 0-913 {}}} CYCLES {}}
set a(0-913) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-833 XREFS 99799 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {259 0 0-912 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-914) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99800 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}}} SUCCS {{259 0 0-915 {}}} CYCLES {}}
set a(0-915) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-833 XREFS 99801 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {259 0 0-914 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-916) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99802 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}}} SUCCS {{259 0 0-917 {}}} CYCLES {}}
set a(0-917) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-833 XREFS 99803 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {259 0 0-916 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-918) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99804 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}}} SUCCS {{259 0 0-919 {}}} CYCLES {}}
set a(0-919) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-833 XREFS 99805 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {259 0 0-918 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-920) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99806 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}}} SUCCS {{259 0 0-921 {}}} CYCLES {}}
set a(0-921) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-833 XREFS 99807 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {259 0 0-920 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-922) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99808 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}}} SUCCS {{259 0 0-923 {}}} CYCLES {}}
set a(0-923) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-833 XREFS 99809 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {259 0 0-922 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-924) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99810 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}}} SUCCS {{259 0 0-925 {}}} CYCLES {}}
set a(0-925) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-833 XREFS 99811 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {259 0 0-924 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-926) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99812 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}}} SUCCS {{259 0 0-927 {}}} CYCLES {}}
set a(0-927) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-833 XREFS 99813 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {259 0 0-926 {}}} SUCCS {{259 0 0-928 {}}} CYCLES {}}
set a(0-928) {NAME aif:nor TYPE NOR PAR 0-833 XREFS 99814 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-907 {}} {258 0 0-925 {}} {258 0 0-923 {}} {258 0 0-921 {}} {258 0 0-919 {}} {258 0 0-917 {}} {258 0 0-915 {}} {258 0 0-913 {}} {258 0 0-911 {}} {258 0 0-909 {}} {259 0 0-927 {}}} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-929) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99815 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-930 {}}} CYCLES {}}
set a(0-930) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-833 XREFS 99816 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-929 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-931) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99817 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-932 {}}} CYCLES {}}
set a(0-932) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-833 XREFS 99818 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-931 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-933) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99819 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-934 {}}} CYCLES {}}
set a(0-934) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-833 XREFS 99820 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-933 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-935) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99821 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-936 {}}} CYCLES {}}
set a(0-936) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-833 XREFS 99822 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-935 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-937) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99823 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-938 {}}} CYCLES {}}
set a(0-938) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-833 XREFS 99824 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-937 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-939) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99825 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-940 {}}} CYCLES {}}
set a(0-940) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-833 XREFS 99826 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-939 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-941) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99827 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-942 {}}} CYCLES {}}
set a(0-942) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-833 XREFS 99828 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-941 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-943) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99829 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-944 {}}} CYCLES {}}
set a(0-944) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-833 XREFS 99830 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-943 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-945) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99831 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-946 {}}} CYCLES {}}
set a(0-946) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-833 XREFS 99832 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-945 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-947) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99833 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-948 {}}} CYCLES {}}
set a(0-948) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-833 XREFS 99834 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-947 {}}} SUCCS {{259 0 0-949 {}}} CYCLES {}}
set a(0-949) {NAME if#1:nor TYPE NOR PAR 0-833 XREFS 99835 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-946 {}} {258 0 0-944 {}} {258 0 0-942 {}} {258 0 0-940 {}} {258 0 0-938 {}} {258 0 0-936 {}} {258 0 0-934 {}} {258 0 0-932 {}} {258 0 0-930 {}} {259 0 0-948 {}}} SUCCS {{259 0 0-950 {}}} CYCLES {}}
set a(0-950) {NAME if#1:and TYPE AND PAR 0-833 XREFS 99836 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-928 {}} {258 0 0-848 {}} {259 0 0-949 {}}} SUCCS {{258 0 0-952 {}} {258 0 0-956 {}} {258 0 0-960 {}} {258 0 0-964 {}}} CYCLES {}}
set a(0-951) {NAME asn#198 TYPE ASSIGN PAR 0-833 XREFS 99837 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1178 {}}} SUCCS {{258 0 0-954 {}} {256 0 0-1178 {}}} CYCLES {}}
set a(0-952) {NAME not#23 TYPE NOT PAR 0-833 XREFS 99838 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-950 {}}} SUCCS {{259 0 0-953 {}}} CYCLES {}}
set a(0-953) {NAME exs#7 TYPE SIGNEXTEND PAR 0-833 XREFS 99839 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-952 {}}} SUCCS {{259 0 0-954 {}}} CYCLES {}}
set a(0-954) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-833 XREFS 99840 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-951 {}} {259 0 0-953 {}}} SUCCS {{258 0 0-1041 {}} {258 0 0-1042 {}} {258 0 0-1043 {}} {258 0 0-1044 {}} {258 0 0-1045 {}} {258 0 0-1046 {}} {258 0 0-1047 {}} {258 0 0-1048 {}} {258 0 0-1049 {}} {258 0 0-1050 {}} {258 0 0-1058 {}}} CYCLES {}}
set a(0-955) {NAME asn#199 TYPE ASSIGN PAR 0-833 XREFS 99841 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1179 {}}} SUCCS {{258 0 0-958 {}} {256 0 0-1179 {}}} CYCLES {}}
set a(0-956) {NAME not#24 TYPE NOT PAR 0-833 XREFS 99842 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-950 {}}} SUCCS {{259 0 0-957 {}}} CYCLES {}}
set a(0-957) {NAME exs#8 TYPE SIGNEXTEND PAR 0-833 XREFS 99843 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-956 {}}} SUCCS {{259 0 0-958 {}}} CYCLES {}}
set a(0-958) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-833 XREFS 99844 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-955 {}} {259 0 0-957 {}}} SUCCS {{258 0 0-1031 {}} {258 0 0-1032 {}} {258 0 0-1033 {}} {258 0 0-1034 {}} {258 0 0-1035 {}} {258 0 0-1036 {}} {258 0 0-1037 {}} {258 0 0-1038 {}} {258 0 0-1039 {}} {258 0 0-1040 {}} {258 0 0-1060 {}}} CYCLES {}}
set a(0-959) {NAME asn#200 TYPE ASSIGN PAR 0-833 XREFS 99845 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1180 {}}} SUCCS {{258 0 0-962 {}} {256 0 0-1180 {}}} CYCLES {}}
set a(0-960) {NAME not#25 TYPE NOT PAR 0-833 XREFS 99846 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-950 {}}} SUCCS {{259 0 0-961 {}}} CYCLES {}}
set a(0-961) {NAME exs#9 TYPE SIGNEXTEND PAR 0-833 XREFS 99847 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-960 {}}} SUCCS {{259 0 0-962 {}}} CYCLES {}}
set a(0-962) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-833 XREFS 99848 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-959 {}} {259 0 0-961 {}}} SUCCS {{258 0 0-1076 {}} {258 0 0-1077 {}} {258 0 0-1078 {}} {258 0 0-1079 {}} {258 0 0-1080 {}} {258 0 0-1081 {}} {258 0 0-1082 {}} {258 0 0-1083 {}} {258 0 0-1084 {}} {258 0 0-1085 {}} {258 0 0-1093 {}}} CYCLES {}}
set a(0-963) {NAME asn#201 TYPE ASSIGN PAR 0-833 XREFS 99849 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1181 {}}} SUCCS {{258 0 0-966 {}} {256 0 0-1181 {}}} CYCLES {}}
set a(0-964) {NAME not TYPE NOT PAR 0-833 XREFS 99850 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-950 {}}} SUCCS {{259 0 0-965 {}}} CYCLES {}}
set a(0-965) {NAME exs#10 TYPE SIGNEXTEND PAR 0-833 XREFS 99851 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-964 {}}} SUCCS {{259 0 0-966 {}}} CYCLES {}}
set a(0-966) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-833 XREFS 99852 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-963 {}} {259 0 0-965 {}}} SUCCS {{258 0 0-1066 {}} {258 0 0-1067 {}} {258 0 0-1068 {}} {258 0 0-1069 {}} {258 0 0-1070 {}} {258 0 0-1071 {}} {258 0 0-1072 {}} {258 0 0-1073 {}} {258 0 0-1074 {}} {258 0 0-1075 {}} {258 0 0-1095 {}}} CYCLES {}}
set a(0-967) {NAME asn#202 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99853 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.6367241681637916} PREDS {} SUCCS {{259 0 0-968 {}}} CYCLES {}}
set a(0-968) {NAME slc(vin)#3 TYPE READSLICE PAR 0-833 XREFS 99854 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.6367241681637916} PREDS {{259 0 0-967 {}}} SUCCS {{259 0 0-969 {}}} CYCLES {}}
set a(0-969) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#2:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-833 XREFS 99855 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.5398678835434574 1 0.7967652206985905} PREDS {{259 0 0-968 {}}} SUCCS {{259 0 0-970 {}}} CYCLES {}}
set a(0-970) {NAME slc TYPE READSLICE PAR 0-833 XREFS 99856 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{259 0 0-969 {}}} SUCCS {{259 0 0-971 {}} {258 0 0-978 {}}} CYCLES {}}
set a(0-971) {NAME asel#1 TYPE SELECT PAR 0-833 XREFS 99857 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{259 0 0-970 {}}} SUCCS {{146 0 0-972 {}} {146 0 0-973 {}} {146 0 0-974 {}} {146 0 0-975 {}} {146 0 0-976 {}} {146 0 0-977 {}}} CYCLES {}}
set a(0-972) {NAME asn#203 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99858 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-971 {}}} SUCCS {{259 0 0-973 {}}} CYCLES {}}
set a(0-973) {NAME slc(vin)#4 TYPE READSLICE PAR 0-833 XREFS 99859 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-971 {}} {259 0 0-972 {}}} SUCCS {{259 0 0-974 {}}} CYCLES {}}
set a(0-974) {NAME aif#1:not#1 TYPE NOT PAR 0-833 XREFS 99860 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-971 {}} {259 0 0-973 {}}} SUCCS {{259 0 0-975 {}}} CYCLES {}}
set a(0-975) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-833 XREFS 99861 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7431024341798451 1 0.9999997713349782} PREDS {{146 0 0-971 {}} {259 0 0-974 {}}} SUCCS {{259 0 0-976 {}}} CYCLES {}}
set a(0-976) {NAME aif#1:slc TYPE READSLICE PAR 0-833 XREFS 99862 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-971 {}} {259 0 0-975 {}}} SUCCS {{259 0 0-977 {}}} CYCLES {}}
set a(0-977) {NAME if#2:not TYPE NOT PAR 0-833 XREFS 99863 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-971 {}} {259 0 0-976 {}}} SUCCS {{258 0 0-979 {}}} CYCLES {}}
set a(0-978) {NAME if#2:not#3 TYPE NOT PAR 0-833 XREFS 99864 LOC {1 0.16004121699793916 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{258 0 0-970 {}}} SUCCS {{259 0 0-979 {}}} CYCLES {}}
set a(0-979) {NAME if#2:and TYPE AND PAR 0-833 XREFS 99865 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{258 0 0-977 {}} {258 0 0-847 {}} {259 0 0-978 {}}} SUCCS {{259 0 0-980 {}} {258 0 0-988 {}}} CYCLES {}}
set a(0-980) {NAME asel#3 TYPE SELECT PAR 0-833 XREFS 99866 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{259 0 0-979 {}}} SUCCS {{146 0 0-981 {}} {146 0 0-982 {}} {146 0 0-983 {}} {146 0 0-984 {}} {146 0 0-985 {}} {146 0 0-986 {}} {146 0 0-987 {}}} CYCLES {}}
set a(0-981) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99867 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-980 {}}} SUCCS {{259 0 0-982 {}}} CYCLES {}}
set a(0-982) {NAME slc(vin)#5 TYPE READSLICE PAR 0-833 XREFS 99868 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-980 {}} {259 0 0-981 {}}} SUCCS {{259 0 0-983 {}}} CYCLES {}}
set a(0-983) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-833 XREFS 99869 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-980 {}} {259 0 0-982 {}}} SUCCS {{259 0 0-984 {}}} CYCLES {}}
set a(0-984) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-833 XREFS 99870 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-980 {}} {259 0 0-983 {}}} SUCCS {{259 0 0-985 {}}} CYCLES {}}
set a(0-985) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-833 XREFS 99871 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.9999998029416595 2 0.2858318386500577} PREDS {{146 0 0-980 {}} {259 0 0-984 {}}} SUCCS {{259 0 0-986 {}}} CYCLES {}}
set a(0-986) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-833 XREFS 99872 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-980 {}} {259 0 0-985 {}}} SUCCS {{259 0 0-987 {}}} CYCLES {}}
set a(0-987) {NAME if#2:not#1 TYPE NOT PAR 0-833 XREFS 99873 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-980 {}} {259 0 0-986 {}}} SUCCS {{259 0 0-988 {}}} CYCLES {}}
set a(0-988) {NAME if#2:and#1 TYPE AND PAR 0-833 XREFS 99874 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-979 {}} {258 0 0-846 {}} {259 0 0-987 {}}} SUCCS {{259 0 0-989 {}} {258 0 0-991 {}}} CYCLES {}}
set a(0-989) {NAME asel#7 TYPE SELECT PAR 0-833 XREFS 99875 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-988 {}}} SUCCS {{146 0 0-990 {}}} CYCLES {}}
set a(0-990) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-833 XREFS 99876 LOC {2 0.0 2 0.028934623553268823 2 0.028934623553268823 2 0.19016433507860483 2 0.44706167223373805} PREDS {{146 0 0-989 {}} {258 0 0-901 {}}} SUCCS {{259 0 0-991 {}}} CYCLES {}}
set a(0-991) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-833 XREFS 99877 LOC {2 0.16122989193850543 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-988 {}} {258 0 0-901 {}} {258 0 0-845 {}} {259 0 0-990 {}}} SUCCS {{258 0 0-1026 {}} {258 0 0-1176 {}}} CYCLES {}}
set a(0-992) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99878 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {} SUCCS {{259 0 0-993 {}}} CYCLES {}}
set a(0-993) {NAME slc(vin) TYPE READSLICE PAR 0-833 XREFS 99879 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-992 {}}} SUCCS {{259 0 0-994 {}}} CYCLES {}}
set a(0-994) {NAME aif#11:not#1 TYPE NOT PAR 0-833 XREFS 99880 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-993 {}}} SUCCS {{259 0 0-995 {}}} CYCLES {}}
set a(0-995) {NAME aif#11:conc TYPE CONCATENATE PAR 0-833 XREFS 99881 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-994 {}}} SUCCS {{259 0 0-996 {}}} CYCLES {}}
set a(0-996) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-833 XREFS 99882 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.3124219623205515 1 0.5689997244916634} PREDS {{259 0 0-995 {}}} SUCCS {{259 0 0-997 {}}} CYCLES {}}
set a(0-997) {NAME aif#11:slc TYPE READSLICE PAR 0-833 XREFS 99883 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-996 {}}} SUCCS {{259 0 0-998 {}} {258 0 0-1006 {}}} CYCLES {}}
set a(0-998) {NAME asel#13 TYPE SELECT PAR 0-833 XREFS 99884 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-997 {}}} SUCCS {{146 0 0-999 {}} {146 0 0-1000 {}} {146 0 0-1001 {}} {146 0 0-1002 {}} {146 0 0-1003 {}} {146 0 0-1004 {}} {146 0 0-1005 {}}} CYCLES {}}
set a(0-999) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99885 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-998 {}}} SUCCS {{259 0 0-1000 {}}} CYCLES {}}
set a(0-1000) {NAME slc(vin)#1 TYPE READSLICE PAR 0-833 XREFS 99886 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-998 {}} {259 0 0-999 {}}} SUCCS {{259 0 0-1001 {}}} CYCLES {}}
set a(0-1001) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-833 XREFS 99887 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-998 {}} {259 0 0-1000 {}}} SUCCS {{259 0 0-1002 {}}} CYCLES {}}
set a(0-1002) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-833 XREFS 99888 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-998 {}} {259 0 0-1001 {}}} SUCCS {{259 0 0-1003 {}}} CYCLES {}}
set a(0-1003) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-833 XREFS 99889 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5693192994756846 1 0.8258970616467965} PREDS {{146 0 0-998 {}} {259 0 0-1002 {}}} SUCCS {{259 0 0-1004 {}}} CYCLES {}}
set a(0-1004) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-833 XREFS 99890 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-998 {}} {259 0 0-1003 {}}} SUCCS {{259 0 0-1005 {}}} CYCLES {}}
set a(0-1005) {NAME if#3:not#1 TYPE NOT PAR 0-833 XREFS 99891 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-998 {}} {259 0 0-1004 {}}} SUCCS {{258 0 0-1007 {}}} CYCLES {}}
set a(0-1006) {NAME if#3:not TYPE NOT PAR 0-833 XREFS 99892 LOC {1 0.2568973371551332 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-997 {}}} SUCCS {{259 0 0-1007 {}}} CYCLES {}}
set a(0-1007) {NAME if#3:and TYPE AND PAR 0-833 XREFS 99893 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-1005 {}} {258 0 0-844 {}} {259 0 0-1006 {}}} SUCCS {{259 0 0-1008 {}} {258 0 0-1022 {}}} CYCLES {}}
set a(0-1008) {NAME asel#17 TYPE SELECT PAR 0-833 XREFS 99894 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{259 0 0-1007 {}}} SUCCS {{146 0 0-1009 {}} {146 0 0-1010 {}} {146 0 0-1011 {}} {130 0 0-1012 {}} {130 0 0-1013 {}}} CYCLES {}}
set a(0-1009) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99895 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1008 {}}} SUCCS {{259 0 0-1010 {}}} CYCLES {}}
set a(0-1010) {NAME slc(vin)#6 TYPE READSLICE PAR 0-833 XREFS 99896 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1008 {}} {259 0 0-1009 {}}} SUCCS {{259 0 0-1011 {}}} CYCLES {}}
set a(0-1011) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-833 XREFS 99897 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.743421976627805 1 0.9999997387989168} PREDS {{146 0 0-1008 {}} {259 0 0-1010 {}}} SUCCS {{259 0 0-1012 {}}} CYCLES {}}
set a(0-1012) {NAME aif#17:slc TYPE READSLICE PAR 0-833 XREFS 99898 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-1008 {}} {259 0 0-1011 {}}} SUCCS {{259 0 0-1013 {}} {258 0 0-1021 {}}} CYCLES {}}
set a(0-1013) {NAME aif#17:asel TYPE SELECT PAR 0-833 XREFS 99899 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-1008 {}} {259 0 0-1012 {}}} SUCCS {{146 0 0-1014 {}} {146 0 0-1015 {}} {146 0 0-1016 {}} {146 0 0-1017 {}} {146 0 0-1018 {}} {146 0 0-1019 {}} {146 0 0-1020 {}}} CYCLES {}}
set a(0-1014) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99900 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1013 {}}} SUCCS {{259 0 0-1015 {}}} CYCLES {}}
set a(0-1015) {NAME slc(vin)#2 TYPE READSLICE PAR 0-833 XREFS 99901 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1013 {}} {259 0 0-1014 {}}} SUCCS {{259 0 0-1016 {}}} CYCLES {}}
set a(0-1016) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-833 XREFS 99902 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1013 {}} {259 0 0-1015 {}}} SUCCS {{259 0 0-1017 {}}} CYCLES {}}
set a(0-1017) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-833 XREFS 99903 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1013 {}} {259 0 0-1016 {}}} SUCCS {{259 0 0-1018 {}}} CYCLES {}}
set a(0-1018) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 12.23 QUANTITY 1 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-833 XREFS 99904 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.9999997941202954 2 0.2858318298286936} PREDS {{146 0 0-1013 {}} {259 0 0-1017 {}}} SUCCS {{259 0 0-1019 {}}} CYCLES {}}
set a(0-1019) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-833 XREFS 99905 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1013 {}} {259 0 0-1018 {}}} SUCCS {{259 0 0-1020 {}}} CYCLES {}}
set a(0-1020) {NAME if#3:not#2 TYPE NOT PAR 0-833 XREFS 99906 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1013 {}} {259 0 0-1019 {}}} SUCCS {{258 0 0-1022 {}}} CYCLES {}}
set a(0-1021) {NAME if#3:not#4 TYPE NOT PAR 0-833 XREFS 99907 LOC {1 0.6878974156051292 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1012 {}}} SUCCS {{259 0 0-1022 {}}} CYCLES {}}
set a(0-1022) {NAME if#3:and#2 TYPE AND PAR 0-833 XREFS 99908 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1007 {}} {258 0 0-1020 {}} {258 0 0-843 {}} {259 0 0-1021 {}}} SUCCS {{259 0 0-1023 {}} {258 0 0-1025 {}}} CYCLES {}}
set a(0-1023) {NAME sel#3 TYPE SELECT PAR 0-833 XREFS 99909 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-1022 {}}} SUCCS {{146 0 0-1024 {}}} CYCLES {}}
set a(0-1024) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-833 XREFS 99910 LOC {2 0.0 2 0.028934623553268823 2 0.028934623553268823 2 0.19016433507860483 2 0.44706167223373805} PREDS {{146 0 0-1023 {}} {258 0 0-904 {}}} SUCCS {{259 0 0-1025 {}}} CYCLES {}}
set a(0-1025) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-833 XREFS 99911 LOC {2 0.16122989193850543 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-1022 {}} {258 0 0-904 {}} {258 0 0-842 {}} {259 0 0-1024 {}}} SUCCS {{258 0 0-1061 {}} {258 0 0-1177 {}}} CYCLES {}}
set a(0-1026) {NAME not#2 TYPE NOT PAR 0-833 XREFS 99912 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{258 0 0-991 {}}} SUCCS {{259 0 0-1027 {}}} CYCLES {}}
set a(0-1027) {NAME conc TYPE CONCATENATE PAR 0-833 XREFS 99913 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-1026 {}}} SUCCS {{259 0 0-1028 {}}} CYCLES {}}
set a(0-1028) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-833 XREFS 99914 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-1027 {}}} SUCCS {{259 0 0-1029 {}}} CYCLES {}}
set a(0-1029) {NAME slc#2 TYPE READSLICE PAR 0-833 XREFS 99915 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1028 {}}} SUCCS {{259 0 0-1030 {}} {258 0 0-1057 {}} {258 0 0-1059 {}}} CYCLES {}}
set a(0-1030) {NAME sel#4 TYPE SELECT PAR 0-833 XREFS 99916 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1029 {}}} SUCCS {{146 0 0-1031 {}} {146 0 0-1032 {}} {146 0 0-1033 {}} {146 0 0-1034 {}} {146 0 0-1035 {}} {146 0 0-1036 {}} {146 0 0-1037 {}} {146 0 0-1038 {}} {146 0 0-1039 {}} {146 0 0-1040 {}} {146 0 0-1041 {}} {146 0 0-1042 {}} {146 0 0-1043 {}} {146 0 0-1044 {}} {146 0 0-1045 {}} {146 0 0-1046 {}} {146 0 0-1047 {}} {146 0 0-1048 {}} {146 0 0-1049 {}} {146 0 0-1050 {}} {130 0 0-1051 {}} {130 0 0-1052 {}}} CYCLES {}}
set a(0-1031) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-833 XREFS 99917 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-958 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1032) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-833 XREFS 99918 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-958 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1033) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-833 XREFS 99919 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-958 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1034) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-833 XREFS 99920 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-958 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1035) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-833 XREFS 99921 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-958 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1036) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-833 XREFS 99922 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-958 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1037) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-833 XREFS 99923 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-958 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1038) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-833 XREFS 99924 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-958 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1039) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-833 XREFS 99925 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-958 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1040) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-833 XREFS 99926 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-958 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1041) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-833 XREFS 99927 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-954 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1042) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-833 XREFS 99928 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-954 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1043) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-833 XREFS 99929 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-954 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1044) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-833 XREFS 99930 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-954 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1045) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-833 XREFS 99931 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-954 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1046) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-833 XREFS 99932 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-954 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1047) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-833 XREFS 99933 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-954 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1048) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-833 XREFS 99934 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-954 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1049) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-833 XREFS 99935 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-954 {}}} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-1050) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-833 XREFS 99936 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1030 {}} {258 0 0-954 {}}} SUCCS {{259 0 0-1051 {}}} CYCLES {}}
set a(0-1051) {NAME if#4:if:nor TYPE NOR PAR 0-833 XREFS 99937 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1030 {}} {258 0 0-1049 {}} {258 0 0-1048 {}} {258 0 0-1047 {}} {258 0 0-1046 {}} {258 0 0-1045 {}} {258 0 0-1044 {}} {258 0 0-1043 {}} {258 0 0-1042 {}} {258 0 0-1041 {}} {258 0 0-1040 {}} {258 0 0-1039 {}} {258 0 0-1038 {}} {258 0 0-1037 {}} {258 0 0-1036 {}} {258 0 0-1035 {}} {258 0 0-1034 {}} {258 0 0-1033 {}} {258 0 0-1032 {}} {258 0 0-1031 {}} {259 0 0-1050 {}}} SUCCS {{259 0 0-1052 {}} {258 0 0-1057 {}} {258 0 0-1059 {}}} CYCLES {}}
set a(0-1052) {NAME if#4:sel TYPE SELECT PAR 0-833 XREFS 99938 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1030 {}} {259 0 0-1051 {}}} SUCCS {{146 0 0-1053 {}} {146 0 0-1054 {}} {146 0 0-1055 {}} {146 0 0-1056 {}}} CYCLES {}}
set a(0-1053) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99939 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1052 {}}} SUCCS {{259 0 0-1054 {}}} CYCLES {}}
set a(0-1054) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-833 XREFS 99940 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1052 {}} {259 0 0-1053 {}}} SUCCS {{258 0 0-1058 {}}} CYCLES {}}
set a(0-1055) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99941 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1052 {}}} SUCCS {{259 0 0-1056 {}}} CYCLES {}}
set a(0-1056) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-833 XREFS 99942 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1052 {}} {259 0 0-1055 {}}} SUCCS {{258 0 0-1060 {}}} CYCLES {}}
set a(0-1057) {NAME and#6 TYPE AND PAR 0-833 XREFS 99943 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-1029 {}} {258 0 0-1051 {}}} SUCCS {{259 0 0-1058 {}}} CYCLES {}}
set a(0-1058) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-833 XREFS 99944 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-954 {}} {258 0 0-1054 {}} {258 0 0-841 {}} {259 0 0-1057 {}}} SUCCS {{258 0 0-1099 {}} {258 0 0-1178 {}}} CYCLES {}}
set a(0-1059) {NAME and#7 TYPE AND PAR 0-833 XREFS 99945 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 3 0.404680179765991} PREDS {{258 0 0-1029 {}} {258 0 0-1051 {}}} SUCCS {{259 0 0-1060 {}}} CYCLES {}}
set a(0-1060) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-833 XREFS 99946 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.4738618638069068} PREDS {{258 0 0-958 {}} {258 0 0-1056 {}} {258 0 0-840 {}} {259 0 0-1059 {}}} SUCCS {{258 0 0-1125 {}} {258 0 0-1179 {}}} CYCLES {}}
set a(0-1061) {NAME not#3 TYPE NOT PAR 0-833 XREFS 99947 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{258 0 0-1025 {}}} SUCCS {{259 0 0-1062 {}}} CYCLES {}}
set a(0-1062) {NAME conc#1 TYPE CONCATENATE PAR 0-833 XREFS 99948 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-1061 {}}} SUCCS {{259 0 0-1063 {}}} CYCLES {}}
set a(0-1063) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-833 XREFS 99949 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-1062 {}}} SUCCS {{259 0 0-1064 {}}} CYCLES {}}
set a(0-1064) {NAME slc#3 TYPE READSLICE PAR 0-833 XREFS 99950 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1063 {}}} SUCCS {{259 0 0-1065 {}} {258 0 0-1092 {}} {258 0 0-1094 {}}} CYCLES {}}
set a(0-1065) {NAME sel#6 TYPE SELECT PAR 0-833 XREFS 99951 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1064 {}}} SUCCS {{146 0 0-1066 {}} {146 0 0-1067 {}} {146 0 0-1068 {}} {146 0 0-1069 {}} {146 0 0-1070 {}} {146 0 0-1071 {}} {146 0 0-1072 {}} {146 0 0-1073 {}} {146 0 0-1074 {}} {146 0 0-1075 {}} {146 0 0-1076 {}} {146 0 0-1077 {}} {146 0 0-1078 {}} {146 0 0-1079 {}} {146 0 0-1080 {}} {146 0 0-1081 {}} {146 0 0-1082 {}} {146 0 0-1083 {}} {146 0 0-1084 {}} {146 0 0-1085 {}} {130 0 0-1086 {}} {130 0 0-1087 {}}} CYCLES {}}
set a(0-1066) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-833 XREFS 99952 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-966 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1067) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-833 XREFS 99953 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-966 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1068) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-833 XREFS 99954 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-966 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1069) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-833 XREFS 99955 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-966 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1070) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-833 XREFS 99956 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-966 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1071) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-833 XREFS 99957 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-966 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1072) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-833 XREFS 99958 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-966 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1073) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-833 XREFS 99959 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-966 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1074) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-833 XREFS 99960 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-966 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1075) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-833 XREFS 99961 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-966 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1076) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-833 XREFS 99962 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-962 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1077) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-833 XREFS 99963 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-962 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1078) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-833 XREFS 99964 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-962 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1079) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-833 XREFS 99965 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-962 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1080) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-833 XREFS 99966 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-962 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1081) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-833 XREFS 99967 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-962 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1082) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-833 XREFS 99968 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-962 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1083) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-833 XREFS 99969 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-962 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1084) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-833 XREFS 99970 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-962 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1085) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-833 XREFS 99971 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1065 {}} {258 0 0-962 {}}} SUCCS {{259 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {NAME if#6:if:nor TYPE NOR PAR 0-833 XREFS 99972 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1065 {}} {258 0 0-1084 {}} {258 0 0-1083 {}} {258 0 0-1082 {}} {258 0 0-1081 {}} {258 0 0-1080 {}} {258 0 0-1079 {}} {258 0 0-1078 {}} {258 0 0-1077 {}} {258 0 0-1076 {}} {258 0 0-1075 {}} {258 0 0-1074 {}} {258 0 0-1073 {}} {258 0 0-1072 {}} {258 0 0-1071 {}} {258 0 0-1070 {}} {258 0 0-1069 {}} {258 0 0-1068 {}} {258 0 0-1067 {}} {258 0 0-1066 {}} {259 0 0-1085 {}}} SUCCS {{259 0 0-1087 {}} {258 0 0-1092 {}} {258 0 0-1094 {}}} CYCLES {}}
set a(0-1087) {NAME if#6:sel TYPE SELECT PAR 0-833 XREFS 99973 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1065 {}} {259 0 0-1086 {}}} SUCCS {{146 0 0-1088 {}} {146 0 0-1089 {}} {146 0 0-1090 {}} {146 0 0-1091 {}}} CYCLES {}}
set a(0-1088) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99974 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1087 {}}} SUCCS {{259 0 0-1089 {}}} CYCLES {}}
set a(0-1089) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-833 XREFS 99975 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1087 {}} {259 0 0-1088 {}}} SUCCS {{258 0 0-1093 {}}} CYCLES {}}
set a(0-1090) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99976 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1087 {}}} SUCCS {{259 0 0-1091 {}}} CYCLES {}}
set a(0-1091) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-833 XREFS 99977 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1087 {}} {259 0 0-1090 {}}} SUCCS {{258 0 0-1095 {}}} CYCLES {}}
set a(0-1092) {NAME and#8 TYPE AND PAR 0-833 XREFS 99978 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-1064 {}} {258 0 0-1086 {}}} SUCCS {{259 0 0-1093 {}}} CYCLES {}}
set a(0-1093) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-833 XREFS 99979 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-962 {}} {258 0 0-1089 {}} {258 0 0-839 {}} {259 0 0-1092 {}}} SUCCS {{258 0 0-1106 {}} {258 0 0-1180 {}}} CYCLES {}}
set a(0-1094) {NAME and#9 TYPE AND PAR 0-833 XREFS 99980 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 3 0.404680179765991} PREDS {{258 0 0-1064 {}} {258 0 0-1086 {}}} SUCCS {{259 0 0-1095 {}}} CYCLES {}}
set a(0-1095) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-833 XREFS 99981 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.4738618638069068} PREDS {{258 0 0-966 {}} {258 0 0-1091 {}} {258 0 0-838 {}} {259 0 0-1094 {}}} SUCCS {{258 0 0-1152 {}} {258 0 0-1181 {}}} CYCLES {}}
set a(0-1096) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99982 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1097 {}}} CYCLES {}}
set a(0-1097) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-833 XREFS 99983 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1096 {}}} SUCCS {{259 0 0-1098 {}}} CYCLES {}}
set a(0-1098) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-833 XREFS 99984 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1097 {}}} SUCCS {{258 0 0-1101 {}}} CYCLES {}}
set a(0-1099) {NAME deltax_square_red:not TYPE NOT PAR 0-833 XREFS 99985 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-1058 {}}} SUCCS {{259 0 0-1100 {}}} CYCLES {}}
set a(0-1100) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-833 XREFS 99986 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1099 {}}} SUCCS {{259 0 0-1101 {}}} CYCLES {}}
set a(0-1101) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-833 XREFS 99987 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-1098 {}} {259 0 0-1100 {}}} SUCCS {{259 0 0-1102 {}}} CYCLES {}}
set a(0-1102) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-833 XREFS 99988 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1101 {}}} SUCCS {{258 0 0-1110 {}} {258 0 0-1112 {}} {258 0 0-1118 {}}} CYCLES {}}
set a(0-1103) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 99989 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1104 {}}} CYCLES {}}
set a(0-1104) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-833 XREFS 99990 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1103 {}}} SUCCS {{259 0 0-1105 {}}} CYCLES {}}
set a(0-1105) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-833 XREFS 99991 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1104 {}}} SUCCS {{258 0 0-1108 {}}} CYCLES {}}
set a(0-1106) {NAME deltax_square_blue:not TYPE NOT PAR 0-833 XREFS 99992 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-1093 {}}} SUCCS {{259 0 0-1107 {}}} CYCLES {}}
set a(0-1107) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-833 XREFS 99993 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1106 {}}} SUCCS {{259 0 0-1108 {}}} CYCLES {}}
set a(0-1108) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-833 XREFS 99994 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-1105 {}} {259 0 0-1107 {}}} SUCCS {{259 0 0-1109 {}}} CYCLES {}}
set a(0-1109) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-833 XREFS 99995 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1108 {}}} SUCCS {{258 0 0-1137 {}} {258 0 0-1139 {}} {258 0 0-1145 {}}} CYCLES {}}
set a(0-1110) {NAME slc#8 TYPE READSLICE PAR 0-833 XREFS 99996 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-1102 {}}} SUCCS {{259 0 0-1111 {}}} CYCLES {}}
set a(0-1111) {NAME asel#39 TYPE SELECT PAR 0-833 XREFS 99997 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1110 {}}} SUCCS {{146 0 0-1112 {}} {146 0 0-1113 {}} {146 0 0-1114 {}} {146 0 0-1115 {}} {146 0 0-1116 {}} {146 0 0-1117 {}}} CYCLES {}}
set a(0-1112) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-833 XREFS 99998 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1111 {}} {258 0 0-1102 {}}} SUCCS {{259 0 0-1113 {}}} CYCLES {}}
set a(0-1113) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-833 XREFS 99999 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1111 {}} {259 0 0-1112 {}}} SUCCS {{259 0 0-1114 {}}} CYCLES {}}
set a(0-1114) {NAME if#12:conc TYPE CONCATENATE PAR 0-833 XREFS 100000 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1111 {}} {259 0 0-1113 {}}} SUCCS {{259 0 0-1115 {}}} CYCLES {}}
set a(0-1115) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-833 XREFS 100001 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-1111 {}} {259 0 0-1114 {}}} SUCCS {{259 0 0-1116 {}}} CYCLES {}}
set a(0-1116) {NAME aif#39:slc TYPE READSLICE PAR 0-833 XREFS 100002 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1111 {}} {259 0 0-1115 {}}} SUCCS {{259 0 0-1117 {}}} CYCLES {}}
set a(0-1117) {NAME if#12:not TYPE NOT PAR 0-833 XREFS 100003 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1111 {}} {259 0 0-1116 {}}} SUCCS {{258 0 0-1120 {}}} CYCLES {}}
set a(0-1118) {NAME slc#6 TYPE READSLICE PAR 0-833 XREFS 100004 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-1102 {}}} SUCCS {{259 0 0-1119 {}}} CYCLES {}}
set a(0-1119) {NAME if#12:not#2 TYPE NOT PAR 0-833 XREFS 100005 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1118 {}}} SUCCS {{259 0 0-1120 {}}} CYCLES {}}
set a(0-1120) {NAME if#12:and TYPE AND PAR 0-833 XREFS 100006 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-1117 {}} {258 0 0-837 {}} {259 0 0-1119 {}}} SUCCS {{259 0 0-1121 {}} {258 0 0-1171 {}}} CYCLES {}}
set a(0-1121) {NAME asel#41 TYPE SELECT PAR 0-833 XREFS 100007 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1120 {}}} SUCCS {{146 0 0-1122 {}} {146 0 0-1123 {}} {146 0 0-1124 {}} {146 0 0-1125 {}} {146 0 0-1126 {}} {146 0 0-1127 {}} {130 0 0-1128 {}} {146 0 0-1129 {}} {130 0 0-1130 {}}} CYCLES {}}
set a(0-1122) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 100008 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1123 {}}} CYCLES {}}
set a(0-1123) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-833 XREFS 100009 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1121 {}} {259 0 0-1122 {}}} SUCCS {{259 0 0-1124 {}}} CYCLES {}}
set a(0-1124) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-833 XREFS 100010 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1121 {}} {259 0 0-1123 {}}} SUCCS {{258 0 0-1127 {}}} CYCLES {}}
set a(0-1125) {NAME deltay_square_red:not TYPE NOT PAR 0-833 XREFS 100011 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1121 {}} {258 0 0-1060 {}}} SUCCS {{259 0 0-1126 {}}} CYCLES {}}
set a(0-1126) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-833 XREFS 100012 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1121 {}} {259 0 0-1125 {}}} SUCCS {{259 0 0-1127 {}}} CYCLES {}}
set a(0-1127) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-833 XREFS 100013 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-1121 {}} {258 0 0-1124 {}} {259 0 0-1126 {}}} SUCCS {{259 0 0-1128 {}}} CYCLES {}}
set a(0-1128) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-833 XREFS 100014 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1121 {}} {259 0 0-1127 {}}} SUCCS {{259 0 0-1129 {}} {258 0 0-1131 {}} {258 0 0-1168 {}}} CYCLES {}}
set a(0-1129) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-833 XREFS 100015 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1121 {}} {259 0 0-1128 {}}} SUCCS {{259 0 0-1130 {}}} CYCLES {}}
set a(0-1130) {NAME aif#41:asel TYPE SELECT PAR 0-833 XREFS 100016 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1121 {}} {259 0 0-1129 {}}} SUCCS {{146 0 0-1131 {}} {146 0 0-1132 {}} {146 0 0-1133 {}} {146 0 0-1134 {}} {146 0 0-1135 {}} {146 0 0-1136 {}}} CYCLES {}}
set a(0-1131) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-833 XREFS 100017 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1130 {}} {258 0 0-1128 {}}} SUCCS {{259 0 0-1132 {}}} CYCLES {}}
set a(0-1132) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-833 XREFS 100018 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1130 {}} {259 0 0-1131 {}}} SUCCS {{259 0 0-1133 {}}} CYCLES {}}
set a(0-1133) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-833 XREFS 100019 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1130 {}} {259 0 0-1132 {}}} SUCCS {{259 0 0-1134 {}}} CYCLES {}}
set a(0-1134) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-833 XREFS 100020 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-1130 {}} {259 0 0-1133 {}}} SUCCS {{259 0 0-1135 {}}} CYCLES {}}
set a(0-1135) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-833 XREFS 100021 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1130 {}} {259 0 0-1134 {}}} SUCCS {{259 0 0-1136 {}}} CYCLES {}}
set a(0-1136) {NAME if#12:not#1 TYPE NOT PAR 0-833 XREFS 100022 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1130 {}} {259 0 0-1135 {}}} SUCCS {{258 0 0-1171 {}}} CYCLES {}}
set a(0-1137) {NAME slc#9 TYPE READSLICE PAR 0-833 XREFS 100023 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-1109 {}}} SUCCS {{259 0 0-1138 {}}} CYCLES {}}
set a(0-1138) {NAME asel#45 TYPE SELECT PAR 0-833 XREFS 100024 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1137 {}}} SUCCS {{146 0 0-1139 {}} {146 0 0-1140 {}} {146 0 0-1141 {}} {146 0 0-1142 {}} {146 0 0-1143 {}} {146 0 0-1144 {}}} CYCLES {}}
set a(0-1139) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-833 XREFS 100025 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1138 {}} {258 0 0-1109 {}}} SUCCS {{259 0 0-1140 {}}} CYCLES {}}
set a(0-1140) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-833 XREFS 100026 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1138 {}} {259 0 0-1139 {}}} SUCCS {{259 0 0-1141 {}}} CYCLES {}}
set a(0-1141) {NAME if#13:conc TYPE CONCATENATE PAR 0-833 XREFS 100027 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1138 {}} {259 0 0-1140 {}}} SUCCS {{259 0 0-1142 {}}} CYCLES {}}
set a(0-1142) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-833 XREFS 100028 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-1138 {}} {259 0 0-1141 {}}} SUCCS {{259 0 0-1143 {}}} CYCLES {}}
set a(0-1143) {NAME aif#45:slc TYPE READSLICE PAR 0-833 XREFS 100029 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1138 {}} {259 0 0-1142 {}}} SUCCS {{259 0 0-1144 {}}} CYCLES {}}
set a(0-1144) {NAME if#13:not TYPE NOT PAR 0-833 XREFS 100030 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1138 {}} {259 0 0-1143 {}}} SUCCS {{258 0 0-1147 {}}} CYCLES {}}
set a(0-1145) {NAME slc#7 TYPE READSLICE PAR 0-833 XREFS 100031 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-1109 {}}} SUCCS {{259 0 0-1146 {}}} CYCLES {}}
set a(0-1146) {NAME if#13:not#2 TYPE NOT PAR 0-833 XREFS 100032 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1145 {}}} SUCCS {{259 0 0-1147 {}}} CYCLES {}}
set a(0-1147) {NAME if#13:and TYPE AND PAR 0-833 XREFS 100033 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-1144 {}} {258 0 0-835 {}} {259 0 0-1146 {}}} SUCCS {{259 0 0-1148 {}} {258 0 0-1166 {}}} CYCLES {}}
set a(0-1148) {NAME asel#47 TYPE SELECT PAR 0-833 XREFS 100034 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1147 {}}} SUCCS {{146 0 0-1149 {}} {146 0 0-1150 {}} {146 0 0-1151 {}} {146 0 0-1152 {}} {146 0 0-1153 {}} {146 0 0-1154 {}} {130 0 0-1155 {}} {146 0 0-1156 {}} {130 0 0-1157 {}}} CYCLES {}}
set a(0-1149) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-833 XREFS 100035 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1148 {}}} SUCCS {{259 0 0-1150 {}}} CYCLES {}}
set a(0-1150) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-833 XREFS 100036 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1148 {}} {259 0 0-1149 {}}} SUCCS {{259 0 0-1151 {}}} CYCLES {}}
set a(0-1151) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-833 XREFS 100037 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1148 {}} {259 0 0-1150 {}}} SUCCS {{258 0 0-1154 {}}} CYCLES {}}
set a(0-1152) {NAME deltay_square_blue:not TYPE NOT PAR 0-833 XREFS 100038 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1148 {}} {258 0 0-1095 {}}} SUCCS {{259 0 0-1153 {}}} CYCLES {}}
set a(0-1153) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-833 XREFS 100039 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1148 {}} {259 0 0-1152 {}}} SUCCS {{259 0 0-1154 {}}} CYCLES {}}
set a(0-1154) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-833 XREFS 100040 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-1148 {}} {258 0 0-1151 {}} {259 0 0-1153 {}}} SUCCS {{259 0 0-1155 {}}} CYCLES {}}
set a(0-1155) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-833 XREFS 100041 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1148 {}} {259 0 0-1154 {}}} SUCCS {{259 0 0-1156 {}} {258 0 0-1158 {}} {258 0 0-1164 {}}} CYCLES {}}
set a(0-1156) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-833 XREFS 100042 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1148 {}} {259 0 0-1155 {}}} SUCCS {{259 0 0-1157 {}}} CYCLES {}}
set a(0-1157) {NAME aif#47:asel TYPE SELECT PAR 0-833 XREFS 100043 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1148 {}} {259 0 0-1156 {}}} SUCCS {{146 0 0-1158 {}} {146 0 0-1159 {}} {146 0 0-1160 {}} {146 0 0-1161 {}} {146 0 0-1162 {}} {146 0 0-1163 {}}} CYCLES {}}
set a(0-1158) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-833 XREFS 100044 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1157 {}} {258 0 0-1155 {}}} SUCCS {{259 0 0-1159 {}}} CYCLES {}}
set a(0-1159) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-833 XREFS 100045 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1157 {}} {259 0 0-1158 {}}} SUCCS {{259 0 0-1160 {}}} CYCLES {}}
set a(0-1160) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-833 XREFS 100046 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1157 {}} {259 0 0-1159 {}}} SUCCS {{259 0 0-1161 {}}} CYCLES {}}
set a(0-1161) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-833 XREFS 100047 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-1157 {}} {259 0 0-1160 {}}} SUCCS {{259 0 0-1162 {}}} CYCLES {}}
set a(0-1162) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-833 XREFS 100048 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1157 {}} {259 0 0-1161 {}}} SUCCS {{259 0 0-1163 {}}} CYCLES {}}
set a(0-1163) {NAME if#13:not#1 TYPE NOT PAR 0-833 XREFS 100049 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1157 {}} {259 0 0-1162 {}}} SUCCS {{258 0 0-1166 {}}} CYCLES {}}
set a(0-1164) {NAME aif#47:slc TYPE READSLICE PAR 0-833 XREFS 100050 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-1155 {}}} SUCCS {{259 0 0-1165 {}}} CYCLES {}}
set a(0-1165) {NAME if#13:not#3 TYPE NOT PAR 0-833 XREFS 100051 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1164 {}}} SUCCS {{259 0 0-1166 {}}} CYCLES {}}
set a(0-1166) {NAME if#13:and#2 TYPE AND PAR 0-833 XREFS 100052 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1147 {}} {258 0 0-1163 {}} {258 0 0-834 {}} {259 0 0-1165 {}}} SUCCS {{258 0 0-1170 {}} {258 0 0-1173 {}}} CYCLES {}}
set a(0-1167) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-833 XREFS 100053 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1167 {}} {80 0 0-1175 {}}} SUCCS {{260 0 0-1167 {}} {80 0 0-1175 {}}} CYCLES {}}
set a(0-1168) {NAME aif#41:slc TYPE READSLICE PAR 0-833 XREFS 100054 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-1128 {}}} SUCCS {{259 0 0-1169 {}}} CYCLES {}}
set a(0-1169) {NAME if#12:not#3 TYPE NOT PAR 0-833 XREFS 100055 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1168 {}}} SUCCS {{258 0 0-1171 {}}} CYCLES {}}
set a(0-1170) {NAME not#18 TYPE NOT PAR 0-833 XREFS 100056 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1166 {}}} SUCCS {{259 0 0-1171 {}}} CYCLES {}}
set a(0-1171) {NAME and#10 TYPE AND PAR 0-833 XREFS 100057 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1120 {}} {258 0 0-1169 {}} {258 0 0-1136 {}} {258 0 0-836 {}} {259 0 0-1170 {}}} SUCCS {{259 0 0-1172 {}}} CYCLES {}}
set a(0-1172) {NAME exs#4 TYPE SIGNEXTEND PAR 0-833 XREFS 100058 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1171 {}}} SUCCS {{258 0 0-1174 {}}} CYCLES {}}
set a(0-1173) {NAME exs#2 TYPE SIGNEXTEND PAR 0-833 XREFS 100059 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1166 {}}} SUCCS {{259 0 0-1174 {}}} CYCLES {}}
set a(0-1174) {NAME conc#9 TYPE CONCATENATE PAR 0-833 XREFS 100060 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1172 {}} {259 0 0-1173 {}}} SUCCS {{259 0 0-1175 {}}} CYCLES {}}
set a(0-1175) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-833 XREFS 100061 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1175 {}} {80 0 0-1167 {}} {259 0 0-1174 {}}} SUCCS {{80 0 0-1167 {}} {260 0 0-1175 {}}} CYCLES {}}
set a(0-1176) {NAME vin:asn(acc#8(0).sva) TYPE ASSIGN PAR 0-833 XREFS 100062 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 3 0.2366116381694181} PREDS {{260 0 0-1176 {}} {256 0 0-899 {}} {258 0 0-991 {}}} SUCCS {{262 0 0-899 {}} {260 0 0-1176 {}}} CYCLES {}}
set a(0-1177) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-833 XREFS 100063 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 3 0.2366116381694181} PREDS {{260 0 0-1177 {}} {256 0 0-902 {}} {258 0 0-1025 {}}} SUCCS {{262 0 0-902 {}} {260 0 0-1177 {}}} CYCLES {}}
set a(0-1178) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-833 XREFS 100064 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-1178 {}} {256 0 0-951 {}} {258 0 0-1058 {}}} SUCCS {{262 0 0-951 {}} {260 0 0-1178 {}}} CYCLES {}}
set a(0-1179) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-833 XREFS 100065 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-1179 {}} {256 0 0-955 {}} {258 0 0-1060 {}}} SUCCS {{262 0 0-955 {}} {260 0 0-1179 {}}} CYCLES {}}
set a(0-1180) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-833 XREFS 100066 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-1180 {}} {256 0 0-959 {}} {258 0 0-1093 {}}} SUCCS {{262 0 0-959 {}} {260 0 0-1180 {}}} CYCLES {}}
set a(0-1181) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-833 XREFS 100067 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-1181 {}} {256 0 0-963 {}} {258 0 0-1095 {}}} SUCCS {{262 0 0-963 {}} {260 0 0-1181 {}}} CYCLES {}}
set a(0-833) {CHI {0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866 0-867 0-868 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-881 0-882 0-883 0-884 0-885 0-886 0-887 0-888 0-889 0-890 0-891 0-892 0-893 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910 0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-826 XREFS 100068 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-833 {}} {258 0 0-831 {}} {258 0 0-830 {}} {258 0 0-829 {}} {258 0 0-828 {}} {258 0 0-827 {}} {259 0 0-832 {}}} SUCCS {{772 0 0-827 {}} {772 0 0-828 {}} {772 0 0-829 {}} {772 0 0-830 {}} {772 0 0-831 {}} {772 0 0-832 {}} {774 0 0-833 {}}} CYCLES {}}
set a(0-826) {CHI {0-827 0-828 0-829 0-830 0-831 0-832 0-833} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 100069 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-826-TOTALCYCLES) {4}
set a(0-826-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-860 0-889 0-969} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-862 0-877 0-885 0-1028 0-1063} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-875 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-893 0-990 0-1024} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-901 0-904} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-954 0-958 0-962 0-966} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-975 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-985 0-996 0-1003 0-1115 0-1134 0-1142 0-1161} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-991 0-1025} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-1011 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11) 0-1018 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1058 0-1060 0-1093 0-1095} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-1101 0-1108 0-1127 0-1154} mgc_ioport.mgc_out_stdreg(4,4) 0-1167 mgc_ioport.mgc_out_stdreg(2,30) 0-1175}
set a(0-826-PROC_NAME) {core}
set a(0-826-HIER_NAME) {/markers/core}
set a(TOP) {0-826}

