--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 255532 paths analyzed, 2089 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.392ns.
--------------------------------------------------------------------------------
Slack:                  6.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.344ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       ctl2/M_state_q_FSM_FFd5
    SLICE_X4Y36.A5       net (fanout=21)       0.830   M_state_q_FSM_FFd5
    SLICE_X4Y36.A        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/_n0085<11>1_1
    SLICE_X8Y40.A4       net (fanout=16)       2.336   _n0085<11>1
    SLICE_X8Y40.A        Tilo                  0.254   alu2/Sh11
                                                       L_reg/mux1813
    DSP48_X0Y9.B11       net (fanout=10)       0.827   M_reg_a2[11]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.344ns (5.530ns logic, 7.814ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  6.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_3 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.325 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_3 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       ctl2/M_state_q_FSM_FFd3_3
    SLICE_X11Y41.A1      net (fanout=7)        1.576   M_state_q_FSM_FFd3_2
    SLICE_X11Y41.A       Tilo                  0.259   L_reg/mux201
                                                       L_reg/mux2011
    SLICE_X4Y36.B2       net (fanout=1)        1.475   L_reg/mux201
    SLICE_X4Y36.B        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       L_reg/mux2013
    DSP48_X0Y9.B13       net (fanout=9)        0.982   M_reg_a2[13]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.294ns (5.440ns logic, 7.854ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  6.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_13 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.211ns (Levels of Logic = 5)
  Clock Path Skew:      -0.079ns (0.630 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_13 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y53.DQ       Tcko                  0.430   L_reg/M_r10_q[13]
                                                       L_reg/M_r10_q_13
    SLICE_X11Y41.A3      net (fanout=4)        1.493   L_reg/M_r10_q[13]
    SLICE_X11Y41.A       Tilo                  0.259   L_reg/mux201
                                                       L_reg/mux2011
    SLICE_X4Y36.B2       net (fanout=1)        1.475   L_reg/mux201
    SLICE_X4Y36.B        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       L_reg/mux2013
    DSP48_X0Y9.B13       net (fanout=9)        0.982   M_reg_a2[13]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.211ns (5.440ns logic, 7.771ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  6.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd4_1 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.255ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd4_1 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   M_ctl2_asel[0]
                                                       ctl2/M_state_q_FSM_FFd4_1
    SLICE_X4Y36.A4       net (fanout=2)        0.836   ctl2/M_state_q_FSM_FFd4_1
    SLICE_X4Y36.A        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/_n0085<11>1_1
    SLICE_X8Y40.A4       net (fanout=16)       2.336   _n0085<11>1
    SLICE_X8Y40.A        Tilo                  0.254   alu2/Sh11
                                                       L_reg/mux1813
    DSP48_X0Y9.B11       net (fanout=10)       0.827   M_reg_a2[11]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.255ns (5.435ns logic, 7.820ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  6.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.245ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       ctl2/M_state_q_FSM_FFd5
    SLICE_X4Y36.A5       net (fanout=21)       0.830   M_state_q_FSM_FFd5
    SLICE_X4Y36.A        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/_n0085<11>1_1
    SLICE_X8Y41.A5       net (fanout=16)       2.090   _n0085<11>1
    SLICE_X8Y41.A        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1913
    DSP48_X0Y9.B12       net (fanout=9)        0.974   M_reg_a2[12]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.245ns (5.530ns logic, 7.715ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  6.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r9_q_12 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.325 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r9_q_12 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.DQ       Tcko                  0.430   L_reg/M_r9_q[12]
                                                       L_reg/M_r9_q_12
    SLICE_X8Y41.D1       net (fanout=2)        1.715   L_reg/M_r9_q[12]
    SLICE_X8Y41.D        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1912
    SLICE_X8Y41.A2       net (fanout=1)        1.231   L_reg/mux1911
    SLICE_X8Y41.A        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1913
    DSP48_X0Y9.B12       net (fanout=9)        0.974   M_reg_a2[12]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.176ns (5.435ns logic, 7.741ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  6.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd4_1 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.156ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd4_1 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   M_ctl2_asel[0]
                                                       ctl2/M_state_q_FSM_FFd4_1
    SLICE_X4Y36.A4       net (fanout=2)        0.836   ctl2/M_state_q_FSM_FFd4_1
    SLICE_X4Y36.A        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/_n0085<11>1_1
    SLICE_X8Y41.A5       net (fanout=16)       2.090   _n0085<11>1
    SLICE_X8Y41.A        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1913
    DSP48_X0Y9.B12       net (fanout=9)        0.974   M_reg_a2[12]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.156ns (5.435ns logic, 7.721ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  6.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_14 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.040ns (Levels of Logic = 5)
  Clock Path Skew:      -0.076ns (0.630 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_14 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.BQ       Tcko                  0.525   L_reg/M_r10_q[15]
                                                       L_reg/M_r10_q_14
    SLICE_X7Y40.A1       net (fanout=4)        1.761   L_reg/M_r10_q[14]
    SLICE_X7Y40.A        Tilo                  0.259   M_alu2_b[6]
                                                       L_reg/mux21111
    SLICE_X4Y36.C4       net (fanout=1)        1.261   L_reg/mux2111
    SLICE_X4Y36.C        Tilo                  0.255   ctl2/M_state_q_FSM_FFd2_0
                                                       L_reg/mux21113
    DSP48_X0Y9.B14       net (fanout=9)        0.661   M_reg_a2[14]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.040ns (5.536ns logic, 7.504ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  6.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_4 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.037ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_4 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.CQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q_FSM_FFd2_4
    SLICE_X11Y41.A4      net (fanout=6)        1.319   M_state_q_FSM_FFd2_3
    SLICE_X11Y41.A       Tilo                  0.259   L_reg/mux201
                                                       L_reg/mux2011
    SLICE_X4Y36.B2       net (fanout=1)        1.475   L_reg/mux201
    SLICE_X4Y36.B        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       L_reg/mux2013
    DSP48_X0Y9.B13       net (fanout=9)        0.982   M_reg_a2[13]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.037ns (5.440ns logic, 7.597ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  6.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_15 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.926ns (Levels of Logic = 5)
  Clock Path Skew:      -0.076ns (0.630 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_15 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.DQ       Tcko                  0.525   L_reg/M_r10_q[15]
                                                       L_reg/M_r10_q_15
    SLICE_X7Y35.B6       net (fanout=4)        1.619   L_reg/M_r10_q[15]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       L_reg/mux2211
    SLICE_X11Y35.A2      net (fanout=1)        1.062   L_reg/mux221
    SLICE_X11Y35.A       Tilo                  0.259   M_ctl2_asel[0]
                                                       L_reg/mux2213
    DSP48_X0Y9.B15       net (fanout=14)       0.884   M_reg_a2[15]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.926ns (5.540ns logic, 7.386ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  6.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_6 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.942ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_6 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.BQ       Tcko                  0.476   L_reg/M_r10_q[7]
                                                       L_reg/M_r10_q_6
    SLICE_X2Y33.A1       net (fanout=4)        1.938   L_reg/M_r10_q[6]
    SLICE_X2Y33.A        Tilo                  0.235   L_reg/mux2811
                                                       L_reg/mux2811
    SLICE_X2Y33.B5       net (fanout=1)        0.438   L_reg/mux281
    SLICE_X2Y33.B        Tilo                  0.235   L_reg/mux2811
                                                       L_reg/mux2813
    DSP48_X0Y9.B6        net (fanout=11)       1.302   M_reg_a2[6]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.942ns (5.443ns logic, 7.499ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  7.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r9_q_13 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.883ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r9_q_13 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   L_reg/M_r9_q[14]
                                                       L_reg/M_r9_q_13
    SLICE_X7Y37.B4       net (fanout=2)        1.226   L_reg/M_r9_q[13]
    SLICE_X7Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_0_0
                                                       L_reg/mux2012
    SLICE_X4Y36.B3       net (fanout=1)        1.414   L_reg/mux2011
    SLICE_X4Y36.B        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       L_reg/mux2013
    DSP48_X0Y9.B13       net (fanout=9)        0.982   M_reg_a2[13]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.883ns (5.440ns logic, 7.443ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  7.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_2 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.817ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_2 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q_FSM_FFd2_2
    SLICE_X8Y41.D3       net (fanout=14)       1.356   M_state_q_FSM_FFd2_1
    SLICE_X8Y41.D        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1912
    SLICE_X8Y41.A2       net (fanout=1)        1.231   L_reg/mux1911
    SLICE_X8Y41.A        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1913
    DSP48_X0Y9.B12       net (fanout=9)        0.974   M_reg_a2[12]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.817ns (5.435ns logic, 7.382ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  7.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_1 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.666ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.325 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_1 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.AQ       Tcko                  0.525   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/M_state_q_FSM_FFd2_1
    SLICE_X4Y36.A6       net (fanout=2)        0.152   ctl2/M_state_q_FSM_FFd2_0
    SLICE_X4Y36.A        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/_n0085<11>1_1
    SLICE_X8Y40.A4       net (fanout=16)       2.336   _n0085<11>1
    SLICE_X8Y40.A        Tilo                  0.254   alu2/Sh11
                                                       L_reg/mux1813
    DSP48_X0Y9.B11       net (fanout=10)       0.827   M_reg_a2[11]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.666ns (5.530ns logic, 7.136ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  7.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5 (FF)
  Destination:          L_reg/M_r2_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.671ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.334 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5 to L_reg/M_r2_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       ctl2/M_state_q_FSM_FFd5
    SLICE_X4Y36.A5       net (fanout=21)       0.830   M_state_q_FSM_FFd5
    SLICE_X4Y36.A        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/_n0085<11>1_1
    SLICE_X8Y40.A4       net (fanout=16)       2.336   _n0085<11>1
    SLICE_X8Y40.A        Tilo                  0.254   alu2/Sh11
                                                       L_reg/mux1813
    DSP48_X0Y9.B11       net (fanout=10)       0.827   M_reg_a2[11]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y46.D3       net (fanout=4)        1.519   M_mul_s[7]
    SLICE_X6Y46.D        Tilo                  0.235   L_reg/M_r10_q[7]
                                                       alu2/Mmux_s157
    SLICE_X5Y33.AX       net (fanout=3)        1.883   M_alu2_s[7]
    SLICE_X5Y33.CLK      Tdick                 0.114   L_reg/M_r2_q[8]
                                                       L_reg/M_r2_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.671ns (5.276ns logic, 7.395ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  7.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_3 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.629ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_3 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q_FSM_FFd2_3
    SLICE_X7Y34.C1       net (fanout=13)       0.737   M_state_q_FSM_FFd2_2
    SLICE_X7Y34.C        Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q__n0085<15>1
    SLICE_X2Y33.B2       net (fanout=16)       1.348   M_ctl2_asel[2]
    SLICE_X2Y33.B        Tilo                  0.235   L_reg/mux2811
                                                       L_reg/mux2813
    DSP48_X0Y9.B6        net (fanout=11)       1.302   M_reg_a2[6]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.629ns (5.421ns logic, 7.208ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  7.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_1 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.624ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.325 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_1 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_0_0
                                                       ctl2/M_state_q_FSM_FFd3_1
    SLICE_X10Y31.A3      net (fanout=14)       1.248   M_state_q_FSM_FFd3_0_0
    SLICE_X10Y31.A       Tilo                  0.235   M_reg_a2[2]
                                                       L_reg/mux2412
    SLICE_X10Y31.B1      net (fanout=1)        1.046   L_reg/mux2411
    SLICE_X10Y31.B       Tilo                  0.235   M_reg_a2[2]
                                                       L_reg/mux2413
    DSP48_X0Y9.B2        net (fanout=10)       1.112   M_reg_a2[2]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.624ns (5.397ns logic, 7.227ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  7.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_3 (FF)
  Destination:          L_reg/M_r2_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.334 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_3 to L_reg/M_r2_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       ctl2/M_state_q_FSM_FFd3_3
    SLICE_X11Y41.A1      net (fanout=7)        1.576   M_state_q_FSM_FFd3_2
    SLICE_X11Y41.A       Tilo                  0.259   L_reg/mux201
                                                       L_reg/mux2011
    SLICE_X4Y36.B2       net (fanout=1)        1.475   L_reg/mux201
    SLICE_X4Y36.B        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       L_reg/mux2013
    DSP48_X0Y9.B13       net (fanout=9)        0.982   M_reg_a2[13]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y46.D3       net (fanout=4)        1.519   M_mul_s[7]
    SLICE_X6Y46.D        Tilo                  0.235   L_reg/M_r10_q[7]
                                                       alu2/Mmux_s157
    SLICE_X5Y33.AX       net (fanout=3)        1.883   M_alu2_s[7]
    SLICE_X5Y33.CLK      Tdick                 0.114   L_reg/M_r2_q[8]
                                                       L_reg/M_r2_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.621ns (5.186ns logic, 7.435ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  7.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_1 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.611ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.325 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_1 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_0_0
                                                       ctl2/M_state_q_FSM_FFd3_1
    SLICE_X8Y41.D4       net (fanout=14)       1.150   M_state_q_FSM_FFd3_0_0
    SLICE_X8Y41.D        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1912
    SLICE_X8Y41.A2       net (fanout=1)        1.231   L_reg/mux1911
    SLICE_X8Y41.A        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1913
    DSP48_X0Y9.B12       net (fanout=9)        0.974   M_reg_a2[12]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.611ns (5.435ns logic, 7.176ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  7.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_5 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.595ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_5 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   L_reg/M_r10_q[5]
                                                       L_reg/M_r10_q_5
    SLICE_X2Y32.C6       net (fanout=4)        1.467   L_reg/M_r10_q[5]
    SLICE_X2Y32.C        Tilo                  0.235   L_reg/mux2711
                                                       L_reg/mux2711
    SLICE_X2Y32.A2       net (fanout=1)        0.701   L_reg/mux271
    SLICE_X2Y32.A        Tilo                  0.235   L_reg/mux2711
                                                       L_reg/mux2713
    DSP48_X0Y9.B5        net (fanout=10)       1.163   M_reg_a2[5]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.595ns (5.443ns logic, 7.152ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  7.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_13 (FF)
  Destination:          L_reg/M_r2_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.538ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.639 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_13 to L_reg/M_r2_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y53.DQ       Tcko                  0.430   L_reg/M_r10_q[13]
                                                       L_reg/M_r10_q_13
    SLICE_X11Y41.A3      net (fanout=4)        1.493   L_reg/M_r10_q[13]
    SLICE_X11Y41.A       Tilo                  0.259   L_reg/mux201
                                                       L_reg/mux2011
    SLICE_X4Y36.B2       net (fanout=1)        1.475   L_reg/mux201
    SLICE_X4Y36.B        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       L_reg/mux2013
    DSP48_X0Y9.B13       net (fanout=9)        0.982   M_reg_a2[13]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y46.D3       net (fanout=4)        1.519   M_mul_s[7]
    SLICE_X6Y46.D        Tilo                  0.235   L_reg/M_r10_q[7]
                                                       alu2/Mmux_s157
    SLICE_X5Y33.AX       net (fanout=3)        1.883   M_alu2_s[7]
    SLICE_X5Y33.CLK      Tdick                 0.114   L_reg/M_r2_q[8]
                                                       L_reg/M_r2_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.538ns (5.186ns logic, 7.352ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  7.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_1 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.567ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.325 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_1 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.AQ       Tcko                  0.525   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/M_state_q_FSM_FFd2_1
    SLICE_X4Y36.A6       net (fanout=2)        0.152   ctl2/M_state_q_FSM_FFd2_0
    SLICE_X4Y36.A        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/_n0085<11>1_1
    SLICE_X8Y41.A5       net (fanout=16)       2.090   _n0085<11>1
    SLICE_X8Y41.A        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1913
    DSP48_X0Y9.B12       net (fanout=9)        0.974   M_reg_a2[12]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.567ns (5.530ns logic, 7.037ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  7.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd4_1 (FF)
  Destination:          L_reg/M_r2_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.582ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.334 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd4_1 to L_reg/M_r2_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   M_ctl2_asel[0]
                                                       ctl2/M_state_q_FSM_FFd4_1
    SLICE_X4Y36.A4       net (fanout=2)        0.836   ctl2/M_state_q_FSM_FFd4_1
    SLICE_X4Y36.A        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/_n0085<11>1_1
    SLICE_X8Y40.A4       net (fanout=16)       2.336   _n0085<11>1
    SLICE_X8Y40.A        Tilo                  0.254   alu2/Sh11
                                                       L_reg/mux1813
    DSP48_X0Y9.B11       net (fanout=10)       0.827   M_reg_a2[11]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y46.D3       net (fanout=4)        1.519   M_mul_s[7]
    SLICE_X6Y46.D        Tilo                  0.235   L_reg/M_r10_q[7]
                                                       alu2/Mmux_s157
    SLICE_X5Y33.AX       net (fanout=3)        1.883   M_alu2_s[7]
    SLICE_X5Y33.CLK      Tdick                 0.114   L_reg/M_r2_q[8]
                                                       L_reg/M_r2_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.582ns (5.181ns logic, 7.401ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  7.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5 (FF)
  Destination:          L_reg/M_r2_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.572ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.334 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5 to L_reg/M_r2_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       ctl2/M_state_q_FSM_FFd5
    SLICE_X4Y36.A5       net (fanout=21)       0.830   M_state_q_FSM_FFd5
    SLICE_X4Y36.A        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/_n0085<11>1_1
    SLICE_X8Y41.A5       net (fanout=16)       2.090   _n0085<11>1
    SLICE_X8Y41.A        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1913
    DSP48_X0Y9.B12       net (fanout=9)        0.974   M_reg_a2[12]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y46.D3       net (fanout=4)        1.519   M_mul_s[7]
    SLICE_X6Y46.D        Tilo                  0.235   L_reg/M_r10_q[7]
                                                       alu2/Mmux_s157
    SLICE_X5Y33.AX       net (fanout=3)        1.883   M_alu2_s[7]
    SLICE_X5Y33.CLK      Tdick                 0.114   L_reg/M_r2_q[8]
                                                       L_reg/M_r2_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.572ns (5.276ns logic, 7.296ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  7.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_3 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.544ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_3 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q_FSM_FFd2_3
    SLICE_X7Y34.C1       net (fanout=13)       0.737   M_state_q_FSM_FFd2_2
    SLICE_X7Y34.C        Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q__n0085<15>1
    SLICE_X10Y31.B3      net (fanout=16)       1.453   M_ctl2_asel[2]
    SLICE_X10Y31.B       Tilo                  0.235   M_reg_a2[2]
                                                       L_reg/mux2413
    DSP48_X0Y9.B2        net (fanout=10)       1.112   M_reg_a2[2]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.544ns (5.421ns logic, 7.123ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  7.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r2_q_13 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.549ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r2_q_13 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.476   L_reg/M_r2_q[14]
                                                       L_reg/M_r2_q_13
    SLICE_X7Y37.B5       net (fanout=1)        0.846   L_reg/M_r2_q[13]
    SLICE_X7Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_0_0
                                                       L_reg/mux2012
    SLICE_X4Y36.B3       net (fanout=1)        1.414   L_reg/mux2011
    SLICE_X4Y36.B        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       L_reg/mux2013
    DSP48_X0Y9.B13       net (fanout=9)        0.982   M_reg_a2[13]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.549ns (5.486ns logic, 7.063ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  7.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.542ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       ctl2/M_state_q_FSM_FFd5
    SLICE_X4Y36.A5       net (fanout=21)       0.830   M_state_q_FSM_FFd5
    SLICE_X4Y36.A        Tilo                  0.254   ctl2/M_state_q_FSM_FFd2_0
                                                       ctl2/_n0085<11>1_1
    SLICE_X10Y31.B5      net (fanout=16)       1.268   _n0085<11>1
    SLICE_X10Y31.B       Tilo                  0.235   M_reg_a2[2]
                                                       L_reg/mux2413
    DSP48_X0Y9.B2        net (fanout=10)       1.112   M_reg_a2[2]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.542ns (5.511ns logic, 7.031ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  7.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r7_q_5 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.499ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r7_q_5 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y34.BQ       Tcko                  0.525   L_reg/M_r7_q[7]
                                                       L_reg/M_r7_q_5
    SLICE_X2Y32.C1       net (fanout=2)        1.322   L_reg/M_r7_q[5]
    SLICE_X2Y32.C        Tilo                  0.235   L_reg/mux2711
                                                       L_reg/mux2711
    SLICE_X2Y32.A2       net (fanout=1)        0.701   L_reg/mux271
    SLICE_X2Y32.A        Tilo                  0.235   L_reg/mux2711
                                                       L_reg/mux2713
    DSP48_X0Y9.B5        net (fanout=10)       1.163   M_reg_a2[5]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.499ns (5.492ns logic, 7.007ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  7.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_2 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.494ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.325 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_2 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       ctl2/M_state_q_FSM_FFd3_2
    SLICE_X7Y34.C3       net (fanout=13)       0.602   M_state_q_FSM_FFd3_1
    SLICE_X7Y34.C        Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q__n0085<15>1
    SLICE_X2Y33.B2       net (fanout=16)       1.348   M_ctl2_asel[2]
    SLICE_X2Y33.B        Tilo                  0.235   L_reg/mux2811
                                                       L_reg/mux2813
    DSP48_X0Y9.B6        net (fanout=11)       1.302   M_reg_a2[6]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y32.A2       net (fanout=4)        1.664   M_mul_s[0]
    SLICE_X8Y32.A        Tilo                  0.254   L_reg/M_r2_q[3]
                                                       alu2/Mmux_s211
    SLICE_X10Y47.B5      net (fanout=2)        2.157   M_alu2_s[0]
    SLICE_X10Y47.CLK     Tas                   0.349   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.494ns (5.421ns logic, 7.073ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  7.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r9_q_12 (FF)
  Destination:          L_reg/M_r2_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.503ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.334 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r9_q_12 to L_reg/M_r2_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.DQ       Tcko                  0.430   L_reg/M_r9_q[12]
                                                       L_reg/M_r9_q_12
    SLICE_X8Y41.D1       net (fanout=2)        1.715   L_reg/M_r9_q[12]
    SLICE_X8Y41.D        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1912
    SLICE_X8Y41.A2       net (fanout=1)        1.231   L_reg/mux1911
    SLICE_X8Y41.A        Tilo                  0.254   L_reg/mux1911
                                                       L_reg/mux1913
    DSP48_X0Y9.B12       net (fanout=9)        0.974   M_reg_a2[12]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y46.D3       net (fanout=4)        1.519   M_mul_s[7]
    SLICE_X6Y46.D        Tilo                  0.235   L_reg/M_r10_q[7]
                                                       alu2/Mmux_s157
    SLICE_X5Y33.AX       net (fanout=3)        1.883   M_alu2_s[7]
    SLICE_X5Y33.CLK      Tdick                 0.114   L_reg/M_r2_q[8]
                                                       L_reg/M_r2_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.503ns (5.181ns logic, 7.322ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condAdd1/M_sync_out/CLK
  Logical resource: condSub1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condAdd1/M_sync_out/CLK
  Logical resource: condAdd1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[3]/CLK
  Logical resource: condAdd1/M_ctr_q_0/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[3]/CLK
  Logical resource: condAdd1/M_ctr_q_1/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[3]/CLK
  Logical resource: condAdd1/M_ctr_q_2/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[3]/CLK
  Logical resource: condAdd1/M_ctr_q_3/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[7]/CLK
  Logical resource: condAdd1/M_ctr_q_4/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[7]/CLK
  Logical resource: condAdd1/M_ctr_q_5/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[7]/CLK
  Logical resource: condAdd1/M_ctr_q_6/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[7]/CLK
  Logical resource: condAdd1/M_ctr_q_7/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[11]/CLK
  Logical resource: condAdd1/M_ctr_q_8/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[11]/CLK
  Logical resource: condAdd1/M_ctr_q_9/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[11]/CLK
  Logical resource: condAdd1/M_ctr_q_10/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[11]/CLK
  Logical resource: condAdd1/M_ctr_q_11/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[15]/CLK
  Logical resource: condAdd1/M_ctr_q_12/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[15]/CLK
  Logical resource: condAdd1/M_ctr_q_13/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[15]/CLK
  Logical resource: condAdd1/M_ctr_q_14/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[15]/CLK
  Logical resource: condAdd1/M_ctr_q_15/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[19]/CLK
  Logical resource: condAdd1/M_ctr_q_16/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[19]/CLK
  Logical resource: condAdd1/M_ctr_q_17/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[19]/CLK
  Logical resource: condAdd1/M_ctr_q_18/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[19]/CLK
  Logical resource: condAdd1/M_ctr_q_19/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X0Y2.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_r8_q[7]/CLK
  Logical resource: L_reg/M_r8_q_4/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_r8_q[7]/CLK
  Logical resource: L_reg/M_r8_q_5/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.392|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 255532 paths, 0 nets, and 4930 connections

Design statistics:
   Minimum period:  13.392ns{1}   (Maximum frequency:  74.671MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec  1 21:46:24 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



