#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000019582046100 .scope module, "object_cell_tb" "object_cell_tb" 2 130;
 .timescale 0 0;
v00000195820a80d0_0 .var "addr", 63 0;
v00000195820a8a30_0 .var "clk", 0 0;
v00000195820a87b0_0 .var "data", 63 0;
v00000195820a8990_0 .net "o_address", 63 0, L_00000195821192f0;  1 drivers
RS_000001958204dc98 .resolv tri, L_00000195820a71d0, L_00000195820a79f0, L_00000195820a8530, L_00000195820a7c70, L_00000195820a7d10, L_00000195820ab730, L_00000195821189c0;
v00000195820a7770_0 .net8 "o_data", 63 0, RS_000001958204dc98;  7 drivers, strength-aware
v00000195820a8e90_0 .net "o_op", 2 0, L_0000019582118e90;  1 drivers
v00000195820a8c10_0 .var "op", 2 0;
S_0000019582046290 .scope module, "s" "handle_handler" 2 160, 2 94 0, S_0000019582046100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clock";
    .port_info 1 /INPUT 3 "i_op";
    .port_info 2 /INPUT 64 "i_address";
    .port_info 3 /INPUT 64 "i_data";
    .port_info 4 /OUTPUT 3 "o_op";
    .port_info 5 /OUTPUT 64 "o_address";
    .port_info 6 /OUTPUT 64 "o_data";
L_0000019582118c60 .functor AND 1, L_00000195820aa330, L_00000195820ab910, C4<1>, C4<1>;
L_0000019582118b80 .functor AND 1, L_0000019582118c60, L_00000195820abaf0, C4<1>, C4<1>;
L_00000195821189c0 .functor BUFZ 64 [6 3], L_00000195820abeb0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000019582118a30 .functor AND 1, L_00000195820aa470, L_00000195820ab910, C4<1>, C4<1>;
L_0000019582118aa0 .functor AND 1, L_0000019582118a30, L_00000195820aaab0, C4<1>, C4<1>;
L_0000019582119130 .functor AND 1, L_00000195820abf50, L_00000195820ab910, C4<1>, C4<1>;
L_0000019582119280 .functor AND 1, L_0000019582119130, L_00000195820ab9b0, C4<1>, C4<1>;
L_0000019582118e90 .functor AND 3, v00000195820a8c10_0, L_00000195820aa6f0, C4<111>, C4<111>;
L_00000195821192f0 .functor AND 64, L_00000195820aa8d0, L_00000195820aae70, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
v00000195820a6980_0 .net *"_ivl_1", 3 0, L_00000195820abe10;  1 drivers
v00000195820a6a20_0 .net *"_ivl_10", 0 0, L_00000195820aa330;  1 drivers
v00000195820a5760_0 .net *"_ivl_12", 0 0, L_0000019582118c60;  1 drivers
v00000195820a5b20_0 .net *"_ivl_15", 2 0, L_00000195820aa3d0;  1 drivers
v00000195820a5120_0 .net *"_ivl_17", 0 0, L_00000195820abaf0;  1 drivers
v00000195820a5800_0 .net *"_ivl_20", 2 0, L_00000195820abb90;  1 drivers
v00000195820a5da0_0 .net *"_ivl_22", 63 0, L_00000195820abeb0;  1 drivers
L_00000195820d0478 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195820a56c0_0 .net *"_ivl_25", 60 0, L_00000195820d0478;  1 drivers
v00000195820a62a0_0 .net *"_ivl_28", 31 0, L_00000195820ab230;  1 drivers
L_00000195820d04c0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195820a5f80_0 .net *"_ivl_31", 28 0, L_00000195820d04c0;  1 drivers
L_00000195820d0508 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000195820a5440_0 .net/2u *"_ivl_32", 31 0, L_00000195820d0508;  1 drivers
v00000195820a65c0_0 .net *"_ivl_34", 0 0, L_00000195820aa470;  1 drivers
v00000195820a5ee0_0 .net *"_ivl_36", 0 0, L_0000019582118a30;  1 drivers
v00000195820a6d40_0 .net *"_ivl_39", 0 0, L_00000195820aaab0;  1 drivers
v00000195820a5940_0 .net *"_ivl_4", 31 0, L_00000195820ab370;  1 drivers
v00000195820a6b60_0 .net *"_ivl_42", 31 0, L_00000195820aa0b0;  1 drivers
L_00000195820d0550 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195820a53a0_0 .net *"_ivl_45", 28 0, L_00000195820d0550;  1 drivers
L_00000195820d0598 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000195820a6660_0 .net/2u *"_ivl_46", 31 0, L_00000195820d0598;  1 drivers
v00000195820a51c0_0 .net *"_ivl_48", 0 0, L_00000195820abf50;  1 drivers
v00000195820a6c00_0 .net *"_ivl_50", 0 0, L_0000019582119130;  1 drivers
v00000195820a5260_0 .net *"_ivl_53", 0 0, L_00000195820aa150;  1 drivers
v00000195820a6ac0_0 .net *"_ivl_55", 0 0, L_00000195820ab9b0;  1 drivers
v00000195820a5bc0_0 .net *"_ivl_59", 0 0, L_00000195820ab870;  1 drivers
v00000195820a6e80_0 .net *"_ivl_60", 1 0, L_00000195820ab410;  1 drivers
v00000195820a6020_0 .net *"_ivl_62", 2 0, L_00000195820aa6f0;  1 drivers
L_00000195820d05e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000195820a6f20_0 .net *"_ivl_65", 0 0, L_00000195820d05e0;  1 drivers
v00000195820a59e0_0 .net *"_ivl_69", 60 0, L_00000195820aaf10;  1 drivers
L_00000195820d03e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195820a60c0_0 .net *"_ivl_7", 28 0, L_00000195820d03e8;  1 drivers
v00000195820a5300_0 .net *"_ivl_70", 63 0, L_00000195820aa830;  1 drivers
L_00000195820d0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000195820a6700_0 .net *"_ivl_73", 2 0, L_00000195820d0628;  1 drivers
v00000195820a5580_0 .net *"_ivl_74", 63 0, L_00000195820ab190;  1 drivers
L_00000195820d0670 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000195820a6160_0 .net *"_ivl_77", 2 0, L_00000195820d0670;  1 drivers
v00000195820a5a80_0 .net *"_ivl_78", 63 0, L_00000195820aa8d0;  1 drivers
L_00000195820d0430 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195820a63e0_0 .net/2u *"_ivl_8", 31 0, L_00000195820d0430;  1 drivers
v00000195820a6340_0 .net *"_ivl_81", 0 0, L_00000195820ab4b0;  1 drivers
v00000195820a6480_0 .net *"_ivl_82", 63 0, L_00000195820aae70;  1 drivers
v00000195820a5c60_0 .net "get_available_id", 0 0, L_0000019582118b80;  1 drivers
v00000195820a6520_0 .net "handle_cmd", 0 0, L_00000195820ab910;  1 drivers
v00000195820a7450_0 .net "i_address", 63 0, v00000195820a80d0_0;  1 drivers
v00000195820a8df0_0 .net "i_clock", 0 0, v00000195820a8a30_0;  1 drivers
v00000195820a7950_0 .net "i_data", 63 0, v00000195820a87b0_0;  1 drivers
v00000195820a7a90_0 .net "i_op", 2 0, v00000195820a8c10_0;  1 drivers
v00000195820a74f0_0 .net "o_address", 63 0, L_00000195821192f0;  alias, 1 drivers
v00000195820a88f0_0 .net8 "o_data", 63 0, RS_000001958204dc98;  alias, 7 drivers, strength-aware
v00000195820a7270_0 .net "o_op", 2 0, L_0000019582118e90;  alias, 1 drivers
RS_000001958204dcc8 .resolv tri, L_0000019582012480, L_0000019582118db0;
v00000195820a7310_0 .net8 "offset", 60 0, RS_000001958204dcc8;  2 drivers, strength-aware
v00000195820a8670_0 .net "write_invalid", 0 0, L_0000019582119280;  1 drivers
v00000195820a8850_0 .net "write_to_map", 0 0, L_0000019582118aa0;  1 drivers
L_00000195820abe10 .part v00000195820a80d0_0, 60, 4;
L_00000195820ab910 .reduce/and L_00000195820abe10;
L_00000195820ab370 .concat [ 3 29 0 0], v00000195820a8c10_0, L_00000195820d03e8;
L_00000195820aa330 .cmp/eq 32, L_00000195820ab370, L_00000195820d0430;
L_00000195820aa3d0 .part v00000195820a80d0_0, 0, 3;
L_00000195820abaf0 .reduce/and L_00000195820aa3d0;
L_00000195820abb90 .concat [ 1 1 1 0], L_0000019582118b80, L_0000019582118b80, L_0000019582118b80;
L_00000195820abeb0 .concat [ 3 61 0 0], L_00000195820abb90, L_00000195820d0478;
L_00000195820ab230 .concat [ 3 29 0 0], v00000195820a8c10_0, L_00000195820d04c0;
L_00000195820aa470 .cmp/eq 32, L_00000195820ab230, L_00000195820d0508;
L_00000195820aaab0 .reduce/or v00000195820a87b0_0;
L_00000195820aa0b0 .concat [ 3 29 0 0], v00000195820a8c10_0, L_00000195820d0550;
L_00000195820abf50 .cmp/eq 32, L_00000195820aa0b0, L_00000195820d0598;
L_00000195820aa150 .reduce/or v00000195820a87b0_0;
L_00000195820ab9b0 .reduce/nor L_00000195820aa150;
L_00000195820ab870 .reduce/nor L_00000195820ab910;
L_00000195820ab410 .concat [ 1 1 0 0], L_00000195820ab870, L_00000195820ab870;
L_00000195820aa6f0 .concat [ 2 1 0 0], L_00000195820ab410, L_00000195820d05e0;
L_00000195820aaf10 .part v00000195820a80d0_0, 0, 61;
L_00000195820aa830 .concat [ 61 3 0 0], L_00000195820aaf10, L_00000195820d0628;
L_00000195820ab190 .concat [ 61 3 0 0], RS_000001958204dcc8, L_00000195820d0670;
L_00000195820aa8d0 .arith/sum 64, L_00000195820aa830, L_00000195820ab190;
L_00000195820ab4b0 .reduce/nor L_00000195820ab910;
LS_00000195820aae70_0_0 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_4 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_8 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_12 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_16 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_20 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_24 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_28 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_32 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_36 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_40 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_44 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_48 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_52 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_56 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_0_60 .concat [ 1 1 1 1], L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0, L_00000195820ab4b0;
LS_00000195820aae70_1_0 .concat [ 4 4 4 4], LS_00000195820aae70_0_0, LS_00000195820aae70_0_4, LS_00000195820aae70_0_8, LS_00000195820aae70_0_12;
LS_00000195820aae70_1_4 .concat [ 4 4 4 4], LS_00000195820aae70_0_16, LS_00000195820aae70_0_20, LS_00000195820aae70_0_24, LS_00000195820aae70_0_28;
LS_00000195820aae70_1_8 .concat [ 4 4 4 4], LS_00000195820aae70_0_32, LS_00000195820aae70_0_36, LS_00000195820aae70_0_40, LS_00000195820aae70_0_44;
LS_00000195820aae70_1_12 .concat [ 4 4 4 4], LS_00000195820aae70_0_48, LS_00000195820aae70_0_52, LS_00000195820aae70_0_56, LS_00000195820aae70_0_60;
L_00000195820aae70 .concat [ 16 16 16 16], LS_00000195820aae70_1_0, LS_00000195820aae70_1_4, LS_00000195820aae70_1_8, LS_00000195820aae70_1_12;
S_00000195820229e0 .scope module, "c1" "object_cell" 2 109, 2 46 0, S_0000019582046290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clock";
    .port_info 1 /INPUT 64 "i_address";
    .port_info 2 /INPUT 64 "i_data";
    .port_info 3 /INOUT 64 "o_data";
    .port_info 4 /OUTPUT 61 "o_offset";
    .port_info 5 /INPUT 1 "write_to_map";
    .port_info 6 /INPUT 1 "get_available_id";
    .port_info 7 /INPUT 1 "write_invalid";
P_0000019582043010 .param/l "id" 0 2 47, C4<101>;
L_0000019582012480 .functor AND 61 [3 6], v00000195820a3570_0, L_00000195820a8cb0, C4<1111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111>;
L_0000019582118800 .functor AND 1, L_0000019582118b80, L_00000195820a7130, C4<1>, C4<1>;
L_00000195820d01f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000019582118870 .functor OR 1 [6 3], L_00000195820a8d50, L_00000195820d01f0, C4<0>, C4<0>;
v00000195820a4330_0 .net *"_ivl_15", 2 0, L_00000195820a83f0;  1 drivers
L_00000195820d01a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v00000195820a32f0_0 .net/2u *"_ivl_16", 2 0, L_00000195820d01a8;  1 drivers
v00000195820a3cf0_0 .net *"_ivl_18", 0 0, L_00000195820a7bd0;  1 drivers
v00000195820a3750_0 .net *"_ivl_20", 60 0, L_00000195820a8cb0;  1 drivers
v00000195820a3250_0 .net *"_ivl_28", 0 0, L_00000195820a7130;  1 drivers
v00000195820a3390_0 .net *"_ivl_29", 0 0, L_0000019582118800;  1 drivers
v00000195820a31b0_0 .net *"_ivl_34", 0 0, L_00000195820a7db0;  1 drivers
v00000195820a4150_0 .net *"_ivl_36", 0 0, L_00000195820a8d50;  1 drivers
v00000195820a3b10_0 .net/2u *"_ivl_37", 0 0, L_00000195820d01f0;  1 drivers
v00000195820a4e70_0 .net8 *"_ivl_39", 0 0, L_0000019582118870;  1 drivers, strength-aware
v00000195820a4970_0 .net "get_available_id", 0 0, L_0000019582118b80;  alias, 1 drivers
v00000195820a37f0_0 .net "i_address", 63 0, v00000195820a80d0_0;  alias, 1 drivers
v00000195820a4f10_0 .net "i_clock", 0 0, v00000195820a8a30_0;  alias, 1 drivers
v00000195820a45b0_0 .net "i_data", 63 0, v00000195820a87b0_0;  alias, 1 drivers
v00000195820a3570_0 .var "mapped_address", 60 0;
v00000195820a39d0_0 .net8 "o_data", 63 0, RS_000001958204dc98;  alias, 7 drivers, strength-aware
v00000195820a4010_0 .net8 "o_offset", 60 0, RS_000001958204dcc8;  alias, 2 drivers, strength-aware
v00000195820a3110_0 .net "outputs_id", 2 0, L_00000195820a7810;  1 drivers
v00000195820a4b50_0 .var "valid", 0 0;
v00000195820a36b0_0 .net "write_invalid", 0 0, L_0000019582119280;  alias, 1 drivers
v00000195820a4a10_0 .net "write_to_map", 0 0, L_0000019582118aa0;  alias, 1 drivers
E_0000019582043110 .event negedge, v00000195820a4f10_0;
L_00000195820a7090 .part L_00000195820a7810, 1, 1;
L_00000195820a8030 .part RS_000001958204dc98, 1, 1;
L_00000195820a71d0 .part/pv L_00000195820122c0, 0, 1, 64;
L_00000195820a8ad0 .part L_00000195820a7810, 0, 1;
L_00000195820a8f30 .part L_00000195820a7810, 2, 1;
L_00000195820a8350 .part RS_000001958204dc98, 2, 1;
L_00000195820a79f0 .part/pv L_0000019582012100, 1, 1, 64;
L_00000195820a85d0 .part L_00000195820a7810, 1, 1;
L_00000195820a83f0 .part v00000195820a80d0_0, 60, 3;
L_00000195820a7bd0 .cmp/eq 3, L_00000195820a83f0, L_00000195820d01a8;
LS_00000195820a8cb0_0_0 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_4 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_8 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_12 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_16 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_20 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_24 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_28 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_32 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_36 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_40 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_44 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_48 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_52 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_56 .concat [ 1 1 1 1], L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0, L_00000195820a7bd0;
LS_00000195820a8cb0_0_60 .concat [ 1 0 0 0], L_00000195820a7bd0;
LS_00000195820a8cb0_1_0 .concat [ 4 4 4 4], LS_00000195820a8cb0_0_0, LS_00000195820a8cb0_0_4, LS_00000195820a8cb0_0_8, LS_00000195820a8cb0_0_12;
LS_00000195820a8cb0_1_4 .concat [ 4 4 4 4], LS_00000195820a8cb0_0_16, LS_00000195820a8cb0_0_20, LS_00000195820a8cb0_0_24, LS_00000195820a8cb0_0_28;
LS_00000195820a8cb0_1_8 .concat [ 4 4 4 4], LS_00000195820a8cb0_0_32, LS_00000195820a8cb0_0_36, LS_00000195820a8cb0_0_40, LS_00000195820a8cb0_0_44;
LS_00000195820a8cb0_1_12 .concat [ 4 4 4 1], LS_00000195820a8cb0_0_48, LS_00000195820a8cb0_0_52, LS_00000195820a8cb0_0_56, LS_00000195820a8cb0_0_60;
L_00000195820a8cb0 .concat [ 16 16 16 13], LS_00000195820a8cb0_1_0, LS_00000195820a8cb0_1_4, LS_00000195820a8cb0_1_8, LS_00000195820a8cb0_1_12;
L_00000195820a7810 .concat8 [ 1 1 1 0], L_0000019582012020, L_0000019582012410, L_0000019582118800;
L_00000195820a7130 .reduce/nor v00000195820a4b50_0;
L_00000195820a8530 .part/pv L_0000019582118870, 2, 1, 64;
L_00000195820a7db0 .part L_00000195820a7810, 2, 1;
L_00000195820a8d50 .reduce/nor L_00000195820a7db0;
S_0000019582022b70 .scope generate, "genblk1[0]" "genblk1[0]" 2 84, 2 84 0, S_00000195820229e0;
 .timescale 0 0;
P_0000019582041f90 .param/l "i" 0 2 84, +C4<00>;
L_00000195820d0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000019582012870 .functor XNOR 1, L_00000195820a8030, L_00000195820d0088, C4<0>, C4<0>;
L_0000019582012020 .functor AND 1 [6 3], L_00000195820a7090, L_0000019582012870, C4<1>, C4<1>;
L_00000195820d00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000195820122c0 .functor OR 1 [6 3], L_00000195820a8b70, L_00000195820d00d0, C4<0>, C4<0>;
v0000019582036860_0 .net *"_ivl_0", 0 0, L_00000195820a7090;  1 drivers
v0000019582035140_0 .net *"_ivl_1", 0 0, L_00000195820a8030;  1 drivers
v0000019582036900_0 .net *"_ivl_10", 0 0, L_00000195820a8b70;  1 drivers
v00000195820351e0_0 .net/2u *"_ivl_11", 0 0, L_00000195820d00d0;  1 drivers
v00000195820353c0_0 .net8 *"_ivl_13", 0 0, L_00000195820122c0;  1 drivers, strength-aware
v0000019582035460_0 .net/2u *"_ivl_2", 0 0, L_00000195820d0088;  1 drivers
v0000019582035aa0_0 .net *"_ivl_4", 0 0, L_0000019582012870;  1 drivers
v0000019582035a00_0 .net8 *"_ivl_6", 0 0, L_0000019582012020;  1 drivers, strength-aware
v0000019582035dc0_0 .net *"_ivl_8", 0 0, L_00000195820a8ad0;  1 drivers
L_00000195820a8b70 .reduce/nor L_00000195820a8ad0;
S_000001958201aaf0 .scope generate, "genblk1[1]" "genblk1[1]" 2 84, 2 84 0, S_00000195820229e0;
 .timescale 0 0;
P_0000019582042b90 .param/l "i" 0 2 84, +C4<01>;
L_00000195820d0118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000195820128e0 .functor XNOR 1, L_00000195820a8350, L_00000195820d0118, C4<0>, C4<0>;
L_0000019582012410 .functor AND 1 [6 3], L_00000195820a8f30, L_00000195820128e0, C4<1>, C4<1>;
L_00000195820d0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000019582012100 .functor OR 1 [6 3], L_00000195820a7b30, L_00000195820d0160, C4<0>, C4<0>;
v0000019582035640_0 .net *"_ivl_0", 0 0, L_00000195820a8f30;  1 drivers
v00000195820358c0_0 .net *"_ivl_1", 0 0, L_00000195820a8350;  1 drivers
v0000019582036040_0 .net *"_ivl_10", 0 0, L_00000195820a7b30;  1 drivers
v00000195820360e0_0 .net/2u *"_ivl_11", 0 0, L_00000195820d0160;  1 drivers
v0000019582035960_0 .net8 *"_ivl_13", 0 0, L_0000019582012100;  1 drivers, strength-aware
v0000019582008f80_0 .net/2u *"_ivl_2", 0 0, L_00000195820d0118;  1 drivers
v0000019582009480_0 .net *"_ivl_4", 0 0, L_00000195820128e0;  1 drivers
v00000195820a3070_0 .net8 *"_ivl_6", 0 0, L_0000019582012410;  1 drivers, strength-aware
v00000195820a3c50_0 .net *"_ivl_8", 0 0, L_00000195820a85d0;  1 drivers
L_00000195820a7b30 .reduce/nor L_00000195820a85d0;
S_000001958201ac80 .scope module, "c2" "object_cell" 2 110, 2 46 0, S_0000019582046290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clock";
    .port_info 1 /INPUT 64 "i_address";
    .port_info 2 /INPUT 64 "i_data";
    .port_info 3 /INOUT 64 "o_data";
    .port_info 4 /OUTPUT 61 "o_offset";
    .port_info 5 /INPUT 1 "write_to_map";
    .port_info 6 /INPUT 1 "get_available_id";
    .port_info 7 /INPUT 1 "write_invalid";
P_0000019582042a90 .param/l "id" 0 2 47, C4<010>;
L_0000019582118db0 .functor AND 61 [3 6], v00000195820a67a0_0, L_00000195820a7e50, C4<1111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111>;
L_00000195821185d0 .functor AND 1, L_0000019582118b80, L_00000195820a7f90, C4<1>, C4<1>;
L_00000195820d03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000019582119210 .functor OR 1 [6 3], L_00000195820ab7d0, L_00000195820d03a0, C4<0>, C4<0>;
v00000195820a4290_0 .net *"_ivl_15", 2 0, L_00000195820a8210;  1 drivers
L_00000195820d0358 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000195820a4830_0 .net/2u *"_ivl_16", 2 0, L_00000195820d0358;  1 drivers
v00000195820a43d0_0 .net *"_ivl_18", 0 0, L_00000195820a8710;  1 drivers
v00000195820a4470_0 .net *"_ivl_20", 60 0, L_00000195820a7e50;  1 drivers
v00000195820a4ab0_0 .net *"_ivl_28", 0 0, L_00000195820a7f90;  1 drivers
v00000195820a4650_0 .net *"_ivl_29", 0 0, L_00000195821185d0;  1 drivers
v00000195820a4790_0 .net *"_ivl_34", 0 0, L_00000195820ab5f0;  1 drivers
v00000195820a4c90_0 .net *"_ivl_36", 0 0, L_00000195820ab7d0;  1 drivers
v00000195820a4dd0_0 .net/2u *"_ivl_37", 0 0, L_00000195820d03a0;  1 drivers
v00000195820a58a0_0 .net8 *"_ivl_39", 0 0, L_0000019582119210;  1 drivers, strength-aware
v00000195820a5080_0 .net "get_available_id", 0 0, L_0000019582118b80;  alias, 1 drivers
v00000195820a6840_0 .net "i_address", 63 0, v00000195820a80d0_0;  alias, 1 drivers
v00000195820a6ca0_0 .net "i_clock", 0 0, v00000195820a8a30_0;  alias, 1 drivers
v00000195820a6de0_0 .net "i_data", 63 0, v00000195820a87b0_0;  alias, 1 drivers
v00000195820a67a0_0 .var "mapped_address", 60 0;
v00000195820a5d00_0 .net8 "o_data", 63 0, RS_000001958204dc98;  alias, 7 drivers, strength-aware
v00000195820a5620_0 .net8 "o_offset", 60 0, RS_000001958204dcc8;  alias, 2 drivers, strength-aware
v00000195820a54e0_0 .net "outputs_id", 2 0, L_00000195820a7ef0;  1 drivers
v00000195820a6200_0 .var "valid", 0 0;
v00000195820a68e0_0 .net "write_invalid", 0 0, L_0000019582119280;  alias, 1 drivers
v00000195820a5e40_0 .net "write_to_map", 0 0, L_0000019582118aa0;  alias, 1 drivers
L_00000195820a78b0 .part L_00000195820a7ef0, 1, 1;
L_00000195820a8170 .part RS_000001958204dc98, 1, 1;
L_00000195820a7c70 .part/pv L_0000019582118bf0, 0, 1, 64;
L_00000195820a73b0 .part L_00000195820a7ef0, 0, 1;
L_00000195820a7630 .part L_00000195820a7ef0, 2, 1;
L_00000195820a8490 .part RS_000001958204dc98, 2, 1;
L_00000195820a7d10 .part/pv L_0000019582118950, 1, 1, 64;
L_00000195820a82b0 .part L_00000195820a7ef0, 1, 1;
L_00000195820a8210 .part v00000195820a80d0_0, 60, 3;
L_00000195820a8710 .cmp/eq 3, L_00000195820a8210, L_00000195820d0358;
LS_00000195820a7e50_0_0 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_4 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_8 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_12 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_16 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_20 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_24 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_28 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_32 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_36 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_40 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_44 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_48 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_52 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_56 .concat [ 1 1 1 1], L_00000195820a8710, L_00000195820a8710, L_00000195820a8710, L_00000195820a8710;
LS_00000195820a7e50_0_60 .concat [ 1 0 0 0], L_00000195820a8710;
LS_00000195820a7e50_1_0 .concat [ 4 4 4 4], LS_00000195820a7e50_0_0, LS_00000195820a7e50_0_4, LS_00000195820a7e50_0_8, LS_00000195820a7e50_0_12;
LS_00000195820a7e50_1_4 .concat [ 4 4 4 4], LS_00000195820a7e50_0_16, LS_00000195820a7e50_0_20, LS_00000195820a7e50_0_24, LS_00000195820a7e50_0_28;
LS_00000195820a7e50_1_8 .concat [ 4 4 4 4], LS_00000195820a7e50_0_32, LS_00000195820a7e50_0_36, LS_00000195820a7e50_0_40, LS_00000195820a7e50_0_44;
LS_00000195820a7e50_1_12 .concat [ 4 4 4 1], LS_00000195820a7e50_0_48, LS_00000195820a7e50_0_52, LS_00000195820a7e50_0_56, LS_00000195820a7e50_0_60;
L_00000195820a7e50 .concat [ 16 16 16 13], LS_00000195820a7e50_1_0, LS_00000195820a7e50_1_4, LS_00000195820a7e50_1_8, LS_00000195820a7e50_1_12;
L_00000195820a7ef0 .concat8 [ 1 1 1 0], L_00000195821188e0, L_0000019582118560, L_00000195821185d0;
L_00000195820a7f90 .reduce/nor v00000195820a6200_0;
L_00000195820ab730 .part/pv L_0000019582119210, 2, 1, 64;
L_00000195820ab5f0 .part L_00000195820a7ef0, 2, 1;
L_00000195820ab7d0 .reduce/nor L_00000195820ab5f0;
S_0000019581fe2d20 .scope generate, "genblk1[0]" "genblk1[0]" 2 84, 2 84 0, S_000001958201ac80;
 .timescale 0 0;
P_0000019582042d90 .param/l "i" 0 2 84, +C4<00>;
L_00000195820d0238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000195821191a0 .functor XNOR 1, L_00000195820a8170, L_00000195820d0238, C4<0>, C4<0>;
L_00000195821188e0 .functor AND 1 [6 3], L_00000195820a78b0, L_00000195821191a0, C4<1>, C4<1>;
L_00000195820d0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000019582118bf0 .functor OR 1 [6 3], L_00000195820a7590, L_00000195820d0280, C4<0>, C4<0>;
v00000195820a3d90_0 .net *"_ivl_0", 0 0, L_00000195820a78b0;  1 drivers
v00000195820a4d30_0 .net *"_ivl_1", 0 0, L_00000195820a8170;  1 drivers
v00000195820a3890_0 .net *"_ivl_10", 0 0, L_00000195820a7590;  1 drivers
v00000195820a3930_0 .net/2u *"_ivl_11", 0 0, L_00000195820d0280;  1 drivers
v00000195820a3a70_0 .net8 *"_ivl_13", 0 0, L_0000019582118bf0;  1 drivers, strength-aware
v00000195820a46f0_0 .net/2u *"_ivl_2", 0 0, L_00000195820d0238;  1 drivers
v00000195820a48d0_0 .net *"_ivl_4", 0 0, L_00000195821191a0;  1 drivers
v00000195820a40b0_0 .net8 *"_ivl_6", 0 0, L_00000195821188e0;  1 drivers, strength-aware
v00000195820a3bb0_0 .net *"_ivl_8", 0 0, L_00000195820a73b0;  1 drivers
L_00000195820a7590 .reduce/nor L_00000195820a73b0;
S_0000019581fe2eb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 84, 2 84 0, S_000001958201ac80;
 .timescale 0 0;
P_0000019582042690 .param/l "i" 0 2 84, +C4<01>;
L_00000195820d02c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000019582118f70 .functor XNOR 1, L_00000195820a8490, L_00000195820d02c8, C4<0>, C4<0>;
L_0000019582118560 .functor AND 1 [6 3], L_00000195820a7630, L_0000019582118f70, C4<1>, C4<1>;
L_00000195820d0310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000019582118950 .functor OR 1 [6 3], L_00000195820a76d0, L_00000195820d0310, C4<0>, C4<0>;
v00000195820a41f0_0 .net *"_ivl_0", 0 0, L_00000195820a7630;  1 drivers
v00000195820a3430_0 .net *"_ivl_1", 0 0, L_00000195820a8490;  1 drivers
v00000195820a34d0_0 .net *"_ivl_10", 0 0, L_00000195820a76d0;  1 drivers
v00000195820a3610_0 .net/2u *"_ivl_11", 0 0, L_00000195820d0310;  1 drivers
v00000195820a3e30_0 .net8 *"_ivl_13", 0 0, L_0000019582118950;  1 drivers, strength-aware
v00000195820a4510_0 .net/2u *"_ivl_2", 0 0, L_00000195820d02c8;  1 drivers
v00000195820a4bf0_0 .net *"_ivl_4", 0 0, L_0000019582118f70;  1 drivers
v00000195820a3ed0_0 .net8 *"_ivl_6", 0 0, L_0000019582118560;  1 drivers, strength-aware
v00000195820a3f70_0 .net *"_ivl_8", 0 0, L_00000195820a82b0;  1 drivers
L_00000195820a76d0 .reduce/nor L_00000195820a82b0;
    .scope S_00000195820229e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195820a4b50_0, 0, 1;
    %pushi/vec4 99, 0, 61;
    %store/vec4 v00000195820a3570_0, 0, 61;
    %end;
    .thread T_0;
    .scope S_00000195820229e0;
T_1 ;
    %wait E_0000019582043110;
    %load/vec4 v00000195820a3110_0;
    %and/r;
    %load/vec4 v00000195820a39d0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195820a4b50_0, 0, 1;
T_1.0 ;
    %load/vec4 v00000195820a37f0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000195820a36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195820a4b50_0, 0;
T_1.4 ;
    %load/vec4 v00000195820a4a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v00000195820a45b0_0;
    %pad/u 61;
    %assign/vec4 v00000195820a3570_0, 0;
T_1.6 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001958201ac80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195820a6200_0, 0, 1;
    %pushi/vec4 99, 0, 61;
    %store/vec4 v00000195820a67a0_0, 0, 61;
    %end;
    .thread T_2;
    .scope S_000001958201ac80;
T_3 ;
    %wait E_0000019582043110;
    %load/vec4 v00000195820a54e0_0;
    %and/r;
    %load/vec4 v00000195820a5d00_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195820a6200_0, 0, 1;
T_3.0 ;
    %load/vec4 v00000195820a6840_0;
    %parti/s 3, 0, 2;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000195820a68e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195820a6200_0, 0;
T_3.4 ;
    %load/vec4 v00000195820a5e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v00000195820a6de0_0;
    %pad/u 61;
    %assign/vec4 v00000195820a67a0_0, 0;
T_3.6 ;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019582046100;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195820a8a30_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000019582046100;
T_5 ;
    %delay 1, 0;
    %pushi/vec4 4026531840, 0, 32;
    %concati/vec4 7, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 4026531840, 0, 32;
    %concati/vec4 7, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 4026531840, 0, 32;
    %concati/vec4 7, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 4026531840, 0, 32;
    %concati/vec4 2, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 2684354560, 0, 32;
    %concati/vec4 1, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 2684354560, 0, 32;
    %concati/vec4 1, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 4026531840, 0, 32;
    %concati/vec4 2, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 2684354560, 0, 32;
    %concati/vec4 1, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 2684354560, 0, 32;
    %concati/vec4 1, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 2684354560, 0, 32;
    %concati/vec4 1, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 4026531840, 0, 32;
    %concati/vec4 2, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 4026531840, 0, 32;
    %concati/vec4 7, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 4026531840, 0, 32;
    %concati/vec4 7, 0, 32;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 32812, 0, 64;
    %store/vec4 v00000195820a80d0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v00000195820a87b0_0, 0, 64;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195820a8c10_0, 0, 3;
    %delay 0, 0;
    %vpi_call 2 150 "$stop" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000019582046100;
T_6 ;
    %delay 2, 0;
    %load/vec4 v00000195820a8a30_0;
    %nor/r;
    %store/vec4 v00000195820a8a30_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000019582046100;
T_7 ;
    %wait E_0000019582043110;
    %vpi_call 2 162 "$display", "At time %t | inputs: %d, %h, %h | outputs: %d, %h, %h, ", $time, v00000195820a8c10_0, v00000195820a80d0_0, v00000195820a87b0_0, v00000195820a8e90_0, v00000195820a8990_0, v00000195820a7770_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "object_cell.v";
