
*** Running vivado
    with args -log system_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_lmb_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 289.434 ; gain = 79.195
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (11#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:33 . Memory (MB): peak = 488.762 ; gain = 278.523
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:33 . Memory (MB): peak = 488.762 ; gain = 278.523
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 588.355 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:49 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:05 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:05 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:02:05 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:02:05 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:02:05 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:02:05 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:02:05 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 588.355 ; gain = 378.117
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 588.355 ; gain = 378.117

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 588.355 ; gain = 378.117
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:02 . Memory (MB): peak = 615.664 ; gain = 404.137
