Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc5vfx30tff665-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse M:/MASTER/COMPET/Trigger/HW/HDL/EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM_16Mx32 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440mc_ddr2_v3_00_
   c\data\ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM_16Mx32
orig_family is virtex5

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) DIP_Switches_8Bit	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x84000000-0x8400ffff) RS232_USB	plb_v46_0
  (0x84020000-0x8402ffff) RS232	plb_v46_0
  (0xfe000000-0xfeffffff) FLASH_8Mx16	plb_v46_0
  (0xffffe000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1
   _00_b\data\xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1
   _00_b\data\xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1
   _00_b\data\xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 128
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_USB -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH_8Mx16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH_8Mx16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 269 - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 95 - 1 master(s) : 9
slave(s)

Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 354 - floating
   connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01
   _a\data\ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01
   _a\data\ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x03ffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_
   c\data\jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM_16Mx32 core has constraints automatically generated by XPS
in implementation/ddr2_sdram_16mx32_wrapper/ddr2_sdram_16mx32_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 115 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 304 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 75 -
Running XST synthesis
INSTANCE:plb_v46_0 - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 95 -
Running XST synthesis
INSTANCE:xps_bram_if_cntlr_1 - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs
line 103 - Running XST synthesis
INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 115 - Running XST synthesis
INSTANCE:rs232 - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 121 -
Running XST synthesis
INSTANCE:rs232_usb - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 135 -
Running XST synthesis
INSTANCE:leds_8bit - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 149 -
Running XST synthesis
INSTANCE:dip_switches_8bit - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line
162 - Running XST synthesis
INSTANCE:push_buttons_3bit - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line
175 - Running XST synthesis
INSTANCE:flash_8mx16 - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 188 -
Running XST synthesis
INSTANCE:ddr2_sdram_16mx32 - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line
214 - Running XST synthesis
INSTANCE:ethernet_mac - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 269
- Running XST synthesis
INSTANCE:sysace_compactflash - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs
line 289 - Running XST synthesis
INSTANCE:clock_generator_0 - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line
304 - Running XST synthesis
INSTANCE:jtagppc_cntlr_inst - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs
line 339 - Running XST synthesis
INSTANCE:proc_sys_reset_0 - M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line
345 - Running XST synthesis

Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 75 - Running NGCBUILD
IPNAME:rs232_wrapper INSTANCE:rs232 -
M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 121 - Running NGCBUILD
IPNAME:rs232_usb_wrapper INSTANCE:rs232_usb -
M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 135 - Running NGCBUILD
IPNAME:ddr2_sdram_16mx32_wrapper INSTANCE:ddr2_sdram_16mx32 -
M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 214 - Running NGCBUILD
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 269 - Running NGCBUILD
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
M:\MASTER\COMPET\Trigger\HW\HDL\EDK\system.mhs line 304 - Running NGCBUILD

Rebuilding cache ...

Total run time: 505.00 seconds
