# Bus-debug
Simulation and debugging of communication interface module based on FPGA

|interface  |state                  |  |interface  |state                  |
|:----------|:----------------------|:-|:----------|:----------------------|
|I2C        |![alt text][todo] |       |CAN        |![alt text][todo] |
|SPI        |![alt text][todo] |       |AXI4        |![alt text][todo] |
|UART        |![alt text][todo] |      |Eth        |![alt text][todo] |
|One-wire   |![alt text][todo] |       |HSST        |![alt text][todo] |
|RS232        |![alt text][todo] |     |LVDS        |![alt text][todo] |
|USB        |![alt text][todo] |       |PCIE        |![alt text][todo] |

[finish]: https://img.shields.io/badge/-finish-green "finish"
[todo]: https://img.shields.io/badge/-todo-orange "todo"
