vendor_name = ModelSim
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/modulo_acesso.vhd
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/banco_registradores.vhd
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/registrador.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/final.vhd
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/modulo_entrada.vhd
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/ULA.vhd
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/inversor.vhd
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/somador_8_bits.vhd
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/meio_somador.vhd
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/somador_completo.vhd
source_file = 1, /home/itepifanio/vhdl/exercicios/trabalho_final/final/display_7_segmentos.vhd
design_name = hard_block
design_name = final
instance = comp, \clk~input\, clk~input, final, 1
instance = comp, \bt1~input\, bt1~input, final, 1
instance = comp, \bt2~input\, bt2~input, final, 1
instance = comp, \bt3~input\, bt3~input, final, 1
instance = comp, \instrucao[0]~input\, instrucao[0]~input, final, 1
instance = comp, \instrucao[1]~input\, instrucao[1]~input, final, 1
instance = comp, \instrucao[2]~input\, instrucao[2]~input, final, 1
instance = comp, \instrucao[3]~input\, instrucao[3]~input, final, 1
instance = comp, \instrucao[4]~input\, instrucao[4]~input, final, 1
instance = comp, \instrucao[5]~input\, instrucao[5]~input, final, 1
instance = comp, \instrucao[6]~input\, instrucao[6]~input, final, 1
instance = comp, \instrucao[7]~input\, instrucao[7]~input, final, 1
instance = comp, \instrucao[8]~input\, instrucao[8]~input, final, 1
instance = comp, \instrucao[9]~input\, instrucao[9]~input, final, 1
instance = comp, \instrucao[10]~input\, instrucao[10]~input, final, 1
instance = comp, \instrucao[11]~input\, instrucao[11]~input, final, 1
instance = comp, \instrucao[12]~input\, instrucao[12]~input, final, 1
instance = comp, \instrucao[13]~input\, instrucao[13]~input, final, 1
instance = comp, \instrucao[14]~input\, instrucao[14]~input, final, 1
instance = comp, \instrucao[15]~input\, instrucao[15]~input, final, 1
instance = comp, \instrucao[16]~input\, instrucao[16]~input, final, 1
instance = comp, \instrucao[17]~input\, instrucao[17]~input, final, 1
