{"Source Block": ["hdl/library/util_pmod_adc/util_pmod_adc.v@151:167@HdlStmProcess", "\n  assign adc_sclk   = adc_spi_clk & adc_clk_en;\n  assign adc_enable = 1'b1;\n\n  // spi clock generation\n  always @(posedge clk) begin\n    adc_clk_cnt <= adc_clk_cnt + 1;\n    if (adc_clk_cnt == ((ADC_CLK_DIVIDE/2)-1)) begin \n      adc_clk_cnt <= 0;\n      adc_spi_clk <= ~adc_spi_clk;\n    end\n  end\n\n  // update the ADC timing counters\n\n  always @(posedge clk)\n  begin\n"], "Clone Blocks": [["hdl/library/util_pmod_adc/util_pmod_adc.v@148:158", "  reg             adc_spi_clk       = 1'b0;\n\n  // Assign/Always Blocks\n\n  assign adc_sclk   = adc_spi_clk & adc_clk_en;\n  assign adc_enable = 1'b1;\n\n  // spi clock generation\n  always @(posedge clk) begin\n    adc_clk_cnt <= adc_clk_cnt + 1;\n    if (adc_clk_cnt == ((ADC_CLK_DIVIDE/2)-1)) begin \n"]], "Diff Content": {"Delete": [[158, "    if (adc_clk_cnt == ((ADC_CLK_DIVIDE/2)-1)) begin \n"]], "Add": [[158, "    if (adc_clk_cnt == ((ADC_CLK_DIVIDE/2)-1)) begin\n"]]}}