Active-HDL 9.1.2353.4205  2017-10-09 18:36:19

Elaboration top modules:
VHDL Configuration            testbench_for_jkff


---------------------------------------------------------------------------------------------
Entity   | Architecture    | Library | Info | Compiler Version         | Compilation Options
---------------------------------------------------------------------------------------------
jkff_tb  | tb_architecture | lab3    |      | 9.1.2353.4205  (Windows) | -O3
JKFF     | jkff            | lab3    |      | 9.1.2353.4205  (Windows) | -O3
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
VHDL Configuration         | Library | Info | Compiler Version         | Compilation Options
---------------------------------------------------------------------------------------------
testbench_for_jkff         | lab3    |      | 9.1.2353.4205  (Windows) | -O3
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
VHDL Package               | Library | Info | Compiler Version         | Compilation Options
---------------------------------------------------------------------------------------------
standard                   | std     |      |                          | <unavailable>
TEXTIO                     | std     |      | 9.1.2353.4205  (Windows) |  -2008
std_logic_1164             | ieee    |      | 9.1.2353.4205  (Windows) |  -2008
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Library                    | Comment
---------------------------------------------------------------------------------------------
ieee                       | Standard IEEE packages library
lab3                       | None
std                        | Standard VHDL library
---------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_jkff

