initSidebarItems({"enum":[["EDGE0_SEL_A","Sets which edge will trigger an IRQ for IO pin 0"],["FLT_EDGE_SEL_A","Sets which edge will trigger an IRQ for the glitch filtered pin (selected by INTR_CFG.FLT_SEL"]],"struct":[["EDGE0_SEL_R","Field `EDGE0_SEL` reader - Sets which edge will trigger an IRQ for IO pin 0"],["EDGE0_SEL_W","Field `EDGE0_SEL` writer - Sets which edge will trigger an IRQ for IO pin 0"],["EDGE1_SEL_R","Field `EDGE1_SEL` reader - Sets which edge will trigger an IRQ for IO pin 1"],["EDGE1_SEL_W","Field `EDGE1_SEL` writer - Sets which edge will trigger an IRQ for IO pin 1"],["EDGE2_SEL_R","Field `EDGE2_SEL` reader - Sets which edge will trigger an IRQ for IO pin 2"],["EDGE2_SEL_W","Field `EDGE2_SEL` writer - Sets which edge will trigger an IRQ for IO pin 2"],["EDGE3_SEL_R","Field `EDGE3_SEL` reader - Sets which edge will trigger an IRQ for IO pin 3"],["EDGE3_SEL_W","Field `EDGE3_SEL` writer - Sets which edge will trigger an IRQ for IO pin 3"],["EDGE4_SEL_R","Field `EDGE4_SEL` reader - Sets which edge will trigger an IRQ for IO pin 4"],["EDGE4_SEL_W","Field `EDGE4_SEL` writer - Sets which edge will trigger an IRQ for IO pin 4"],["EDGE5_SEL_R","Field `EDGE5_SEL` reader - Sets which edge will trigger an IRQ for IO pin 5"],["EDGE5_SEL_W","Field `EDGE5_SEL` writer - Sets which edge will trigger an IRQ for IO pin 5"],["EDGE6_SEL_R","Field `EDGE6_SEL` reader - Sets which edge will trigger an IRQ for IO pin 6"],["EDGE6_SEL_W","Field `EDGE6_SEL` writer - Sets which edge will trigger an IRQ for IO pin 6"],["EDGE7_SEL_R","Field `EDGE7_SEL` reader - Sets which edge will trigger an IRQ for IO pin 7"],["EDGE7_SEL_W","Field `EDGE7_SEL` writer - Sets which edge will trigger an IRQ for IO pin 7"],["FLT_EDGE_SEL_R","Field `FLT_EDGE_SEL` reader - Sets which edge will trigger an IRQ for the glitch filtered pin (selected by INTR_CFG.FLT_SEL"],["FLT_EDGE_SEL_W","Field `FLT_EDGE_SEL` writer - Sets which edge will trigger an IRQ for the glitch filtered pin (selected by INTR_CFG.FLT_SEL"],["FLT_SEL_R","Field `FLT_SEL` reader - Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt."],["FLT_SEL_W","Field `FLT_SEL` writer - Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt."],["INTR_CFG_SPEC","Port interrupt configuration register"],["R","Register `INTR_CFG` reader"],["W","Register `INTR_CFG` writer"]]});