#!/usr/bin/env python3
"""trace_ctrl — write runtime CSRs to trace_ddr_stream_top over UDP :5002.

CSR map (fpga_core_net control port, doc 15):
  0x02  soft re-arm : any write re-arms the one-shot capture (no reflash)
  0x03/04 SWO bit length lo/hi
  0x05  IDELAY tap, all data lanes      0x06  per-lane tap {lane[6:5],tap[4:0]}
  0x07  clock-lane IDELAY tap
  0x08  TPIU port width: 4, 2 or 1 bit -- runtime, so ONE bitstream serves all
        three widths (readback at DEPTH+33)
  0x09  stream selftest ramp   0x0B  fixed 0x42 source

Note: the capture front-end is IDDR edge-sampling; there is no eye-delay CSR
(the OVERSAMPLE mid-eye path was removed 2026-09-07, see docs 24/25).

Request payload = {reg_addr(1B), reg_value(1B)} (+pad); the FPGA latches both
and pulses csr_we at end-of-frame.

Usage:
  python3 trace_ctrl.py --ip 192.168.10.42 set-tap 2
  python3 trace_ctrl.py --ip 192.168.10.42 rearm
"""
import argparse
import socket
import sys

try:
    import fpga_net
except ImportError:
    fpga_net = None

CTRL_PORT = 5002
_IFACE = None      # set by main() from discovery; write_csr binds to it
REG_REARM = 0x02
REG_BITLEN_LO = 0x03
REG_BITLEN_HI = 0x04
REG_TAP = 0x05     # IDDR IDELAY deskew tap (0..31) for ALL lanes; loads it
REG_TAP_LANE = 0x06  # per-lane tap: value = {lane[6:5], tap[4:0]}
REG_TAP_CLK = 0x07   # clock-lane IDELAY tap (0..31); >100MHz eye reach
REG_WIDTH = 0x08     # TPIU parallel port width: 4, 2 or 1 (runtime, no reflash)
REG_STREAM_SELFTEST = 0x09  # 1=stream FPGA-side byte ramp instead of real trace


def write_csr(ip, addr, value, timeout=1.0, iface=None):
    s = socket.socket(socket.AF_INET, socket.SOCK_DGRAM)
    # CSR writes are ACTIVE sends to the FPGA: with a second NIC on the same
    # subnet (dock direct-attach) the kernel routes them out the wrong port, so
    # rearm/set-width silently never reach the FPGA. Pin to the wired iface.
    iface = iface or _IFACE
    if iface:
        try:
            s.setsockopt(socket.SOL_SOCKET, socket.SO_BINDTODEVICE,
                         (iface + "\0").encode())
        except PermissionError:
            pass
    s.settimeout(timeout)
    # payload: addr, value, then a few pad bytes so the frame has a clear tlast
    payload = bytes([addr & 0xFF, value & 0xFF, 0, 0])
    s.sendto(payload, (ip, CTRL_PORT))
    try:
        s.recvfrom(2048)   # reply is echoed; ignore content
    except socket.timeout:
        pass               # write is fire-and-forget; reply optional
    s.close()


def main():
    ap = argparse.ArgumentParser()
    ap.add_argument("--ip", default=None,
                    help="FPGA IP (default: auto-discover, fallback 192.168.10.42)")
    ap.add_argument("--iface", default=None,
                    help="bind CSR writes to this NIC (default: auto-discover)")
    ap.add_argument("--no-discover", action="store_true")
    sub = ap.add_subparsers(dest="cmd", required=True)
    pb = sub.add_parser("set-bitlen",
                        help="SWO NRZ bit length in ref_200m cycles (=200e6/baud)")
    pb.add_argument("value", type=int)
    pt = sub.add_parser("set-tap",
                        help="IDDR IDELAY deskew tap 0..31, ALL lanes (loads now)")
    pt.add_argument("value", type=int)
    ptl = sub.add_parser("set-tap-lane",
                         help="per-lane IDELAY tap: lane 0..3, tap 0..31")
    ptl.add_argument("lane", type=int)
    ptl.add_argument("value", type=int)
    ptc = sub.add_parser("set-tap-clk",
                         help="clock-lane IDELAY tap 0..31 (>100MHz eye reach)")
    ptc.add_argument("value", type=int)
    pw = sub.add_parser("set-width",
                        help="TPIU port width 4/2/1 bits (runtime, no reflash)")
    pw.add_argument("value", type=int, choices=(4, 2, 1))
    ps = sub.add_parser("stream-selftest",
                        help="stream an FPGA-side byte ramp instead of real "
                             "trace (isolates the UDP path from ETM)")
    ps.add_argument("value", type=int, choices=(0, 1))
    sub.add_parser("rearm")
    a = ap.parse_args()

    global _IFACE
    ip = a.ip
    _IFACE = a.iface
    if not a.no_discover and fpga_net is not None and (ip is None or _IFACE is None):
        try:
            info = fpga_net.discover_fpga(ip=a.ip or fpga_net.DEFAULT_FPGA_IP)
            if info:
                ip = ip or info["ip"]
                _IFACE = _IFACE or info["iface"]
        except PermissionError:
            pass
    a.ip = ip or (fpga_net.DEFAULT_FPGA_IP if fpga_net else "192.168.10.42")

    if a.cmd == "set-bitlen":
        write_csr(a.ip, REG_BITLEN_LO, a.value & 0xFF)
        write_csr(a.ip, REG_BITLEN_HI, (a.value >> 8) & 0xFF)
        print(f"set SWO bitlen = {a.value} ref cycles (~{200e6/a.value/1e6:.3f} Mbaud)")
    elif a.cmd == "set-tap":
        write_csr(a.ip, REG_TAP, a.value & 0x1F)
        print(f"set IDELAY tap = {a.value & 0x1F} (all lanes)")
    elif a.cmd == "set-tap-lane":
        val = ((a.lane & 0x3) << 5) | (a.value & 0x1F)
        write_csr(a.ip, REG_TAP_LANE, val)
        print(f"set IDELAY lane {a.lane & 0x3} tap = {a.value & 0x1F}")
    elif a.cmd == "set-tap-clk":
        write_csr(a.ip, REG_TAP_CLK, a.value & 0x1F)
        print(f"set clock IDELAY tap = {a.value & 0x1F}")
    elif a.cmd == "set-width":
        # The RTL accepts the literal width (4/2/1) and maps it to the traceIF
        # encoding itself, so one bitstream covers all widths. Changing width
        # resets traceIF's frame assembly, so re-arm afterwards for a clean
        # capture.
        write_csr(a.ip, REG_WIDTH, a.value)
        write_csr(a.ip, REG_REARM, 1)
        print(f"set TPIU port width = {a.value} bit (traceIF re-synced, capture re-armed)")
    elif a.cmd == "stream-selftest":
        write_csr(a.ip, REG_STREAM_SELFTEST, a.value)
        print(f"STREAM data source = "
              f"{'FPGA byte ramp (selftest)' if a.value else 'real trace'}")
    elif a.cmd == "rearm":
        write_csr(a.ip, REG_REARM, 1)
        print("soft re-arm pulsed")
    return 0


if __name__ == "__main__":
    sys.exit(main())
