/*****************************************************************************
 *
 * Copyright (C) 2016-2022 Advanced Micro Devices, Inc. All rights reserved.
 *
 *******************************************************************************
 */

#ifndef _APCB_V2_TOKEN_ID_DEBUG_H_
#define _APCB_V2_TOKEN_ID_DEBUG_H_

#if APCB_TOKEN_V2_STYLE

//
// CBS DBG APCB Tokens
//
#define APCB_TOKEN_CBS_DBG_BEGIN 0x0000
#if !APCB_V3_UID_USED
#define APCB_TOKEN_UID_DF_CORE_MSTR_REQ_ORDERING 0x0001
#define APCB_TOKEN_UID_DF_IO_MSTR_REQ_ORDERING 0x0002
#define APCB_TOKEN_UID_DF_MEM_CANCEL_DIS 0x0003
#define APCB_TOKEN_UID_DF_MIG_PRB_DIS 0x0004
#define APCB_TOKEN_UID_DF_STOP_ON_SPF_ERROR 0x0005
#define APCB_TOKEN_UID_DF_TCDX_BYPASS_DIS 0x0006
#define APCB_TOKEN_UID_DF_F1F_FETCH_PRB_RMT 0x0007
#define APCB_TOKEN_UID_DF_F1F_FETCH_PRB_LCL 0x0008
#define APCB_TOKEN_UID_DF_F1F_FETCH_PRB_TARGET 0x0009
#define APCB_TOKEN_UID_DF_SPF_WAY_DIS 0x000A
#define APCB_TOKEN_UID_DF_IO_REQ_BUS_LOCK_CTRL 0x000B
#define APCB_TOKEN_UID_DF_IOM_PERF_MON_PRB_RSP 0x000C
#define APCB_TOKEN_UID_DF_IOM_PERF_MON_TGT_SEL 0x000D
#define APCB_TOKEN_UID_DF_WDT_CTRL 0x000E
#define APCB_TOKEN_UID_DF_CAKE_REQ_ADDR_COMPRESSION 0x000F
#define APCB_TOKEN_UID_DF_CAKE_DATA_COMPRESSION 0x0010
#define APCB_TOKEN_UID_DF_CAKE_RSP_CMD_PACKING 0x0011
#define APCB_TOKEN_UID_DF_CAKE_PRB_COMBINING 0x0012
#define APCB_TOKEN_UID_DF_CAKE_IO_ADDR_COMP_BIT 0x0013
#define APCB_TOKEN_UID_DF_IO_BUS_LOCK_INV_DIS 0x0014
#define APCB_TOKEN_UID_DF_PIE_PRQ_BCST_LIMIT 0x0015
#define APCB_TOKEN_UID_DF_LMT_MAX_IO_REQ_MASTER 0x0016
#define APCB_TOKEN_UID_DF_LMT_MAX_IO_REQ_LIMIT 0x0017
#define APCB_TOKEN_UID_DF_IOS_RSP_BYPASS_CTRL 0x0018
#define APCB_TOKEN_UID_DF_CAKE_BYPASS_CTRL 0x0019
#define APCB_TOKEN_UID_DF_CS_BYPASS_CTRL 0x001A
#define APCB_TOKEN_UID_DF_TGT_START_CTRL 0x001B
#define APCB_TOKEN_UID_DF_LINK_ERR_INJ 0x001C
#define APCB_TOKEN_UID_DF_VC8_TRACING_TOK_ALLOC 0x001D
#define APCB_TOKEN_UID_DF_VC8_TRACING_REQ_CS 0x001E
#define APCB_TOKEN_UID_DF_VC8_TRACING_REQ_IOMS 0x001F
#define APCB_TOKEN_UID_DF_VC8_TRACING_CSQ 0x0020
#define APCB_TOKEN_UID_DF_VC8_TRACING_RSP_IOMS 0x0021
#define APCB_TOKEN_UID_DF_VC8_TRACING_RSP_TCDX 0x0022
#define APCB_TOKEN_UID_DF_REDUCE_CREDITS_REQ 0x0023
#define APCB_TOKEN_UID_DF_REDUCE_CREDITS_PRB 0x0024
#define APCB_TOKEN_UID_DF_REDUCE_CREDITS_RSP 0x0025
#define APCB_TOKEN_UID_CBS_DF_DBG_LOAD_STEP_CTRL_DIS 0x0026 // Obsolete
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_ENFORCE_FREQ_DDR4 0x0027
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_CTL_DDR4 0x0028
#define APCB_TOKEN_UID_CBS_DBG_MEM_SPEED_DDR4 0x0029
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_UCLK_DIV1_M0_DDR4 0x002A
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_UCLK_DIV1_M1_DDR4 0x002B
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_UCLK_DIV1_M2_DDR4 0x002C
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_UCLK_DIV1_M3_DDR4 0x002D
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDDATAEN_CTL_DDR4 0x002E
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDDATAEN_DDR4 0x002F
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPHYWRLAT_CTL_DDR4 0x0030
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPHYWRLAT_DDR4 0x0031
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPHYWRDATA_CTL_DDR4 0x0032
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPHYWRDATA_DDR4 0x0033
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_WR_ODT_ON_DUR_DDR4 0x0034
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_WR_ODT_TRN_ON_DLY_DDR4 0x0035
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRC_CTL_DDR4 0x0036
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRC_DDR4 0x0037
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_RD_ODT_ON_DUR_DDR4 0x0038
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_RD_ODT_TRN_ON_DLY_DDR4 0x0039
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_START_DELAY_DQS_CTL_DDR4 0x003A
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_START_DELAY_DQS_DDR4 0x003B
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_START_DELAY_DQ_CTL_DDR4 0x003C
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_START_DELAY_DQ_DDR4 0x003D
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_TAIL_WIDTH_DQS_CTL_DDR4 0x003E
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_TAIL_WIDTH_DQS_DDR4 0x003F
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_TAIL_WIDTH_DQ_CTL_DDR4 0x0040
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_TAIL_WIDTH_DQ_DDR4 0x0041
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TREF_CTL_DDR4 0x0042
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TREF_DDR4 0x0043
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRWT_WB_DDR4 0x0044
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRFC0_CTL_DDR4 0x0045
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRFC0_DDR4 0x0046
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRFC1_CTL_DDR4 0x0047
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRFC1_DDR4 0x0048
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TCKSRX_CTL_DDR4 0x0049
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TCKSRX_DDR4 0x004A
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TCKSRE_CTL_DDR4 0x004B
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TCKSRE_DDR4 0x004C
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPD_CTL_DDR4 0x004D
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPD_DDR4 0x004E
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_ADDR_CMD_TRI_EN_DDR4 0x004F
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER2_T_MODE_DDR4 0x0050
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_DATA_SCRAMBLE_DDR4 0x0051
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_ON_DIMM_TEMP_SENSOR_EN_DDR4 0x0052
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CMD_THROTTLE_MODE_CTL_DDR4 0x0053
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CMD_THROTTLE_MODE_DDR4 0x0054
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_WR_CRC_EN_DDR4 0x0055
#define APCB_TOKEN_UID_CBS_DBG_MEM_GEAR_DOWN_MODE_DDR4 0x0056
#define APCB_TOKEN_UID_CBS_DBG_MEM_HW_HISTORY_MECH_DDR4 0x0057
#define APCB_TOKEN_UID_CBS_DBG_MEM_DRAM_PARITY_DDR4 0x0058
#define APCB_TOKEN_UID_CBS_DBG_MEM_RCD_PARITY_DDR4 0x0059
#define APCB_TOKEN_UID_CBS_DBG_MEM_DBI_DDR4 0x005A
#define APCB_TOKEN_UID_CBS_DBG_MEM_ADDR_TWEAK_EN_CTRL_DDR4 0x005B
#define APCB_TOKEN_UID_CBS_DBG_MEM_ADDR_TWEAK_EN_DDR4 0x005C
#define APCB_TOKEN_UID_CBS_DBG_MEM_DATA_ENCRYPTION_DDR4 0x005D
#define APCB_TOKEN_UID_CBS_DBG_MEM_FORCE_ENCRYPTION_DDR4 0x005E
#define APCB_TOKEN_UID_CBS_DBG_MEM_FINE_GRAN_REF_DDR4 0x005F
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PWR_DN_EN_DDR4 0x0060
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PWR_DN_MO_DDR4 0x0061
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PD_DLY_CTL_DDR4 0x0062
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PD_DLY_DDR4 0x0063
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_AGGRESSIVE_PWR_DOWN_EN_DDR4 0x0064
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_AGGRE_PD_DLY_CTL_DDR4 0x0065
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_AGGRE_PD_DLY_DDR4 0x0066
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PHY_POWER_SAVING_DDR4 0x0067
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PD_PHY_POWER_SAVE_DIS_DDR4 0x0068
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PHY_RECEIVER_POWER_MODE_DDR4 0x0069
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_MEM_PWR_POLICY_DDR4 0x006A
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_ALL_MEM_CLKS_DDR4 0x006B
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_ALL_CKE_DDR4 0x006C
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_ALL_CS_DDR4 0x006D
#define APCB_TOKEN_UID_CBS_DBG_MEM_DATA_POISONING_DDR4 0x006E
#define APCB_TOKEN_UID_CBS_DBG_MEM_ADDR_CMD_PARITY_RETRY_DDR4 0x006F
#define APCB_TOKEN_UID_CBS_DBG_MEM_ADDR_CMD_PARITY_ERROR_MAX_REPLAY_DDR4 0x0070
#define APCB_TOKEN_UID_CBS_DBG_MEM_WRITE_CRC_RETRY_DDR4 0x0071
#define APCB_TOKEN_UID_CBS_DBG_MEM_WRITE_CRC_ERROR_MAX_REPLAY_DDR4 0x0072
#define APCB_TOKEN_UID_CBS_DBG_MEM_INJECT_TX_CMD_PARITY_ERRORS_DDR4 0x0073
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_DRAM_ECC_SYMBOL_SIZE_DDR4 0x0074
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_DRAM_ECC_EN_DDR4 0x0075
#define APCB_TOKEN_UID_CBS_DBG_MEM_DATA_BUS_CONFIG_CTL_DDR4 0x0076
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_DATA_DRV_STR_DDR4 0x0077
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_RTT_NOM_DDR4 0x0078
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_RTT_WR_DDR4 0x0079
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_RTT_PARK_DDR4 0x007A
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_A_RD_PTR_MP0_CTL_DDR4 0x007B
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_A_RD_PTR_MP0_DDR4 0x007C
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_A_RD_PTR_MP1_CTL_DDR4 0x007D
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_A_RD_PTR_MP1_DDR4 0x007E
#define APCB_TOKEN_UID_CBS_DBG_MEM_DFI_MRL_MARGIN_CTL_DDR4 0x007F
#define APCB_TOKEN_UID_CBS_DBG_MEM_DFI_MRL_MARGIN_DDR4 0x0080
#define APCB_TOKEN_UID_CBS_DBG_MEM_PER_RANK_TIMING_DDR4 0x0081
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_TRAIN_MODE_DDR4 0x0082
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_MR6_VREF_DQ_CTRL_DDR4 0x0083
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_MR6_VREF_DQ_DDR4 0x0084
#define APCB_TOKEN_UID_CBS_DBG_MEM_VREF_RANGE_DDR4 0x0085
#define APCB_TOKEN_UID_CBS_DBG_CLDO_E12_GA 0x0086
#define APCB_TOKEN_UID_CBS_DBG_CLDO_DDR 0x0087
#define APCB_TOKEN_UID_CBS_DBG_CLDO_WAFL 0x0088
#define APCB_TOKEN_UID_CBS_DBG_CLDO_E12_GB 0x0089
#define APCB_TOKEN_UID_CBS_DBG_CLDO_VDDM0 0x008A
#define APCB_TOKEN_UID_CBS_DBG_CLDO_VDDM1 0x008B
#define APCB_TOKEN_UID_CBS_DBG_CLDO_VDDP_CTL 0x008C
#define APCB_TOKEN_UID_CBS_DBG_CLDOVDD_PVOLTAGE 0x008D
#define APCB_TOKEN_UID_CBS_DBG_CLDO_VDDM_CTL 0x008E
#define APCB_TOKEN_UID_CBS_DBG_CLDOVDD_MVOLTAGE 0x008F
#define APCB_TOKEN_UID_CPU_GEN_ABL_BP 0x0090
#define APCB_TOKEN_UID_CPU_GEN_ABL_CON_OUT 0x0091
#define APCB_TOKEN_UID_CBS_DBG_MEM_UMC_KEY0_DDR4 0x0092
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_TRAIN_DFE_DDR4 0x0093
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_TRAIN_FFE_DDR4 0x0094
#define APCB_TOKEN_UID_CBS_DBG_GNB_DBGU_NBIO_PORT80_TRACING 0x0095
#define APCB_TOKEN_UID_CBS_DBG_GNB_DBGU_NBIO_PORT80_TIMESTAMP 0x0096
#define APCB_TOKEN_UID_CBS_DBG_GNB_RESERVED1 0x0097
#define APCB_TOKEN_UID_CBS_DBG_GNB_RESERVED2 0x0098
#define APCB_TOKEN_UID_DF_CAKE_TKN_THRESH 0x0099
#define APCB_TOKEN_UID_DF_OPT_CAKE_DAT_LAT 0x009A
#define APCB_TOKEN_UID_DF_CPU_MSTR_RCV_PRB_RSP 0x009B
#define APCB_TOKEN_UID_DF_IO_MSTR_RCV_PRB_RSP 0x009C
#define APCB_TOKEN_UID_CBS_DBG_CLDO_VDDM 0x009D
#define APCB_TOKEN_UID_CBS_DBG_MEM_PSTATES_DDR4 0x009E
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_POST_PACKAGE_REPAIR_EN_DDR4 0x009F
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_POST_PACKAGE_REPAIR_ALL_BANKS_DDR4 0x00A0
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_POST_PACKAGE_REPAIR_ALL_RANKS_DDR4 0x00A1
#define APCB_TOKEN_UID_CBS_DBG_MEM_PROC_ODT_ALWAYS_ON_DDR4 0x00A2
#define APCB_TOKEN_UID_CBS_DBG_MEM_PROC_ODT_ALWAYS_OFF_DDR4 0x00A3
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_DRAM_OUTPUT_DRV_DDR4 0x00A4
#define APCB_TOKEN_UID_CPU_GEN_ABL_HDT_OUT 0x00A5
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_DELAY_WEIGHT2_D_CTRL_DDR4 0x00A6
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_DELAY_WEIGHT2_D_DDR4 0x00A7
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_VOLTAGE_WEIGHT2_D_CTRL_DDR4 0x00A8
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_VOLTAGE_WEIGHT2_D_DDR4 0x00A9
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_BITS_PER_POINT_CTRL_DDR4 0x00AA
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_BITS_PER_POINT_DDR4 0x00AB
#define APCB_TOKEN_UID_CBS_DBG_CPU_PM_SC_THROTTLE 0x00AC // Obsolete
#define APCB_TOKEN_UID_CBS_DBG_CPU_PM_SC_THROTTLE_CTRL 0x00AD // Obsolete
#define APCB_TOKEN_UID_CPU_GEN_ABL_HDT_OUT_DIE_CTRL 0x00AE
#define APCB_TOKEN_UID_CPU_GEN_ABL_HDT_OUT_DIE_BIT_MASK 0x00AF
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CPU_VREF_TRAINING_SEED_CTRL_DDR4 0x00B0
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CPU_VREF_TRAINING_SEED_DDR4 0x00B1
#define APCB_TOKEN_UID_CBS_DBG_MEM_TEMP_CTRL_REF_MODE_DDR4 0x00B2
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CUSTOM1_D_MSG_CTRL1 0x00B3
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER1_D_MSG_OFFSET1 0x00B4
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER1_D_MSG_DATA1 0x00B5
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CUSTOM1_D_MSG_CTRL2 0x00B6
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER1_D_MSG_OFFSET2 0x00B7
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER1_D_MSG_DATA2 0x00B8
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CUSTOM2_D_MSG_CTRL1 0x00B9
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER2_D_MSG_OFFSET1 0x00C0
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER2_D_MSG_DATA1 0x00C1
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CUSTOM2_D_MSG_CTRL2 0x00C2
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER2_D_MSG_OFFSET2 0x00C3
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER2_D_MSG_DATA2 0x00C4
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_RX_EN_DLY_OVERRIDE_OP 0x00C5
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_RX_EN_DLY_OVERRIDE_VALUE 0x00C6
#define APCB_TOKEN_UID_CBS_DBG_MEM_DATA_MASK_DDR4 0x00C7
#define APCB_TOKEN_UID_CBS_DBG_MEM_RD_PREAMBLE_CRITICAL_SPEED_DDR4 0x00C8
#define APCB_TOKEN_UID_CBS_DBG_MEM_RD_PREAMBLE_MSTATE_BITMAP_DDR4 0x00C9
#define APCB_TOKEN_UID_CBS_DBG_MEM_WR_PREAMBLE_CRITICAL_SPEED_DDR4 0x00CA
#define APCB_TOKEN_UID_CBS_DBG_MEM_WR_PREAMBLE_MSTATE_BITMAP_DDR4 0x00CB
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_RX_CLK_DLY_OVERRIDE_OP 0x00CC
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_RX_CLK_DLY_OVERRIDE_VALUE 0x00CD
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_VREF_DA_C1_OVERRIDE_OP 0x00CE
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_VREF_DA_C1_OVERRIDE_VALUE 0x00CF
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TCWL_DDR4 0x00D0
#define APCB_TOKEN_UID_CCX_L3CRB400_REPORT_RESPONSIBLE_VIC 0x00D1
#define APCB_TOKEN_UID_CCX_L3CRB400_REPORT_SHARED_VIC 0x00D2
#define APCB_TOKEN_UID_CCX_L3CRB400_MESH_GATE_LEVEL 0x00D3
#define APCB_TOKEN_UID_CCX_L3CRB400_DELAYED_WAKE_EN 0x00D4
#define APCB_TOKEN_UID_CCX_L3CRB400_DELAYED_WAKE_COUNT 0x00D4
#define APCB_TOKEN_UID_CCX_L3CRB400_WRSZLKUPDIS 0x00D6
#define APCB_TOKEN_UID_CCX_L3CRB428_VMG_16TB 0x00D7
#define APCB_TOKEN_UID_CCX_L3CRB428_VMG_REMAP_DIS 0x00D8
#define APCB_TOKEN_UID_CCX_L3CRB428_VMG_KEY_RECLAIM_THRESH 0x00D9
#define APCB_TOKEN_UID_CCX_L3CRB428_VMGKEY_RECLAIM_NUM 0x00DA
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRTP_DDR4 0x00DB
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWTR_L_DDR4 0x00DC
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWTR_S_DDR4 0x00DD
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRRD_L_DDR4 0x00DE
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRRD_S_DDR4 0x00DF
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDRD_SC_L_DDR4 0x00E0
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDRD_SC_DDR4 0x00E1
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDRD_SD_DDR4 0x00E2
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDRD_DD_DDR4 0x00E3
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWRWR_SC_L_DDR4 0x00E4
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWRWR_SC_DDR4 0x00E5
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWRWR_SD_DDR4 0x00E6
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWRWR_DD_DDR4 0x00E7
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWRRD_DDR4 0x00E8
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDWR_DDR4 0x00E9
#define APCB_TOKEN_UID_CPU_SYNC_FLOOD_ON_MCA 0x00EA
#define APCB_TOKEN_UID_DF_SPF_WAY_CTRL 0x00EB
#define APCB_TOKEN_UID_CBS_DBG_MEM_EARLY_PAGE_ACTIVATE_DDR4 0x00EC
#define APCB_TOKEN_UID_DF_CLNVIC_PRB_INTRLCK_CTRL 0x00ED
#endif //!APCB_V3_UID_USED

#define APCB_TOKEN_CBS_DBG_END 0x00EE
#define APCB_TOKEN_CBS_DBG_LIMIT 0x1FFF

#else // APCB_TOKEN_V2_STYLE

// Note: Ensure that the token name matches the variable name in CBS xml file/
//       ApcbAutoGen.h file in Resource folder in CBS package.
//
// CBS DBG APCB Tokens
//
#define APCB_TOKEN_CBS_DBG_BEGIN 0x0000
#if !APCB_V3_UID_USED
#define APCB_TOKEN_UID_DF_CORE_MSTR_REQ_ORDERING 0x0001
#define APCB_TOKEN_UID_DF_IO_MSTR_REQ_ORDERING 0x0002
#define APCB_TOKEN_UID_DF_MEM_CANCEL_DIS 0x0003
#define APCB_TOKEN_UID_DF_MIG_PRB_DIS 0x0004
#define APCB_TOKEN_UID_DF_STOP_ON_SPF_ERROR 0x0005
#define APCB_TOKEN_UID_DF_TCDX_BYPASS_DIS 0x0006
#define APCB_TOKEN_UID_DF_F1F_FETCH_PRB_RMT 0x0007
#define APCB_TOKEN_UID_DF_F1F_FETCH_PRB_LCL 0x0008
#define APCB_TOKEN_UID_DF_F1F_FETCH_PRB_TARGET 0x0009
#define APCB_TOKEN_UID_DF_SPF_WAY_DIS 0x000A
#define APCB_TOKEN_UID_DF_IO_REQ_BUS_LOCK_CTRL 0x000B
#define APCB_TOKEN_UID_DF_IOM_PERF_MON_PRB_RSP 0x000C
#define APCB_TOKEN_UID_DF_IOM_PERF_MON_TGT_SEL 0x000D
#define APCB_TOKEN_UID_DF_WDT_CTRL 0x000E
#define APCB_TOKEN_UID_DF_CAKE_REQ_ADDR_COMPRESSION 0x000F
#define APCB_TOKEN_UID_DF_CAKE_DATA_COMPRESSION 0x0010
#define APCB_TOKEN_UID_DF_CAKE_RSP_CMD_PACKING 0x0011
#define APCB_TOKEN_UID_DF_CAKE_PRB_COMBINING 0x0012
#define APCB_TOKEN_UID_DF_CAKE_IO_ADDR_COMP_BIT 0x0013
#define APCB_TOKEN_UID_DF_IO_BUS_LOCK_INV_DIS 0x0014
#define APCB_TOKEN_UID_DF_PIE_PRQ_BCST_LIMIT 0x0015
#define APCB_TOKEN_UID_DF_LMT_MAX_IO_REQ_MASTER 0x0016
#define APCB_TOKEN_UID_DF_LMT_MAX_IO_REQ_LIMIT 0x0017
#define APCB_TOKEN_UID_DF_IOS_RSP_BYPASS_CTRL 0x0018
#define APCB_TOKEN_UID_DF_CAKE_BYPASS_CTRL 0x0019
#define APCB_TOKEN_UID_DF_CS_BYPASS_CTRL 0x001A
#define APCB_TOKEN_UID_DF_TGT_START_CTRL 0x001B
#define APCB_TOKEN_UID_DF_LINK_ERR_INJ 0x001C
#define APCB_TOKEN_UID_DF_VC8_TRACING_TOK_ALLOC 0x001D
#define APCB_TOKEN_UID_DF_VC8_TRACING_REQ_CS 0x001E
#define APCB_TOKEN_UID_DF_VC8_TRACING_REQ_IOMS 0x001F
#define APCB_TOKEN_UID_DF_VC8_TRACING_CSQ 0x0020
#define APCB_TOKEN_UID_DF_VC8_TRACING_RSP_IOMS 0x0021
#define APCB_TOKEN_UID_DF_VC8_TRACING_RSP_TCDX 0x0022
#define APCB_TOKEN_UID_DF_REDUCE_CREDITS_REQ 0x0023
#define APCB_TOKEN_UID_DF_REDUCE_CREDITS_PRB 0x0024
#define APCB_TOKEN_UID_DF_REDUCE_CREDITS_RSP 0x0025
#define APCB_TOKEN_UID_CBS_DF_DBG_LOAD_STEP_CTRL_DIS 0x0026 // Obsolete
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_ENFORCE_FREQ_DDR4 0x0027
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_CTL_DDR4 0x0028
#define APCB_TOKEN_UID_CBS_DBG_MEM_SPEED_DDR4 0x0029
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_UCLK_DIV1_M0_DDR4 0x002A
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_UCLK_DIV1_M1_DDR4 0x002B
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_UCLK_DIV1_M2_DDR4 0x002C
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_UCLK_DIV1_M3_DDR4 0x002D
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDDATAEN_CTL_DDR4 0x002E
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDDATAEN_DDR4 0x002F
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPHYWRLAT_CTL_DDR4 0x0030
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPHYWRLAT_DDR4 0x0031
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPHYWRDATA_CTL_DDR4 0x0032
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPHYWRDATA_DDR4 0x0033
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_WR_ODT_ON_DUR_DDR4 0x0034
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_WR_ODT_TRN_ON_DLY_DDR4 0x0035
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRC_CTL_DDR4 0x0036
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRC_DDR4 0x0037
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_RD_ODT_ON_DUR_DDR4 0x0038
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_RD_ODT_TRN_ON_DLY_DDR4 0x0039
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_START_DELAY_DQS_CTL_DDR4 0x003A
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_START_DELAY_DQS_DDR4 0x003B
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_START_DELAY_DQ_CTL_DDR4 0x003C
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_START_DELAY_DQ_DDR4 0x003D
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_TAIL_WIDTH_DQS_CTL_DDR4 0x003E
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_TAIL_WIDTH_DQS_DDR4 0x003F
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_TAIL_WIDTH_DQ_CTL_DDR4 0x0040
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_P_ODT_TAIL_WIDTH_DQ_DDR4 0x0041
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TREF_CTL_DDR4 0x0042
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TREF_DDR4 0x0043
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRWT_WB_DDR4 0x0044
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRFC0_CTL_DDR4 0x0045
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRFC0_DDR4 0x0046
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRFC1_CTL_DDR4 0x0047
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRFC1_DDR4 0x0048
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TCKSRX_CTL_DDR4 0x0049
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TCKSRX_DDR4 0x004A
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TCKSRE_CTL_DDR4 0x004B
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TCKSRE_DDR4 0x004C
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPD_CTL_DDR4 0x004D
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TPD_DDR4 0x004E
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_ADDR_CMD_TRI_EN_DDR4 0x004F
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER2_T_MODE_DDR4 0x0050
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_DATA_SCRAMBLE_DDR4 0x0051
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_ON_DIMM_TEMP_SENSOR_EN_DDR4 0x0052
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CMD_THROTTLE_MODE_CTL_DDR4 0x0053
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CMD_THROTTLE_MODE_DDR4 0x0054
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_WR_CRC_EN_DDR4 0x0055
#define APCB_TOKEN_UID_CBS_DBG_MEM_GEAR_DOWN_MODE_DDR4 0x0056
#define APCB_TOKEN_UID_CBS_DBG_MEM_HW_HISTORY_MECH_DDR4 0x0057
#define APCB_TOKEN_UID_CBS_DBG_MEM_DRAM_PARITY_DDR4 0x0058
#define APCB_TOKEN_UID_CBS_DBG_MEM_RCD_PARITY_DDR4 0x0059
#define APCB_TOKEN_UID_CBS_DBG_MEM_DBI_DDR4 0x005A
#define APCB_TOKEN_UID_CBS_DBG_MEM_ADDR_TWEAK_EN_CTRL_DDR4 0x005B
#define APCB_TOKEN_UID_CBS_DBG_MEM_ADDR_TWEAK_EN_DDR4 0x005C
#define APCB_TOKEN_UID_CBS_DBG_MEM_DATA_ENCRYPTION_DDR4 0x005D
#define APCB_TOKEN_UID_CBS_DBG_MEM_FORCE_ENCRYPTION_DDR4 0x005E
#define APCB_TOKEN_UID_CBS_DBG_MEM_FINE_GRAN_REF_DDR4 0x005F
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PWR_DN_EN_DDR4 0x0060
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PWR_DN_MO_DDR4 0x0061
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PD_DLY_CTL_DDR4 0x0062
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PD_DLY_DDR4 0x0063
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_AGGRESSIVE_PWR_DOWN_EN_DDR4 0x0064
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_AGGRE_PD_DLY_CTL_DDR4 0x0065
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_AGGRE_PD_DLY_DDR4 0x0066
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PHY_POWER_SAVING_DDR4 0x0067
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PD_PHY_POWER_SAVE_DIS_DDR4 0x0068
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PHY_RECEIVER_POWER_MODE_DDR4 0x0069
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_MEM_PWR_POLICY_DDR4 0x006A
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_ALL_MEM_CLKS_DDR4 0x006B
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_ALL_CKE_DDR4 0x006C
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_ALL_CS_DDR4 0x006D
#define APCB_TOKEN_UID_CBS_DBG_MEM_DATA_POISONING_DDR4 0x006E
#define APCB_TOKEN_UID_CBS_DBG_MEM_ADDR_CMD_PARITY_RETRY_DDR4 0x006F
#define APCB_TOKEN_UID_CBS_DBG_MEM_ADDR_CMD_PARITY_ERROR_MAX_REPLAY_DDR4 0x0070
#define APCB_TOKEN_UID_CBS_DBG_MEM_WRITE_CRC_RETRY_DDR4 0x0071
#define APCB_TOKEN_UID_CBS_DBG_MEM_WRITE_CRC_ERROR_MAX_REPLAY_DDR4 0x0072
#define APCB_TOKEN_UID_CBS_DBG_MEM_INJECT_TX_CMD_PARITY_ERRORS_DDR4 0x0073
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_DRAM_ECC_SYMBOL_SIZE_DDR4 0x0074
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_DRAM_ECC_EN_DDR4 0x0075
#define APCB_TOKEN_UID_CBS_DBG_MEM_DATA_BUS_CONFIG_CTL_DDR4 0x0076
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_DATA_DRV_STR_DDR4 0x0077
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_RTT_NOM_DDR4 0x0078
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_RTT_WR_DDR4 0x0079
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_RTT_PARK_DDR4 0x007A
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_A_RD_PTR_MP0_CTL_DDR4 0x007B
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_A_RD_PTR_MP0_DDR4 0x007C
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_A_RD_PTR_MP1_CTL_DDR4 0x007D
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_A_RD_PTR_MP1_DDR4 0x007E
#define APCB_TOKEN_UID_CBS_DBG_MEM_DFI_MRL_MARGIN_CTL_DDR4 0x007F
#define APCB_TOKEN_UID_CBS_DBG_MEM_DFI_MRL_MARGIN_DDR4 0x0080
#define APCB_TOKEN_UID_CBS_DBG_MEM_PER_RANK_TIMING_DDR4 0x0081
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_TRAIN_MODE_DDR4 0x0082
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_MR6_VREF_DQ_CTRL_DDR4 0x0083
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_MR6_VREF_DQ_DDR4 0x0084
#define APCB_TOKEN_UID_CBS_DBG_MEM_VREF_RANGE_DDR4 0x0085
#define APCB_TOKEN_UID_CBS_DBG_CLDO_E12_GA 0x0086
#define APCB_TOKEN_UID_CBS_DBG_CLDO_DDR 0x0087
#define APCB_TOKEN_UID_CBS_DBG_CLDO_WAFL 0x0088
#define APCB_TOKEN_UID_CBS_DBG_CLDO_E12_GB 0x0089
#define APCB_TOKEN_UID_CBS_DBG_CLDO_VDDM0 0x008A
#define APCB_TOKEN_UID_CBS_DBG_CLDO_VDDM1 0x008B
#define APCB_TOKEN_UID_CBS_DBG_CLDO_VDDP_CTL 0x008C
#define APCB_TOKEN_UID_CBS_DBG_CLDOVDD_PVOLTAGE 0x008D
#define APCB_TOKEN_UID_CBS_DBG_CLDO_VDDM_CTL 0x008E
#define APCB_TOKEN_UID_CBS_DBG_CLDOVDD_MVOLTAGE 0x008F
#define APCB_TOKEN_UID_CPU_GEN_ABL_BP 0x0090
#define APCB_TOKEN_UID_CPU_GEN_ABL_CON_OUT 0x0091
#define APCB_TOKEN_UID_CBS_DBG_MEM_UMC_KEY0_DDR4 0x0092
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_TRAIN_DFE_DDR4 0x0093
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_TRAIN_FFE_DDR4 0x0094
#define APCB_TOKEN_UID_CBS_DBG_GNB_DBGU_NBIO_PORT80_TRACING 0x0095
#define APCB_TOKEN_UID_CBS_DBG_GNB_DBGU_NBIO_PORT80_TIMESTAMP 0x0096
#define APCB_TOKEN_UID_CBS_DBG_GNB_RESERVED1 0x0097
#define APCB_TOKEN_UID_CBS_DBG_GNB_RESERVED2 0x0098
#define APCB_TOKEN_UID_DF_CAKE_TKN_THRESH 0x0099
#define APCB_TOKEN_UID_DF_OPT_CAKE_DAT_LAT 0x009A
#define APCB_TOKEN_UID_DF_CPU_MSTR_RCV_PRB_RSP 0x009B
#define APCB_TOKEN_UID_DF_IO_MSTR_RCV_PRB_RSP 0x009C
#define APCB_TOKEN_UID_CBS_DBG_CLDO_VDDM 0x009D
#define APCB_TOKEN_UID_CBS_DBG_MEM_PSTATES_DDR4 0x009E
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_POST_PACKAGE_REPAIR_EN_DDR4 0x009F
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_POST_PACKAGE_REPAIR_ALL_BANKS_DDR4 0x00A0
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_POST_PACKAGE_REPAIR_ALL_RANKS_DDR4 0x00A1
#define APCB_TOKEN_UID_CBS_DBG_MEM_PROC_ODT_ALWAYS_ON_DDR4 0x00A2
#define APCB_TOKEN_UID_CBS_DBG_MEM_PROC_ODT_ALWAYS_OFF_DDR4 0x00A3
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_DRAM_OUTPUT_DRV_DDR4 0x00A4
#define APCB_TOKEN_UID_CPU_GEN_ABL_HDT_OUT 0x00A5
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_DELAY_WEIGHT2_D_CTRL_DDR4 0x00A6
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_DELAY_WEIGHT2_D_DDR4 0x00A7
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_VOLTAGE_WEIGHT2_D_CTRL_DDR4 0x00A8
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_VOLTAGE_WEIGHT2_D_DDR4 0x00A9
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_BITS_PER_POINT_CTRL_DDR4 0x00AA
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_PMU_BITS_PER_POINT_DDR4 0x00AB
#define APCB_TOKEN_UID_CBS_DBG_CPU_PM_SC_THROTTLE 0x00AC // Obsolete
#define APCB_TOKEN_UID_CBS_DBG_CPU_PM_SC_THROTTLE_CTRL 0x00AD // Obsolete
#define APCB_TOKEN_UID_CPU_GEN_ABL_HDT_OUT_DIE_CTRL 0x00AE
#define APCB_TOKEN_UID_CPU_GEN_ABL_HDT_OUT_DIE_BIT_MASK 0x00AF
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CPU_VREF_TRAINING_SEED_CTRL_DDR4 0x00B0
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CPU_VREF_TRAINING_SEED_DDR4 0x00B1
#define APCB_TOKEN_UID_CBS_DBG_MEM_TEMP_CTRL_REF_MODE_DDR4 0x00B2
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CUSTOM1_D_MSG_CTRL1 0x00B3
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER1_D_MSG_OFFSET1 0x00B4
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER1_D_MSG_DATA1 0x00B5
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CUSTOM1_D_MSG_CTRL2 0x00B6
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER1_D_MSG_OFFSET2 0x00B7
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER1_D_MSG_DATA2 0x00B8
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CUSTOM2_D_MSG_CTRL1 0x00B9
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER2_D_MSG_OFFSET1 0x00C0
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER2_D_MSG_DATA1 0x00C1
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER_CUSTOM2_D_MSG_CTRL2 0x00C2
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER2_D_MSG_OFFSET2 0x00C3
#define APCB_TOKEN_UID_CBS_DBG_MEM_CTRLLER2_D_MSG_DATA2 0x00C4
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_RX_EN_DLY_OVERRIDE_OP 0x00C5
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_RX_EN_DLY_OVERRIDE_VALUE 0x00C6
#define APCB_TOKEN_UID_CBS_DBG_MEM_DATA_MASK_DDR4 0x00C7
#define APCB_TOKEN_UID_CBS_DBG_MEM_RD_PREAMBLE_CRITICAL_SPEED_DDR4 0x00C8
#define APCB_TOKEN_UID_CBS_DBG_MEM_RD_PREAMBLE_MSTATE_BITMAP_DDR4 0x00C9
#define APCB_TOKEN_UID_CBS_DBG_MEM_WR_PREAMBLE_CRITICAL_SPEED_DDR4 0x00CA
#define APCB_TOKEN_UID_CBS_DBG_MEM_WR_PREAMBLE_MSTATE_BITMAP_DDR4 0x00CB
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_RX_CLK_DLY_OVERRIDE_OP 0x00CC
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_RX_CLK_DLY_OVERRIDE_VALUE 0x00CD
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_VREF_DA_C1_OVERRIDE_OP 0x00CE
#define APCB_TOKEN_UID_CBS_DBG_MEM_PHY_VREF_DA_C1_OVERRIDE_VALUE 0x00CF
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TCWL_DDR4 0x00D0
#define APCB_TOKEN_UID_CCX_L3CRB400_REPORT_RESPONSIBLE_VIC 0x00D1
#define APCB_TOKEN_UID_CCX_L3CRB400_REPORT_SHARED_VIC 0x00D2
#define APCB_TOKEN_UID_CCX_L3CRB400_MESH_GATE_LEVEL 0x00D3
#define APCB_TOKEN_UID_CCX_L3CRB400_DELAYED_WAKE_EN 0x00D4
#define APCB_TOKEN_UID_CCX_L3CRB400_DELAYED_WAKE_COUNT 0x00D4
#define APCB_TOKEN_UID_CCX_L3CRB400_WRSZLKUPDIS 0x00D6
#define APCB_TOKEN_UID_CCX_L3CRB428_VMG_16TB 0x00D7
#define APCB_TOKEN_UID_CCX_L3CRB428_VMG_REMAP_DIS 0x00D8
#define APCB_TOKEN_UID_CCX_L3CRB428_VMG_KEY_RECLAIM_THRESH 0x00D9
#define APCB_TOKEN_UID_CCX_L3CRB428_VMGKEY_RECLAIM_NUM 0x00DA
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRTP_DDR4 0x00DB
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWTR_L_DDR4 0x00DC
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWTR_S_DDR4 0x00DD
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRRD_L_DDR4 0x00DE
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRRD_S_DDR4 0x00DF
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDRD_SC_L_DDR4 0x00E0
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDRD_SC_DDR4 0x00E1
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDRD_SD_DDR4 0x00E2
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDRD_DD_DDR4 0x00E3
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWRWR_SC_L_DDR4 0x00E4
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWRWR_SC_DDR4 0x00E5
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWRWR_SD_DDR4 0x00E6
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWRWR_DD_DDR4 0x00E7
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TWRRD_DDR4 0x00E8
#define APCB_TOKEN_UID_CBS_DBG_MEM_TIMING_TRDWR_DDR4 0x00E9
#define APCB_TOKEN_UID_CPU_SYNC_FLOOD_ON_MCA 0x00EA
#define APCB_TOKEN_UID_DF_SPF_WAY_CTRL 0x00EB
#define APCB_TOKEN_UID_CBS_DBG_MEM_EARLY_PAGE_ACTIVATE_DDR4 0x00EC
#define APCB_TOKEN_UID_DF_CLNVIC_PRB_INTRLCK_CTRL 0x00ED
#endif // (APCB_V2_TOKEN_ID_TO_UID == 0)

#define APCB_TOKEN_CBS_DBG_END 0x00EE
#define APCB_TOKEN_CBS_DBG_LIMIT 0x1FFF

#endif // APCB_TOKEN_V2_STYLE

#endif // _APCB_V2_TOKEN_ID_DEBUG_H_

