#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May  6 17:26:53 2024
# Process ID: 16372
# Current directory: G:/xilinx/projects/vision_thor_median
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15244 G:\xilinx\projects\vision_thor_median\vision_thor.xpr
# Log file: G:/xilinx/projects/vision_thor_median/vivado.log
# Journal file: G:/xilinx/projects/vision_thor_median\vivado.jou
# Running On: Kuba, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 17107 MB
#-----------------------------------------------------------
start_gui
open_project G:/xilinx/projects/vision_thor_median/vision_thor.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config G:/xilinx/projects/vision_thor_median/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 50 us
close_sim
launch_simulation
open_wave_config G:/xilinx/projects/vision_thor_median/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {1 0ns}
run 50 us
close [ open G:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/new/median5x5.v w ]
add_files G:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/new/median5x5.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name delayLineBRAM
set_property -dict [list \
  CONFIG.Component_Name {delayLineBRAM} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Operating_Mode_A {READ_FIRST} \
  CONFIG.Write_Depth_A {2048} \
  CONFIG.Write_Width_A {17} \
] [get_ips delayLineBRAM]
generate_target {instantiation_template} [get_files g:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
generate_target all [get_files  g:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
catch { config_ip_cache -export [get_ips -all delayLineBRAM] }
export_ip_user_files -of_objects [get_files g:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
launch_runs delayLineBRAM_synth_1 -jobs 2
wait_on_run delayLineBRAM_synth_1
export_simulation -of_objects [get_files g:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci] -directory G:/xilinx/projects/vision_thor_median/vision_thor.ip_user_files/sim_scripts -ip_user_files_dir G:/xilinx/projects/vision_thor_median/vision_thor.ip_user_files -ipstatic_source_dir G:/xilinx/projects/vision_thor_median/vision_thor.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/xilinx/projects/vision_thor_median/vision_thor.cache/compile_simlib/modelsim} {questa=G:/xilinx/projects/vision_thor_median/vision_thor.cache/compile_simlib/questa} {riviera=G:/xilinx/projects/vision_thor_median/vision_thor.cache/compile_simlib/riviera} {activehdl=G:/xilinx/projects/vision_thor_median/vision_thor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse E:/Downloads/delayLinieBRAM_WP.v
update_compile_order -fileset sources_1
close [ open G:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/new/delay_block.v w ]
add_files G:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/new/delay_block.v
update_compile_order -fileset sources_1
close [ open G:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/new/delay_line.v w ]
add_files G:/xilinx/projects/vision_thor_median/vision_thor.srcs/sources_1/new/delay_line.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_1_0
launch_simulation
open_wave_config G:/xilinx/projects/vision_thor_median/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {5 0ns}
run 50 us
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
close_sim
