|top_ge
clock => vga_rom:vga.in_clock
clock => vga_rom:vga.clk_0
clock => cpu:cpu_m.clock_ram
clock => tmp[27].CLK
clock => tmp[26].CLK
clock => tmp[25].CLK
clock => tmp[24].CLK
clock => tmp[23].CLK
clock => tmp[22].CLK
clock => tmp[21].CLK
clock => tmp[20].CLK
clock => tmp[19].CLK
clock => tmp[18].CLK
clock => tmp[17].CLK
clock => tmp[16].CLK
clock => tmp[15].CLK
clock => tmp[14].CLK
clock => tmp[13].CLK
clock => tmp[12].CLK
clock => tmp[11].CLK
clock => tmp[10].CLK
clock => tmp[9].CLK
clock => tmp[8].CLK
clock => tmp[7].CLK
clock => tmp[6].CLK
clock => tmp[5].CLK
clock => tmp[4].CLK
clock => tmp[3].CLK
clock => tmp[2].CLK
clock => tmp[1].CLK
clock => tmp[0].CLK
clock => top:key_board.fclk
reset => vga_rom:vga.reset
reset => top:key_board.rst_in
hs <= vga_rom:vga.hs
vs <= vga_rom:vga.vs
r[0] <= vga_rom:vga.r[0]
r[1] <= vga_rom:vga.r[1]
r[2] <= vga_rom:vga.r[2]
g[0] <= vga_rom:vga.g[0]
g[1] <= vga_rom:vga.g[1]
g[2] <= vga_rom:vga.g[2]
b[0] <= vga_rom:vga.b[0]
b[1] <= vga_rom:vga.b[1]
b[2] <= vga_rom:vga.b[2]
keyboard => top:key_board.datain
filter_clock => top:key_board.clkin
seg_0[0] <= seg7:s0.seg_out[0]
seg_0[1] <= seg7:s0.seg_out[1]
seg_0[2] <= seg7:s0.seg_out[2]
seg_0[3] <= seg7:s0.seg_out[3]
seg_0[4] <= seg7:s0.seg_out[4]
seg_0[5] <= seg7:s0.seg_out[5]
seg_0[6] <= seg7:s0.seg_out[6]
seg_1[0] <= seg7:s1.seg_out[0]
seg_1[1] <= seg7:s1.seg_out[1]
seg_1[2] <= seg7:s1.seg_out[2]
seg_1[3] <= seg7:s1.seg_out[3]
seg_1[4] <= seg7:s1.seg_out[4]
seg_1[5] <= seg7:s1.seg_out[5]
seg_1[6] <= seg7:s1.seg_out[6]
seg_2[0] <= seg7:s2.seg_out[0]
seg_2[1] <= seg7:s2.seg_out[1]
seg_2[2] <= seg7:s2.seg_out[2]
seg_2[3] <= seg7:s2.seg_out[3]
seg_2[4] <= seg7:s2.seg_out[4]
seg_2[5] <= seg7:s2.seg_out[5]
seg_2[6] <= seg7:s2.seg_out[6]
seg_3[0] <= seg7:s3.seg_out[0]
seg_3[1] <= seg7:s3.seg_out[1]
seg_3[2] <= seg7:s3.seg_out[2]
seg_3[3] <= seg7:s3.seg_out[3]
seg_3[4] <= seg7:s3.seg_out[4]
seg_3[5] <= seg7:s3.seg_out[5]
seg_3[6] <= seg7:s3.seg_out[6]
seg_4[0] <= seg7:s4.seg_out[0]
seg_4[1] <= seg7:s4.seg_out[1]
seg_4[2] <= seg7:s4.seg_out[2]
seg_4[3] <= seg7:s4.seg_out[3]
seg_4[4] <= seg7:s4.seg_out[4]
seg_4[5] <= seg7:s4.seg_out[5]
seg_4[6] <= seg7:s4.seg_out[6]
seg_5[0] <= seg7:s5.seg_out[0]
seg_5[1] <= seg7:s5.seg_out[1]
seg_5[2] <= seg7:s5.seg_out[2]
seg_5[3] <= seg7:s5.seg_out[3]
seg_5[4] <= seg7:s5.seg_out[4]
seg_5[5] <= seg7:s5.seg_out[5]
seg_5[6] <= seg7:s5.seg_out[6]
seg_6[0] <= top:key_board.seg0[0]
seg_6[1] <= top:key_board.seg0[1]
seg_6[2] <= top:key_board.seg0[2]
seg_6[3] <= top:key_board.seg0[3]
seg_6[4] <= top:key_board.seg0[4]
seg_6[5] <= top:key_board.seg0[5]
seg_6[6] <= top:key_board.seg0[6]
seg_7[0] <= top:key_board.seg1[0]
seg_7[1] <= top:key_board.seg1[1]
seg_7[2] <= top:key_board.seg1[2]
seg_7[3] <= top:key_board.seg1[3]
seg_7[4] <= top:key_board.seg1[4]
seg_7[5] <= top:key_board.seg1[5]
seg_7[6] <= top:key_board.seg1[6]


|top_ge|top:key_board
datain => Keyboard:u0.datain
clkin => counter[2].CLK
clkin => counter[1].CLK
clkin => counter[0].CLK
clkin => Keyboard:u0.clkin
clkin => state~12.IN1
fclk => Keyboard:u0.fclk
rst_in => Keyboard:u0.rst
seg0[0] <= seg7:u1.seg_out[0]
seg0[1] <= seg7:u1.seg_out[1]
seg0[2] <= seg7:u1.seg_out[2]
seg0[3] <= seg7:u1.seg_out[3]
seg0[4] <= seg7:u1.seg_out[4]
seg0[5] <= seg7:u1.seg_out[5]
seg0[6] <= seg7:u1.seg_out[6]
seg1[0] <= seg7:u2.seg_out[0]
seg1[1] <= seg7:u2.seg_out[1]
seg1[2] <= seg7:u2.seg_out[2]
seg1[3] <= seg7:u2.seg_out[3]
seg1[4] <= seg7:u2.seg_out[4]
seg1[5] <= seg7:u2.seg_out[5]
seg1[6] <= seg7:u2.seg_out[6]
onpress[0] <= state.on_left.DB_MAX_OUTPUT_PORT_TYPE
onpress[1] <= state.on_right.DB_MAX_OUTPUT_PORT_TYPE
onpress[2] <= state.on_up.DB_MAX_OUTPUT_PORT_TYPE
onpress[3] <= state.on_down.DB_MAX_OUTPUT_PORT_TYPE
fuck <= Keyboard:u0.fokout


|top_ge|top:key_board|Keyboard:u0
datain => data.DATAIN
clkin => clk1.DATAIN
fclk => clk1.CLK
fclk => clk2.CLK
fclk => data.CLK
fclk => code[7].CLK
fclk => code[6].CLK
fclk => code[5].CLK
fclk => code[4].CLK
fclk => code[3].CLK
fclk => code[2].CLK
fclk => code[1].CLK
fclk => code[0].CLK
fclk => fok.CLK
fclk => state~28.IN1
rst => code[7].ACLR
rst => code[6].ACLR
rst => code[5].ACLR
rst => code[4].ACLR
rst => code[3].ACLR
rst => code[2].ACLR
rst => code[1].ACLR
rst => code[0].ACLR
rst => fok.ACLR
rst => state~29.IN1
scancode[0] <= scancode[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
scancode[1] <= scancode[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
scancode[2] <= scancode[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
scancode[3] <= scancode[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
scancode[4] <= scancode[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
scancode[5] <= scancode[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
scancode[6] <= scancode[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
scancode[7] <= scancode[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
fokout <= fok.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|top:key_board|seg7:u1
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|top:key_board|seg7:u2
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|cpu:cpu_m
clock_cpu => ram_data:dram.cpu_clock
clock_cpu => register_device:reg.clock
clock_cpu => counting_device:count.clock
clock_ram => ram_prog:pram.clock
clock_ram => ram_data:dram.clock
reset => counting_device:count.reset
key[0] => register_device:reg.key[0]
key[1] => register_device:reg.key[1]
key[2] => register_device:reg.key[2]
key[3] => register_device:reg.key[3]
write_address[0] => ram_prog:pram.write_address[0]
write_address[1] => ram_prog:pram.write_address[1]
write_address[2] => ram_prog:pram.write_address[2]
write_address[3] => ram_prog:pram.write_address[3]
write_address[4] => ram_prog:pram.write_address[4]
write_address[5] => ram_prog:pram.write_address[5]
write_address[6] => ram_prog:pram.write_address[6]
write_address[7] => ram_prog:pram.write_address[7]
write_address[8] => ram_prog:pram.write_address[8]
write_address[9] => ram_prog:pram.write_address[9]
write_address[10] => ram_prog:pram.write_address[10]
write_address[11] => ram_prog:pram.write_address[11]
write_address[12] => ram_prog:pram.write_address[12]
write_address[13] => ram_prog:pram.write_address[13]
write_address[14] => ram_prog:pram.write_address[14]
write_address[15] => ram_prog:pram.write_address[15]
data_in[0] => ram_prog:pram.data_in[0]
data_in[1] => ram_prog:pram.data_in[1]
data_in[2] => ram_prog:pram.data_in[2]
data_in[3] => ram_prog:pram.data_in[3]
data_in[4] => ram_prog:pram.data_in[4]
data_in[5] => ram_prog:pram.data_in[5]
data_in[6] => ram_prog:pram.data_in[6]
data_in[7] => ram_prog:pram.data_in[7]
data_in[8] => ram_prog:pram.data_in[8]
data_in[9] => ram_prog:pram.data_in[9]
data_in[10] => ram_prog:pram.data_in[10]
data_in[11] => ram_prog:pram.data_in[11]
data_in[12] => ram_prog:pram.data_in[12]
data_in[13] => ram_prog:pram.data_in[13]
data_in[14] => ram_prog:pram.data_in[14]
data_in[15] => ram_prog:pram.data_in[15]
write_clock => ram_prog:pram.write_clock
wren => ram_prog:pram.wren
command[0] <= ram_prog:pram.data_out[0]
command[1] <= ram_prog:pram.data_out[1]
command[2] <= ram_prog:pram.data_out[2]
command[3] <= ram_prog:pram.data_out[3]
command[4] <= ram_prog:pram.data_out[4]
command[5] <= ram_prog:pram.data_out[5]
command[6] <= ram_prog:pram.data_out[6]
command[7] <= ram_prog:pram.data_out[7]
command[8] <= ram_prog:pram.data_out[8]
command[9] <= ram_prog:pram.data_out[9]
command[10] <= ram_prog:pram.data_out[10]
command[11] <= ram_prog:pram.data_out[11]
command[12] <= ram_prog:pram.data_out[12]
command[13] <= ram_prog:pram.data_out[13]
command[14] <= ram_prog:pram.data_out[14]
command[15] <= ram_prog:pram.data_out[15]
value1[0] <= register_device:reg.value1[0]
value1[1] <= register_device:reg.value1[1]
value1[2] <= register_device:reg.value1[2]
value1[3] <= register_device:reg.value1[3]
value1[4] <= register_device:reg.value1[4]
value1[5] <= register_device:reg.value1[5]
value1[6] <= register_device:reg.value1[6]
value1[7] <= register_device:reg.value1[7]
value1[8] <= register_device:reg.value1[8]
value1[9] <= register_device:reg.value1[9]
value1[10] <= register_device:reg.value1[10]
value1[11] <= register_device:reg.value1[11]
value1[12] <= register_device:reg.value1[12]
value1[13] <= register_device:reg.value1[13]
value1[14] <= register_device:reg.value1[14]
value1[15] <= register_device:reg.value1[15]
value2[0] <= register_device:reg.value2[0]
value2[1] <= register_device:reg.value2[1]
value2[2] <= register_device:reg.value2[2]
value2[3] <= register_device:reg.value2[3]
value2[4] <= register_device:reg.value2[4]
value2[5] <= register_device:reg.value2[5]
value2[6] <= register_device:reg.value2[6]
value2[7] <= register_device:reg.value2[7]
value2[8] <= register_device:reg.value2[8]
value2[9] <= register_device:reg.value2[9]
value2[10] <= register_device:reg.value2[10]
value2[11] <= register_device:reg.value2[11]
value2[12] <= register_device:reg.value2[12]
value2[13] <= register_device:reg.value2[13]
value2[14] <= register_device:reg.value2[14]
value2[15] <= register_device:reg.value2[15]
test_out[0] <= counting_device:count.data_out[0]
test_out[1] <= counting_device:count.data_out[1]
test_out[2] <= counting_device:count.data_out[2]
test_out[3] <= counting_device:count.data_out[3]
test_out[4] <= counting_device:count.data_out[4]
test_out[5] <= counting_device:count.data_out[5]
test_out[6] <= counting_device:count.data_out[6]
test_out[7] <= counting_device:count.data_out[7]
test_out[8] <= counting_device:count.data_out[8]
test_out[9] <= counting_device:count.data_out[9]
test_out[10] <= counting_device:count.data_out[10]
test_out[11] <= counting_device:count.data_out[11]
test_out[12] <= counting_device:count.data_out[12]
test_out[13] <= counting_device:count.data_out[13]
test_out[14] <= counting_device:count.data_out[14]
test_out[15] <= counting_device:count.data_out[15]
test_out2[0] <= ram_prog:pram.data_out[0]
test_out2[1] <= ram_prog:pram.data_out[1]
test_out2[2] <= ram_prog:pram.data_out[2]
test_out2[3] <= ram_prog:pram.data_out[3]
test_out2[4] <= ram_prog:pram.data_out[4]
test_out2[5] <= ram_prog:pram.data_out[5]
test_out2[6] <= ram_prog:pram.data_out[6]
test_out2[7] <= ram_prog:pram.data_out[7]
test_out2[8] <= ram_prog:pram.data_out[8]
test_out2[9] <= ram_prog:pram.data_out[9]
test_out2[10] <= ram_prog:pram.data_out[10]
test_out2[11] <= ram_prog:pram.data_out[11]
test_out2[12] <= ram_prog:pram.data_out[12]
test_out2[13] <= ram_prog:pram.data_out[13]
test_out2[14] <= ram_prog:pram.data_out[14]
test_out2[15] <= ram_prog:pram.data_out[15]


|top_ge|cpu:cpu_m|counting_device:count
clock => tmp[15].CLK
clock => tmp[14].CLK
clock => tmp[13].CLK
clock => tmp[12].CLK
clock => tmp[11].CLK
clock => tmp[10].CLK
clock => tmp[9].CLK
clock => tmp[8].CLK
clock => tmp[7].CLK
clock => tmp[6].CLK
clock => tmp[5].CLK
clock => tmp[4].CLK
clock => tmp[3].CLK
clock => tmp[2].CLK
clock => tmp[1].CLK
clock => tmp[0].CLK
reset => tmp[15].ACLR
reset => tmp[14].ACLR
reset => tmp[13].ACLR
reset => tmp[12].ACLR
reset => tmp[11].ACLR
reset => tmp[10].ACLR
reset => tmp[9].ACLR
reset => tmp[8].ACLR
reset => tmp[7].ACLR
reset => tmp[6].ACLR
reset => tmp[5].ACLR
reset => tmp[4].ACLR
reset => tmp[3].ACLR
reset => tmp[2].ACLR
reset => tmp[1].ACLR
reset => tmp[0].ACLR
enable => tmp~15.OUTPUTSELECT
enable => tmp~14.OUTPUTSELECT
enable => tmp~13.OUTPUTSELECT
enable => tmp~12.OUTPUTSELECT
enable => tmp~11.OUTPUTSELECT
enable => tmp~10.OUTPUTSELECT
enable => tmp~9.OUTPUTSELECT
enable => tmp~8.OUTPUTSELECT
enable => tmp~7.OUTPUTSELECT
enable => tmp~6.OUTPUTSELECT
enable => tmp~5.OUTPUTSELECT
enable => tmp~4.OUTPUTSELECT
enable => tmp~3.OUTPUTSELECT
enable => tmp~2.OUTPUTSELECT
enable => tmp~1.OUTPUTSELECT
enable => tmp~0.OUTPUTSELECT
data_in[0] => tmp~15.DATAA
data_in[1] => tmp~14.DATAA
data_in[2] => tmp~13.DATAA
data_in[3] => tmp~12.DATAA
data_in[4] => tmp~11.DATAA
data_in[5] => tmp~10.DATAA
data_in[6] => tmp~9.DATAA
data_in[7] => tmp~8.DATAA
data_in[8] => tmp~7.DATAA
data_in[9] => tmp~6.DATAA
data_in[10] => tmp~5.DATAA
data_in[11] => tmp~4.DATAA
data_in[12] => tmp~3.DATAA
data_in[13] => tmp~2.DATAA
data_in[14] => tmp~1.DATAA
data_in[15] => tmp~0.DATAA
data_out[0] <= tmp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tmp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tmp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tmp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tmp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tmp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tmp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tmp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tmp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tmp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tmp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tmp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tmp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tmp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tmp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tmp[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ge|cpu:cpu_m|register_split:reg_split
command[0] => Mux15.IN10
command[0] => Mux7.IN4
command[0] => Mux7.IN5
command[0] => Mux7.IN6
command[0] => Mux7.IN7
command[0] => Mux7.IN8
command[0] => Mux7.IN9
command[0] => Mux7.IN10
command[1] => Mux14.IN10
command[1] => Mux6.IN4
command[1] => Mux6.IN5
command[1] => Mux6.IN6
command[1] => Mux6.IN7
command[1] => Mux6.IN8
command[1] => Mux6.IN9
command[1] => Mux6.IN10
command[2] => Mux13.IN10
command[2] => Mux5.IN4
command[2] => Mux5.IN5
command[2] => Mux5.IN6
command[2] => Mux5.IN7
command[2] => Mux5.IN8
command[2] => Mux5.IN9
command[2] => Mux5.IN10
command[3] => Mux12.IN10
command[3] => Mux4.IN4
command[3] => Mux4.IN5
command[3] => Mux4.IN6
command[3] => Mux4.IN7
command[3] => Mux4.IN8
command[3] => Mux4.IN9
command[3] => Mux4.IN10
command[4] => Mux11.IN10
command[4] => Mux3.IN4
command[4] => Mux3.IN5
command[4] => Mux3.IN6
command[4] => Mux3.IN7
command[4] => Mux3.IN8
command[4] => Mux3.IN9
command[4] => Mux3.IN10
command[5] => Mux10.IN10
command[5] => Mux2.IN4
command[5] => Mux2.IN5
command[5] => Mux2.IN6
command[5] => Mux2.IN7
command[5] => Mux2.IN8
command[5] => Mux2.IN9
command[5] => Mux2.IN10
command[6] => Mux9.IN10
command[6] => Mux1.IN4
command[6] => Mux1.IN5
command[6] => Mux1.IN6
command[6] => Mux1.IN7
command[6] => Mux1.IN8
command[6] => Mux1.IN9
command[6] => Mux1.IN10
command[7] => Mux8.IN10
command[7] => Mux0.IN4
command[7] => Mux0.IN5
command[7] => Mux0.IN6
command[7] => Mux0.IN7
command[7] => Mux0.IN8
command[7] => Mux0.IN9
command[7] => Mux0.IN10
command[8] => Mux3.IN3
command[9] => Mux2.IN3
command[10] => Mux1.IN3
command[11] => Mux0.IN3
command[12] => ~NO_FANOUT~
command[13] => Mux15.IN9
command[13] => Mux14.IN9
command[13] => Mux13.IN9
command[13] => Mux12.IN9
command[13] => Mux11.IN9
command[13] => Mux10.IN9
command[13] => Mux9.IN9
command[13] => Mux8.IN9
command[13] => Mux7.IN3
command[13] => Mux6.IN3
command[13] => Mux5.IN3
command[13] => Mux4.IN3
command[13] => Mux3.IN2
command[13] => Mux2.IN2
command[13] => Mux1.IN2
command[13] => Mux0.IN2
command[14] => Mux15.IN8
command[14] => Mux14.IN8
command[14] => Mux13.IN8
command[14] => Mux12.IN8
command[14] => Mux11.IN8
command[14] => Mux10.IN8
command[14] => Mux9.IN8
command[14] => Mux8.IN8
command[14] => Mux7.IN2
command[14] => Mux6.IN2
command[14] => Mux5.IN2
command[14] => Mux4.IN2
command[14] => Mux3.IN1
command[14] => Mux2.IN1
command[14] => Mux1.IN1
command[14] => Mux0.IN1
command[15] => Mux15.IN7
command[15] => Mux14.IN7
command[15] => Mux13.IN7
command[15] => Mux12.IN7
command[15] => Mux11.IN7
command[15] => Mux10.IN7
command[15] => Mux9.IN7
command[15] => Mux8.IN7
command[15] => Mux7.IN1
command[15] => Mux6.IN1
command[15] => Mux5.IN1
command[15] => Mux4.IN1
command[15] => Mux3.IN0
command[15] => Mux2.IN0
command[15] => Mux1.IN0
command[15] => Mux0.IN0
register1[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
register1[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
register1[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
register1[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
register2[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
register2[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
register2[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
register2[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
number[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
number[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
number[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
number[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
number[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
number[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
number[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|cpu:cpu_m|register_device:reg
command[0] => ~NO_FANOUT~
command[1] => ~NO_FANOUT~
command[2] => ~NO_FANOUT~
command[3] => ~NO_FANOUT~
command[4] => ~NO_FANOUT~
command[5] => ~NO_FANOUT~
command[6] => ~NO_FANOUT~
command[7] => ~NO_FANOUT~
command[8] => Mux47.IN19
command[8] => Mux46.IN19
command[8] => Mux45.IN19
command[8] => Mux44.IN19
command[8] => Mux43.IN19
command[8] => Mux42.IN19
command[8] => Mux41.IN19
command[8] => Mux40.IN19
command[8] => Mux39.IN19
command[8] => Mux38.IN19
command[8] => Mux37.IN19
command[8] => Mux36.IN19
command[8] => Mux35.IN19
command[8] => Mux34.IN19
command[8] => Mux33.IN19
command[8] => Mux32.IN19
command[9] => Mux47.IN18
command[9] => Mux46.IN18
command[9] => Mux45.IN18
command[9] => Mux44.IN18
command[9] => Mux43.IN18
command[9] => Mux42.IN18
command[9] => Mux41.IN18
command[9] => Mux40.IN18
command[9] => Mux39.IN18
command[9] => Mux38.IN18
command[9] => Mux37.IN18
command[9] => Mux36.IN18
command[9] => Mux35.IN18
command[9] => Mux34.IN18
command[9] => Mux33.IN18
command[9] => Mux32.IN18
command[10] => Mux47.IN17
command[10] => Mux46.IN17
command[10] => Mux45.IN17
command[10] => Mux44.IN17
command[10] => Mux43.IN17
command[10] => Mux42.IN17
command[10] => Mux41.IN17
command[10] => Mux40.IN17
command[10] => Mux39.IN17
command[10] => Mux38.IN17
command[10] => Mux37.IN17
command[10] => Mux36.IN17
command[10] => Mux35.IN17
command[10] => Mux34.IN17
command[10] => Mux33.IN17
command[10] => Mux32.IN17
command[11] => Mux47.IN16
command[11] => Mux46.IN16
command[11] => Mux45.IN16
command[11] => Mux44.IN16
command[11] => Mux43.IN16
command[11] => Mux42.IN16
command[11] => Mux41.IN16
command[11] => Mux40.IN16
command[11] => Mux39.IN16
command[11] => Mux38.IN16
command[11] => Mux37.IN16
command[11] => Mux36.IN16
command[11] => Mux35.IN16
command[11] => Mux34.IN16
command[11] => Mux33.IN16
command[11] => Mux32.IN16
command[12] => Mux63.IN19
command[12] => Mux62.IN19
command[12] => Mux61.IN19
command[12] => Mux60.IN19
command[12] => Mux59.IN19
command[12] => Mux58.IN19
command[12] => Mux57.IN19
command[12] => Mux56.IN19
command[12] => Mux55.IN19
command[12] => Mux54.IN19
command[12] => Mux53.IN19
command[12] => Mux52.IN19
command[12] => Mux51.IN19
command[12] => Mux50.IN19
command[12] => Mux49.IN19
command[12] => Mux48.IN19
command[13] => Mux63.IN18
command[13] => Mux62.IN18
command[13] => Mux61.IN18
command[13] => Mux60.IN18
command[13] => Mux59.IN18
command[13] => Mux58.IN18
command[13] => Mux57.IN18
command[13] => Mux56.IN18
command[13] => Mux55.IN18
command[13] => Mux54.IN18
command[13] => Mux53.IN18
command[13] => Mux52.IN18
command[13] => Mux51.IN18
command[13] => Mux50.IN18
command[13] => Mux49.IN18
command[13] => Mux48.IN18
command[14] => Mux63.IN17
command[14] => Mux62.IN17
command[14] => Mux61.IN17
command[14] => Mux60.IN17
command[14] => Mux59.IN17
command[14] => Mux58.IN17
command[14] => Mux57.IN17
command[14] => Mux56.IN17
command[14] => Mux55.IN17
command[14] => Mux54.IN17
command[14] => Mux53.IN17
command[14] => Mux52.IN17
command[14] => Mux51.IN17
command[14] => Mux50.IN17
command[14] => Mux49.IN17
command[14] => Mux48.IN17
command[15] => Mux63.IN16
command[15] => Mux62.IN16
command[15] => Mux61.IN16
command[15] => Mux60.IN16
command[15] => Mux59.IN16
command[15] => Mux58.IN16
command[15] => Mux57.IN16
command[15] => Mux56.IN16
command[15] => Mux55.IN16
command[15] => Mux54.IN16
command[15] => Mux53.IN16
command[15] => Mux52.IN16
command[15] => Mux51.IN16
command[15] => Mux50.IN16
command[15] => Mux49.IN16
command[15] => Mux48.IN16
register1[0] => Mux159.IN3
register1[0] => Mux158.IN3
register1[0] => Mux157.IN3
register1[0] => Mux156.IN3
register1[0] => Mux155.IN3
register1[0] => Mux154.IN3
register1[0] => Mux153.IN3
register1[0] => Mux152.IN3
register1[0] => Mux151.IN3
register1[0] => Mux150.IN3
register1[0] => Mux149.IN3
register1[0] => Mux148.IN3
register1[0] => Mux147.IN3
register1[0] => Mux146.IN3
register1[0] => Mux145.IN3
register1[0] => Mux144.IN3
register1[0] => Mux143.IN3
register1[0] => Mux142.IN3
register1[0] => Mux141.IN3
register1[0] => Mux140.IN3
register1[0] => Mux139.IN3
register1[0] => Mux138.IN3
register1[0] => Mux137.IN3
register1[0] => Mux136.IN3
register1[0] => Mux135.IN3
register1[0] => Mux134.IN3
register1[0] => Mux133.IN3
register1[0] => Mux132.IN3
register1[0] => Mux131.IN3
register1[0] => Mux130.IN3
register1[0] => Mux129.IN3
register1[0] => Mux128.IN3
register1[0] => Mux127.IN3
register1[0] => Mux126.IN3
register1[0] => Mux125.IN3
register1[0] => Mux124.IN3
register1[0] => Mux123.IN3
register1[0] => Mux122.IN3
register1[0] => Mux121.IN3
register1[0] => Mux120.IN3
register1[0] => Mux119.IN3
register1[0] => Mux118.IN3
register1[0] => Mux117.IN3
register1[0] => Mux116.IN3
register1[0] => Mux115.IN3
register1[0] => Mux114.IN3
register1[0] => Mux113.IN3
register1[0] => Mux112.IN3
register1[0] => Mux111.IN3
register1[0] => Mux110.IN3
register1[0] => Mux109.IN3
register1[0] => Mux108.IN3
register1[0] => Mux107.IN3
register1[0] => Mux106.IN3
register1[0] => Mux105.IN3
register1[0] => Mux104.IN3
register1[0] => Mux103.IN3
register1[0] => Mux102.IN3
register1[0] => Mux101.IN3
register1[0] => Mux100.IN3
register1[0] => Mux99.IN3
register1[0] => Mux98.IN3
register1[0] => Mux97.IN3
register1[0] => Mux96.IN3
register1[0] => Mux95.IN3
register1[0] => Mux94.IN3
register1[0] => Mux93.IN3
register1[0] => Mux92.IN3
register1[0] => Mux91.IN3
register1[0] => Mux90.IN3
register1[0] => Mux89.IN3
register1[0] => Mux88.IN3
register1[0] => Mux87.IN3
register1[0] => Mux86.IN3
register1[0] => Mux85.IN3
register1[0] => Mux84.IN3
register1[0] => Mux83.IN3
register1[0] => Mux82.IN3
register1[0] => Mux81.IN3
register1[0] => Mux80.IN3
register1[0] => Mux79.IN3
register1[0] => Mux78.IN3
register1[0] => Mux77.IN3
register1[0] => Mux76.IN3
register1[0] => Mux75.IN3
register1[0] => Mux74.IN3
register1[0] => Mux73.IN3
register1[0] => Mux72.IN3
register1[0] => Mux71.IN3
register1[0] => Mux70.IN3
register1[0] => Mux69.IN3
register1[0] => Mux68.IN3
register1[0] => Mux67.IN3
register1[0] => Mux66.IN3
register1[0] => Mux65.IN3
register1[0] => Mux64.IN3
register1[0] => Mux15.IN11
register1[0] => Mux14.IN11
register1[0] => Mux13.IN11
register1[0] => Mux12.IN11
register1[0] => Mux11.IN11
register1[0] => Mux10.IN11
register1[0] => Mux9.IN11
register1[0] => Mux8.IN11
register1[0] => Mux7.IN11
register1[0] => Mux6.IN11
register1[0] => Mux5.IN11
register1[0] => Mux4.IN11
register1[0] => Mux3.IN11
register1[0] => Mux2.IN11
register1[0] => Mux1.IN11
register1[0] => Mux0.IN11
register1[1] => Mux159.IN2
register1[1] => Mux158.IN2
register1[1] => Mux157.IN2
register1[1] => Mux156.IN2
register1[1] => Mux155.IN2
register1[1] => Mux154.IN2
register1[1] => Mux153.IN2
register1[1] => Mux152.IN2
register1[1] => Mux151.IN2
register1[1] => Mux150.IN2
register1[1] => Mux149.IN2
register1[1] => Mux148.IN2
register1[1] => Mux147.IN2
register1[1] => Mux146.IN2
register1[1] => Mux145.IN2
register1[1] => Mux144.IN2
register1[1] => Mux143.IN2
register1[1] => Mux142.IN2
register1[1] => Mux141.IN2
register1[1] => Mux140.IN2
register1[1] => Mux139.IN2
register1[1] => Mux138.IN2
register1[1] => Mux137.IN2
register1[1] => Mux136.IN2
register1[1] => Mux135.IN2
register1[1] => Mux134.IN2
register1[1] => Mux133.IN2
register1[1] => Mux132.IN2
register1[1] => Mux131.IN2
register1[1] => Mux130.IN2
register1[1] => Mux129.IN2
register1[1] => Mux128.IN2
register1[1] => Mux127.IN2
register1[1] => Mux126.IN2
register1[1] => Mux125.IN2
register1[1] => Mux124.IN2
register1[1] => Mux123.IN2
register1[1] => Mux122.IN2
register1[1] => Mux121.IN2
register1[1] => Mux120.IN2
register1[1] => Mux119.IN2
register1[1] => Mux118.IN2
register1[1] => Mux117.IN2
register1[1] => Mux116.IN2
register1[1] => Mux115.IN2
register1[1] => Mux114.IN2
register1[1] => Mux113.IN2
register1[1] => Mux112.IN2
register1[1] => Mux111.IN2
register1[1] => Mux110.IN2
register1[1] => Mux109.IN2
register1[1] => Mux108.IN2
register1[1] => Mux107.IN2
register1[1] => Mux106.IN2
register1[1] => Mux105.IN2
register1[1] => Mux104.IN2
register1[1] => Mux103.IN2
register1[1] => Mux102.IN2
register1[1] => Mux101.IN2
register1[1] => Mux100.IN2
register1[1] => Mux99.IN2
register1[1] => Mux98.IN2
register1[1] => Mux97.IN2
register1[1] => Mux96.IN2
register1[1] => Mux95.IN2
register1[1] => Mux94.IN2
register1[1] => Mux93.IN2
register1[1] => Mux92.IN2
register1[1] => Mux91.IN2
register1[1] => Mux90.IN2
register1[1] => Mux89.IN2
register1[1] => Mux88.IN2
register1[1] => Mux87.IN2
register1[1] => Mux86.IN2
register1[1] => Mux85.IN2
register1[1] => Mux84.IN2
register1[1] => Mux83.IN2
register1[1] => Mux82.IN2
register1[1] => Mux81.IN2
register1[1] => Mux80.IN2
register1[1] => Mux79.IN2
register1[1] => Mux78.IN2
register1[1] => Mux77.IN2
register1[1] => Mux76.IN2
register1[1] => Mux75.IN2
register1[1] => Mux74.IN2
register1[1] => Mux73.IN2
register1[1] => Mux72.IN2
register1[1] => Mux71.IN2
register1[1] => Mux70.IN2
register1[1] => Mux69.IN2
register1[1] => Mux68.IN2
register1[1] => Mux67.IN2
register1[1] => Mux66.IN2
register1[1] => Mux65.IN2
register1[1] => Mux64.IN2
register1[1] => Mux15.IN10
register1[1] => Mux14.IN10
register1[1] => Mux13.IN10
register1[1] => Mux12.IN10
register1[1] => Mux11.IN10
register1[1] => Mux10.IN10
register1[1] => Mux9.IN10
register1[1] => Mux8.IN10
register1[1] => Mux7.IN10
register1[1] => Mux6.IN10
register1[1] => Mux5.IN10
register1[1] => Mux4.IN10
register1[1] => Mux3.IN10
register1[1] => Mux2.IN10
register1[1] => Mux1.IN10
register1[1] => Mux0.IN10
register1[2] => Mux159.IN1
register1[2] => Mux158.IN1
register1[2] => Mux157.IN1
register1[2] => Mux156.IN1
register1[2] => Mux155.IN1
register1[2] => Mux154.IN1
register1[2] => Mux153.IN1
register1[2] => Mux152.IN1
register1[2] => Mux151.IN1
register1[2] => Mux150.IN1
register1[2] => Mux149.IN1
register1[2] => Mux148.IN1
register1[2] => Mux147.IN1
register1[2] => Mux146.IN1
register1[2] => Mux145.IN1
register1[2] => Mux144.IN1
register1[2] => Mux143.IN1
register1[2] => Mux142.IN1
register1[2] => Mux141.IN1
register1[2] => Mux140.IN1
register1[2] => Mux139.IN1
register1[2] => Mux138.IN1
register1[2] => Mux137.IN1
register1[2] => Mux136.IN1
register1[2] => Mux135.IN1
register1[2] => Mux134.IN1
register1[2] => Mux133.IN1
register1[2] => Mux132.IN1
register1[2] => Mux131.IN1
register1[2] => Mux130.IN1
register1[2] => Mux129.IN1
register1[2] => Mux128.IN1
register1[2] => Mux127.IN1
register1[2] => Mux126.IN1
register1[2] => Mux125.IN1
register1[2] => Mux124.IN1
register1[2] => Mux123.IN1
register1[2] => Mux122.IN1
register1[2] => Mux121.IN1
register1[2] => Mux120.IN1
register1[2] => Mux119.IN1
register1[2] => Mux118.IN1
register1[2] => Mux117.IN1
register1[2] => Mux116.IN1
register1[2] => Mux115.IN1
register1[2] => Mux114.IN1
register1[2] => Mux113.IN1
register1[2] => Mux112.IN1
register1[2] => Mux111.IN1
register1[2] => Mux110.IN1
register1[2] => Mux109.IN1
register1[2] => Mux108.IN1
register1[2] => Mux107.IN1
register1[2] => Mux106.IN1
register1[2] => Mux105.IN1
register1[2] => Mux104.IN1
register1[2] => Mux103.IN1
register1[2] => Mux102.IN1
register1[2] => Mux101.IN1
register1[2] => Mux100.IN1
register1[2] => Mux99.IN1
register1[2] => Mux98.IN1
register1[2] => Mux97.IN1
register1[2] => Mux96.IN1
register1[2] => Mux95.IN1
register1[2] => Mux94.IN1
register1[2] => Mux93.IN1
register1[2] => Mux92.IN1
register1[2] => Mux91.IN1
register1[2] => Mux90.IN1
register1[2] => Mux89.IN1
register1[2] => Mux88.IN1
register1[2] => Mux87.IN1
register1[2] => Mux86.IN1
register1[2] => Mux85.IN1
register1[2] => Mux84.IN1
register1[2] => Mux83.IN1
register1[2] => Mux82.IN1
register1[2] => Mux81.IN1
register1[2] => Mux80.IN1
register1[2] => Mux79.IN1
register1[2] => Mux78.IN1
register1[2] => Mux77.IN1
register1[2] => Mux76.IN1
register1[2] => Mux75.IN1
register1[2] => Mux74.IN1
register1[2] => Mux73.IN1
register1[2] => Mux72.IN1
register1[2] => Mux71.IN1
register1[2] => Mux70.IN1
register1[2] => Mux69.IN1
register1[2] => Mux68.IN1
register1[2] => Mux67.IN1
register1[2] => Mux66.IN1
register1[2] => Mux65.IN1
register1[2] => Mux64.IN1
register1[2] => Mux15.IN9
register1[2] => Mux14.IN9
register1[2] => Mux13.IN9
register1[2] => Mux12.IN9
register1[2] => Mux11.IN9
register1[2] => Mux10.IN9
register1[2] => Mux9.IN9
register1[2] => Mux8.IN9
register1[2] => Mux7.IN9
register1[2] => Mux6.IN9
register1[2] => Mux5.IN9
register1[2] => Mux4.IN9
register1[2] => Mux3.IN9
register1[2] => Mux2.IN9
register1[2] => Mux1.IN9
register1[2] => Mux0.IN9
register1[3] => Mux159.IN0
register1[3] => Mux158.IN0
register1[3] => Mux157.IN0
register1[3] => Mux156.IN0
register1[3] => Mux155.IN0
register1[3] => Mux154.IN0
register1[3] => Mux153.IN0
register1[3] => Mux152.IN0
register1[3] => Mux151.IN0
register1[3] => Mux150.IN0
register1[3] => Mux149.IN0
register1[3] => Mux148.IN0
register1[3] => Mux147.IN0
register1[3] => Mux146.IN0
register1[3] => Mux145.IN0
register1[3] => Mux144.IN0
register1[3] => Mux143.IN0
register1[3] => Mux142.IN0
register1[3] => Mux141.IN0
register1[3] => Mux140.IN0
register1[3] => Mux139.IN0
register1[3] => Mux138.IN0
register1[3] => Mux137.IN0
register1[3] => Mux136.IN0
register1[3] => Mux135.IN0
register1[3] => Mux134.IN0
register1[3] => Mux133.IN0
register1[3] => Mux132.IN0
register1[3] => Mux131.IN0
register1[3] => Mux130.IN0
register1[3] => Mux129.IN0
register1[3] => Mux128.IN0
register1[3] => Mux127.IN0
register1[3] => Mux126.IN0
register1[3] => Mux125.IN0
register1[3] => Mux124.IN0
register1[3] => Mux123.IN0
register1[3] => Mux122.IN0
register1[3] => Mux121.IN0
register1[3] => Mux120.IN0
register1[3] => Mux119.IN0
register1[3] => Mux118.IN0
register1[3] => Mux117.IN0
register1[3] => Mux116.IN0
register1[3] => Mux115.IN0
register1[3] => Mux114.IN0
register1[3] => Mux113.IN0
register1[3] => Mux112.IN0
register1[3] => Mux111.IN0
register1[3] => Mux110.IN0
register1[3] => Mux109.IN0
register1[3] => Mux108.IN0
register1[3] => Mux107.IN0
register1[3] => Mux106.IN0
register1[3] => Mux105.IN0
register1[3] => Mux104.IN0
register1[3] => Mux103.IN0
register1[3] => Mux102.IN0
register1[3] => Mux101.IN0
register1[3] => Mux100.IN0
register1[3] => Mux99.IN0
register1[3] => Mux98.IN0
register1[3] => Mux97.IN0
register1[3] => Mux96.IN0
register1[3] => Mux95.IN0
register1[3] => Mux94.IN0
register1[3] => Mux93.IN0
register1[3] => Mux92.IN0
register1[3] => Mux91.IN0
register1[3] => Mux90.IN0
register1[3] => Mux89.IN0
register1[3] => Mux88.IN0
register1[3] => Mux87.IN0
register1[3] => Mux86.IN0
register1[3] => Mux85.IN0
register1[3] => Mux84.IN0
register1[3] => Mux83.IN0
register1[3] => Mux82.IN0
register1[3] => Mux81.IN0
register1[3] => Mux80.IN0
register1[3] => Mux79.IN0
register1[3] => Mux78.IN0
register1[3] => Mux77.IN0
register1[3] => Mux76.IN0
register1[3] => Mux75.IN0
register1[3] => Mux74.IN0
register1[3] => Mux73.IN0
register1[3] => Mux72.IN0
register1[3] => Mux71.IN0
register1[3] => Mux70.IN0
register1[3] => Mux69.IN0
register1[3] => Mux68.IN0
register1[3] => Mux67.IN0
register1[3] => Mux66.IN0
register1[3] => Mux65.IN0
register1[3] => Mux64.IN0
register1[3] => Mux15.IN8
register1[3] => Mux14.IN8
register1[3] => Mux13.IN8
register1[3] => Mux12.IN8
register1[3] => Mux11.IN8
register1[3] => Mux10.IN8
register1[3] => Mux9.IN8
register1[3] => Mux8.IN8
register1[3] => Mux7.IN8
register1[3] => Mux6.IN8
register1[3] => Mux5.IN8
register1[3] => Mux4.IN8
register1[3] => Mux3.IN8
register1[3] => Mux2.IN8
register1[3] => Mux1.IN8
register1[3] => Mux0.IN8
register2[0] => Mux31.IN11
register2[0] => Mux30.IN11
register2[0] => Mux29.IN11
register2[0] => Mux28.IN11
register2[0] => Mux27.IN11
register2[0] => Mux26.IN11
register2[0] => Mux25.IN11
register2[0] => Mux24.IN11
register2[0] => Mux23.IN11
register2[0] => Mux22.IN11
register2[0] => Mux21.IN11
register2[0] => Mux20.IN11
register2[0] => Mux19.IN11
register2[0] => Mux18.IN11
register2[0] => Mux17.IN11
register2[0] => Mux16.IN11
register2[1] => Mux31.IN10
register2[1] => Mux30.IN10
register2[1] => Mux29.IN10
register2[1] => Mux28.IN10
register2[1] => Mux27.IN10
register2[1] => Mux26.IN10
register2[1] => Mux25.IN10
register2[1] => Mux24.IN10
register2[1] => Mux23.IN10
register2[1] => Mux22.IN10
register2[1] => Mux21.IN10
register2[1] => Mux20.IN10
register2[1] => Mux19.IN10
register2[1] => Mux18.IN10
register2[1] => Mux17.IN10
register2[1] => Mux16.IN10
register2[2] => Mux31.IN9
register2[2] => Mux30.IN9
register2[2] => Mux29.IN9
register2[2] => Mux28.IN9
register2[2] => Mux27.IN9
register2[2] => Mux26.IN9
register2[2] => Mux25.IN9
register2[2] => Mux24.IN9
register2[2] => Mux23.IN9
register2[2] => Mux22.IN9
register2[2] => Mux21.IN9
register2[2] => Mux20.IN9
register2[2] => Mux19.IN9
register2[2] => Mux18.IN9
register2[2] => Mux17.IN9
register2[2] => Mux16.IN9
register2[3] => Mux31.IN8
register2[3] => Mux30.IN8
register2[3] => Mux29.IN8
register2[3] => Mux28.IN8
register2[3] => Mux27.IN8
register2[3] => Mux26.IN8
register2[3] => Mux25.IN8
register2[3] => Mux24.IN8
register2[3] => Mux23.IN8
register2[3] => Mux22.IN8
register2[3] => Mux21.IN8
register2[3] => Mux20.IN8
register2[3] => Mux19.IN8
register2[3] => Mux18.IN8
register2[3] => Mux17.IN8
register2[3] => Mux16.IN8
number_set[0] => Mux63.IN0
number_set[0] => Mux55.IN0
number_set[1] => Mux62.IN0
number_set[1] => Mux54.IN0
number_set[2] => Mux61.IN0
number_set[2] => Mux53.IN0
number_set[3] => Mux60.IN0
number_set[3] => Mux52.IN0
number_set[4] => Mux59.IN0
number_set[4] => Mux51.IN0
number_set[5] => Mux58.IN0
number_set[5] => Mux50.IN0
number_set[6] => Mux57.IN0
number_set[6] => Mux49.IN0
number_set[7] => Mux56.IN0
number_set[7] => Mux48.IN0
number_ram[0] => Mux47.IN0
number_ram[1] => Mux46.IN0
number_ram[2] => Mux45.IN0
number_ram[3] => Mux44.IN0
number_ram[4] => Mux43.IN0
number_ram[5] => Mux42.IN0
number_ram[6] => Mux41.IN0
number_ram[7] => Mux40.IN0
number_ram[8] => Mux39.IN0
number_ram[9] => Mux38.IN0
number_ram[10] => Mux37.IN0
number_ram[11] => Mux36.IN0
number_ram[12] => Mux35.IN0
number_ram[13] => Mux34.IN0
number_ram[14] => Mux33.IN0
number_ram[15] => Mux32.IN0
number_alu[0] => Mux63.IN1
number_alu[1] => Mux62.IN1
number_alu[2] => Mux61.IN1
number_alu[3] => Mux60.IN1
number_alu[4] => Mux59.IN1
number_alu[5] => Mux58.IN1
number_alu[6] => Mux57.IN1
number_alu[7] => Mux56.IN1
number_alu[8] => Mux55.IN1
number_alu[9] => Mux54.IN1
number_alu[10] => Mux53.IN1
number_alu[11] => Mux52.IN1
number_alu[12] => Mux51.IN1
number_alu[13] => Mux50.IN1
number_alu[14] => Mux49.IN1
number_alu[15] => Mux48.IN1
clock => r0[0].CLK
clock => r0[1].CLK
clock => r0[2].CLK
clock => r0[3].CLK
clock => r0[4].CLK
clock => r0[5].CLK
clock => r0[6].CLK
clock => r0[7].CLK
clock => r0[8].CLK
clock => r0[9].CLK
clock => r0[10].CLK
clock => r0[11].CLK
clock => r0[12].CLK
clock => r0[13].CLK
clock => r0[14].CLK
clock => r0[15].CLK
clock => r1[15].CLK
clock => r1[14].CLK
clock => r1[13].CLK
clock => r1[12].CLK
clock => r1[11].CLK
clock => r1[10].CLK
clock => r1[9].CLK
clock => r1[8].CLK
clock => r1[7].CLK
clock => r1[6].CLK
clock => r1[5].CLK
clock => r1[4].CLK
clock => r1[3].CLK
clock => r1[2].CLK
clock => r1[1].CLK
clock => r1[0].CLK
clock => r2[15].CLK
clock => r2[14].CLK
clock => r2[13].CLK
clock => r2[12].CLK
clock => r2[11].CLK
clock => r2[10].CLK
clock => r2[9].CLK
clock => r2[8].CLK
clock => r2[7].CLK
clock => r2[6].CLK
clock => r2[5].CLK
clock => r2[4].CLK
clock => r2[3].CLK
clock => r2[2].CLK
clock => r2[1].CLK
clock => r2[0].CLK
clock => r3[15].CLK
clock => r3[14].CLK
clock => r3[13].CLK
clock => r3[12].CLK
clock => r3[11].CLK
clock => r3[10].CLK
clock => r3[9].CLK
clock => r3[8].CLK
clock => r3[7].CLK
clock => r3[6].CLK
clock => r3[5].CLK
clock => r3[4].CLK
clock => r3[3].CLK
clock => r3[2].CLK
clock => r3[1].CLK
clock => r3[0].CLK
clock => r4[15].CLK
clock => r4[14].CLK
clock => r4[13].CLK
clock => r4[12].CLK
clock => r4[11].CLK
clock => r4[10].CLK
clock => r4[9].CLK
clock => r4[8].CLK
clock => r4[7].CLK
clock => r4[6].CLK
clock => r4[5].CLK
clock => r4[4].CLK
clock => r4[3].CLK
clock => r4[2].CLK
clock => r4[1].CLK
clock => r4[0].CLK
clock => r5[15].CLK
clock => r5[14].CLK
clock => r5[13].CLK
clock => r5[12].CLK
clock => r5[11].CLK
clock => r5[10].CLK
clock => r5[9].CLK
clock => r5[8].CLK
clock => r5[7].CLK
clock => r5[6].CLK
clock => r5[5].CLK
clock => r5[4].CLK
clock => r5[3].CLK
clock => r5[2].CLK
clock => r5[1].CLK
clock => r5[0].CLK
clock => r6[15].CLK
clock => r6[14].CLK
clock => r6[13].CLK
clock => r6[12].CLK
clock => r6[11].CLK
clock => r6[10].CLK
clock => r6[9].CLK
clock => r6[8].CLK
clock => r6[7].CLK
clock => r6[6].CLK
clock => r6[5].CLK
clock => r6[4].CLK
clock => r6[3].CLK
clock => r6[2].CLK
clock => r6[1].CLK
clock => r6[0].CLK
clock => r7[15].CLK
clock => r7[14].CLK
clock => r7[13].CLK
clock => r7[12].CLK
clock => r7[11].CLK
clock => r7[10].CLK
clock => r7[9].CLK
clock => r7[8].CLK
clock => r7[7].CLK
clock => r7[6].CLK
clock => r7[5].CLK
clock => r7[4].CLK
clock => r7[3].CLK
clock => r7[2].CLK
clock => r7[1].CLK
clock => r7[0].CLK
key[0] => r1[0].DATAIN
key[1] => r1[1].DATAIN
key[2] => r1[2].DATAIN
key[3] => r1[3].DATAIN
value1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
value1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
value1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
value1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
value1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
value1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
value1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
value1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
value1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
value1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
value1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
value1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
value1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
value1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
value1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
value1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
value2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
value2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
value2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
value2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
value2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
value2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
value2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
value2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
value2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
value2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
value2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
value2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
value2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
value2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
value2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
value2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|cpu:cpu_m|alu:comp
command[0] => ~NO_FANOUT~
command[1] => ~NO_FANOUT~
command[2] => ~NO_FANOUT~
command[3] => ~NO_FANOUT~
command[4] => ~NO_FANOUT~
command[5] => ~NO_FANOUT~
command[6] => ~NO_FANOUT~
command[7] => ~NO_FANOUT~
command[8] => Mux15.IN15
command[8] => Mux14.IN18
command[8] => Mux13.IN18
command[8] => Mux12.IN18
command[8] => Mux11.IN18
command[8] => Mux10.IN18
command[8] => Mux9.IN18
command[8] => Mux8.IN18
command[8] => Mux7.IN18
command[8] => Mux6.IN18
command[8] => Mux5.IN18
command[8] => Mux4.IN18
command[8] => Mux3.IN18
command[8] => Mux2.IN18
command[8] => Mux1.IN18
command[8] => Mux0.IN18
command[9] => Mux15.IN14
command[9] => Mux14.IN17
command[9] => Mux13.IN17
command[9] => Mux12.IN17
command[9] => Mux11.IN17
command[9] => Mux10.IN17
command[9] => Mux9.IN17
command[9] => Mux8.IN17
command[9] => Mux7.IN17
command[9] => Mux6.IN17
command[9] => Mux5.IN17
command[9] => Mux4.IN17
command[9] => Mux3.IN17
command[9] => Mux2.IN17
command[9] => Mux1.IN17
command[9] => Mux0.IN17
command[10] => Mux15.IN13
command[10] => Mux14.IN16
command[10] => Mux13.IN16
command[10] => Mux12.IN16
command[10] => Mux11.IN16
command[10] => Mux10.IN16
command[10] => Mux9.IN16
command[10] => Mux8.IN16
command[10] => Mux7.IN16
command[10] => Mux6.IN16
command[10] => Mux5.IN16
command[10] => Mux4.IN16
command[10] => Mux3.IN16
command[10] => Mux2.IN16
command[10] => Mux1.IN16
command[10] => Mux0.IN16
command[11] => Mux15.IN12
command[11] => Mux14.IN15
command[11] => Mux13.IN15
command[11] => Mux12.IN15
command[11] => Mux11.IN15
command[11] => Mux10.IN15
command[11] => Mux9.IN15
command[11] => Mux8.IN15
command[11] => Mux7.IN15
command[11] => Mux6.IN15
command[11] => Mux5.IN15
command[11] => Mux4.IN15
command[11] => Mux3.IN15
command[11] => Mux2.IN15
command[11] => Mux1.IN15
command[11] => Mux0.IN15
command[12] => Mux31.IN19
command[12] => Mux30.IN19
command[12] => Mux29.IN19
command[12] => Mux28.IN19
command[12] => Mux27.IN19
command[12] => Mux26.IN19
command[12] => Mux25.IN19
command[12] => Mux24.IN19
command[12] => Mux23.IN19
command[12] => Mux22.IN19
command[12] => Mux21.IN19
command[12] => Mux20.IN19
command[12] => Mux19.IN19
command[12] => Mux18.IN19
command[12] => Mux17.IN19
command[12] => Mux16.IN19
command[13] => Mux31.IN18
command[13] => Mux30.IN18
command[13] => Mux29.IN18
command[13] => Mux28.IN18
command[13] => Mux27.IN18
command[13] => Mux26.IN18
command[13] => Mux25.IN18
command[13] => Mux24.IN18
command[13] => Mux23.IN18
command[13] => Mux22.IN18
command[13] => Mux21.IN18
command[13] => Mux20.IN18
command[13] => Mux19.IN18
command[13] => Mux18.IN18
command[13] => Mux17.IN18
command[13] => Mux16.IN18
command[14] => Mux31.IN17
command[14] => Mux30.IN17
command[14] => Mux29.IN17
command[14] => Mux28.IN17
command[14] => Mux27.IN17
command[14] => Mux26.IN17
command[14] => Mux25.IN17
command[14] => Mux24.IN17
command[14] => Mux23.IN17
command[14] => Mux22.IN17
command[14] => Mux21.IN17
command[14] => Mux20.IN17
command[14] => Mux19.IN17
command[14] => Mux18.IN17
command[14] => Mux17.IN17
command[14] => Mux16.IN17
command[15] => Mux31.IN16
command[15] => Mux30.IN16
command[15] => Mux29.IN16
command[15] => Mux28.IN16
command[15] => Mux27.IN16
command[15] => Mux26.IN16
command[15] => Mux25.IN16
command[15] => Mux24.IN16
command[15] => Mux23.IN16
command[15] => Mux22.IN16
command[15] => Mux21.IN16
command[15] => Mux20.IN16
command[15] => Mux19.IN16
command[15] => Mux18.IN16
command[15] => Mux17.IN16
command[15] => Mux16.IN16
value1[0] => ShiftLeft0.IN16
value1[0] => ShiftRight0.IN16
value1[0] => res~32.IN0
value1[0] => res~16.IN0
value1[0] => res~0.IN0
value1[0] => Add1.IN32
value1[0] => Add0.IN16
value1[0] => LessThan1.IN16
value1[0] => LessThan0.IN16
value1[0] => Equal0.IN15
value1[0] => Mult0.IN15
value1[0] => Mux15.IN8
value1[1] => ShiftLeft0.IN15
value1[1] => ShiftRight0.IN15
value1[1] => res~33.IN0
value1[1] => res~17.IN0
value1[1] => res~1.IN0
value1[1] => Add1.IN31
value1[1] => Add0.IN15
value1[1] => LessThan1.IN15
value1[1] => LessThan0.IN15
value1[1] => Equal0.IN14
value1[1] => Mult0.IN14
value1[1] => Mux14.IN11
value1[2] => ShiftLeft0.IN14
value1[2] => ShiftRight0.IN14
value1[2] => res~34.IN0
value1[2] => res~18.IN0
value1[2] => res~2.IN0
value1[2] => Add1.IN30
value1[2] => Add0.IN14
value1[2] => LessThan1.IN14
value1[2] => LessThan0.IN14
value1[2] => Equal0.IN13
value1[2] => Mult0.IN13
value1[2] => Mux13.IN11
value1[3] => ShiftLeft0.IN13
value1[3] => ShiftRight0.IN13
value1[3] => res~35.IN0
value1[3] => res~19.IN0
value1[3] => res~3.IN0
value1[3] => Add1.IN29
value1[3] => Add0.IN13
value1[3] => LessThan1.IN13
value1[3] => LessThan0.IN13
value1[3] => Equal0.IN12
value1[3] => Mult0.IN12
value1[3] => Mux12.IN11
value1[4] => ShiftLeft0.IN12
value1[4] => ShiftRight0.IN12
value1[4] => res~36.IN0
value1[4] => res~20.IN0
value1[4] => res~4.IN0
value1[4] => Add1.IN28
value1[4] => Add0.IN12
value1[4] => LessThan1.IN12
value1[4] => LessThan0.IN12
value1[4] => Equal0.IN11
value1[4] => Mult0.IN11
value1[4] => Mux11.IN11
value1[5] => ShiftLeft0.IN11
value1[5] => ShiftRight0.IN11
value1[5] => res~37.IN0
value1[5] => res~21.IN0
value1[5] => res~5.IN0
value1[5] => Add1.IN27
value1[5] => Add0.IN11
value1[5] => LessThan1.IN11
value1[5] => LessThan0.IN11
value1[5] => Equal0.IN10
value1[5] => Mult0.IN10
value1[5] => Mux10.IN11
value1[6] => ShiftLeft0.IN10
value1[6] => ShiftRight0.IN10
value1[6] => res~38.IN0
value1[6] => res~22.IN0
value1[6] => res~6.IN0
value1[6] => Add1.IN26
value1[6] => Add0.IN10
value1[6] => LessThan1.IN10
value1[6] => LessThan0.IN10
value1[6] => Equal0.IN9
value1[6] => Mult0.IN9
value1[6] => Mux9.IN11
value1[7] => ShiftLeft0.IN9
value1[7] => ShiftRight0.IN9
value1[7] => res~39.IN0
value1[7] => res~23.IN0
value1[7] => res~7.IN0
value1[7] => Add1.IN25
value1[7] => Add0.IN9
value1[7] => LessThan1.IN9
value1[7] => LessThan0.IN9
value1[7] => Equal0.IN8
value1[7] => Mult0.IN8
value1[7] => Mux8.IN11
value1[8] => ShiftLeft0.IN8
value1[8] => ShiftRight0.IN8
value1[8] => res~40.IN0
value1[8] => res~24.IN0
value1[8] => res~8.IN0
value1[8] => Add1.IN24
value1[8] => Add0.IN8
value1[8] => LessThan1.IN8
value1[8] => LessThan0.IN8
value1[8] => Equal0.IN7
value1[8] => Mult0.IN7
value1[8] => Mux7.IN11
value1[9] => ShiftLeft0.IN7
value1[9] => ShiftRight0.IN7
value1[9] => res~41.IN0
value1[9] => res~25.IN0
value1[9] => res~9.IN0
value1[9] => Add1.IN23
value1[9] => Add0.IN7
value1[9] => LessThan1.IN7
value1[9] => LessThan0.IN7
value1[9] => Equal0.IN6
value1[9] => Mult0.IN6
value1[9] => Mux6.IN11
value1[10] => ShiftLeft0.IN6
value1[10] => ShiftRight0.IN6
value1[10] => res~42.IN0
value1[10] => res~26.IN0
value1[10] => res~10.IN0
value1[10] => Add1.IN22
value1[10] => Add0.IN6
value1[10] => LessThan1.IN6
value1[10] => LessThan0.IN6
value1[10] => Equal0.IN5
value1[10] => Mult0.IN5
value1[10] => Mux5.IN11
value1[11] => ShiftLeft0.IN5
value1[11] => ShiftRight0.IN5
value1[11] => res~43.IN0
value1[11] => res~27.IN0
value1[11] => res~11.IN0
value1[11] => Add1.IN21
value1[11] => Add0.IN5
value1[11] => LessThan1.IN5
value1[11] => LessThan0.IN5
value1[11] => Equal0.IN4
value1[11] => Mult0.IN4
value1[11] => Mux4.IN11
value1[12] => ShiftLeft0.IN4
value1[12] => ShiftRight0.IN4
value1[12] => res~44.IN0
value1[12] => res~28.IN0
value1[12] => res~12.IN0
value1[12] => Add1.IN20
value1[12] => Add0.IN4
value1[12] => LessThan1.IN4
value1[12] => LessThan0.IN4
value1[12] => Equal0.IN3
value1[12] => Mult0.IN3
value1[12] => Mux3.IN11
value1[13] => ShiftLeft0.IN3
value1[13] => ShiftRight0.IN3
value1[13] => res~45.IN0
value1[13] => res~29.IN0
value1[13] => res~13.IN0
value1[13] => Add1.IN19
value1[13] => Add0.IN3
value1[13] => LessThan1.IN3
value1[13] => LessThan0.IN3
value1[13] => Equal0.IN2
value1[13] => Mult0.IN2
value1[13] => Mux2.IN11
value1[14] => ShiftLeft0.IN2
value1[14] => ShiftRight0.IN2
value1[14] => res~46.IN0
value1[14] => res~30.IN0
value1[14] => res~14.IN0
value1[14] => Add1.IN18
value1[14] => Add0.IN2
value1[14] => LessThan1.IN2
value1[14] => LessThan0.IN2
value1[14] => Equal0.IN1
value1[14] => Mult0.IN1
value1[14] => Mux1.IN11
value1[15] => ShiftLeft0.IN1
value1[15] => ShiftRight0.IN1
value1[15] => res~47.IN0
value1[15] => res~31.IN0
value1[15] => res~15.IN0
value1[15] => Add1.IN17
value1[15] => Add0.IN1
value1[15] => LessThan1.IN1
value1[15] => LessThan0.IN1
value1[15] => Equal0.IN0
value1[15] => Mult0.IN0
value1[15] => Mux0.IN11
value2[0] => Mux15.IN11
value2[0] => ShiftLeft0.IN32
value2[0] => ShiftRight0.IN32
value2[0] => res~32.IN1
value2[0] => res~16.IN1
value2[0] => res~0.IN1
value2[0] => Add0.IN32
value2[0] => LessThan1.IN32
value2[0] => LessThan0.IN32
value2[0] => Equal0.IN31
value2[0] => Mult0.IN31
value2[0] => Add1.IN16
value2[1] => Mux14.IN14
value2[1] => ShiftLeft0.IN31
value2[1] => ShiftRight0.IN31
value2[1] => res~33.IN1
value2[1] => res~17.IN1
value2[1] => res~1.IN1
value2[1] => Add0.IN31
value2[1] => LessThan1.IN31
value2[1] => LessThan0.IN31
value2[1] => Equal0.IN30
value2[1] => Mult0.IN30
value2[1] => Add1.IN15
value2[2] => Mux13.IN14
value2[2] => ShiftLeft0.IN30
value2[2] => ShiftRight0.IN30
value2[2] => res~34.IN1
value2[2] => res~18.IN1
value2[2] => res~2.IN1
value2[2] => Add0.IN30
value2[2] => LessThan1.IN30
value2[2] => LessThan0.IN30
value2[2] => Equal0.IN29
value2[2] => Mult0.IN29
value2[2] => Add1.IN14
value2[3] => Mux12.IN14
value2[3] => ShiftLeft0.IN29
value2[3] => ShiftRight0.IN29
value2[3] => res~35.IN1
value2[3] => res~19.IN1
value2[3] => res~3.IN1
value2[3] => Add0.IN29
value2[3] => LessThan1.IN29
value2[3] => LessThan0.IN29
value2[3] => Equal0.IN28
value2[3] => Mult0.IN28
value2[3] => Add1.IN13
value2[4] => Mux11.IN14
value2[4] => ShiftLeft0.IN28
value2[4] => ShiftRight0.IN28
value2[4] => res~36.IN1
value2[4] => res~20.IN1
value2[4] => res~4.IN1
value2[4] => Add0.IN28
value2[4] => LessThan1.IN28
value2[4] => LessThan0.IN28
value2[4] => Equal0.IN27
value2[4] => Mult0.IN27
value2[4] => Add1.IN12
value2[5] => Mux10.IN14
value2[5] => ShiftLeft0.IN27
value2[5] => ShiftRight0.IN27
value2[5] => res~37.IN1
value2[5] => res~21.IN1
value2[5] => res~5.IN1
value2[5] => Add0.IN27
value2[5] => LessThan1.IN27
value2[5] => LessThan0.IN27
value2[5] => Equal0.IN26
value2[5] => Mult0.IN26
value2[5] => Add1.IN11
value2[6] => Mux9.IN14
value2[6] => ShiftLeft0.IN26
value2[6] => ShiftRight0.IN26
value2[6] => res~38.IN1
value2[6] => res~22.IN1
value2[6] => res~6.IN1
value2[6] => Add0.IN26
value2[6] => LessThan1.IN26
value2[6] => LessThan0.IN26
value2[6] => Equal0.IN25
value2[6] => Mult0.IN25
value2[6] => Add1.IN10
value2[7] => Mux8.IN14
value2[7] => ShiftLeft0.IN25
value2[7] => ShiftRight0.IN25
value2[7] => res~39.IN1
value2[7] => res~23.IN1
value2[7] => res~7.IN1
value2[7] => Add0.IN25
value2[7] => LessThan1.IN25
value2[7] => LessThan0.IN25
value2[7] => Equal0.IN24
value2[7] => Mult0.IN24
value2[7] => Add1.IN9
value2[8] => Mux7.IN14
value2[8] => ShiftLeft0.IN24
value2[8] => ShiftRight0.IN24
value2[8] => res~40.IN1
value2[8] => res~24.IN1
value2[8] => res~8.IN1
value2[8] => Add0.IN24
value2[8] => LessThan1.IN24
value2[8] => LessThan0.IN24
value2[8] => Equal0.IN23
value2[8] => Mult0.IN23
value2[8] => Add1.IN8
value2[9] => Mux6.IN14
value2[9] => ShiftLeft0.IN23
value2[9] => ShiftRight0.IN23
value2[9] => res~41.IN1
value2[9] => res~25.IN1
value2[9] => res~9.IN1
value2[9] => Add0.IN23
value2[9] => LessThan1.IN23
value2[9] => LessThan0.IN23
value2[9] => Equal0.IN22
value2[9] => Mult0.IN22
value2[9] => Add1.IN7
value2[10] => Mux5.IN14
value2[10] => ShiftLeft0.IN22
value2[10] => ShiftRight0.IN22
value2[10] => res~42.IN1
value2[10] => res~26.IN1
value2[10] => res~10.IN1
value2[10] => Add0.IN22
value2[10] => LessThan1.IN22
value2[10] => LessThan0.IN22
value2[10] => Equal0.IN21
value2[10] => Mult0.IN21
value2[10] => Add1.IN6
value2[11] => Mux4.IN14
value2[11] => ShiftLeft0.IN21
value2[11] => ShiftRight0.IN21
value2[11] => res~43.IN1
value2[11] => res~27.IN1
value2[11] => res~11.IN1
value2[11] => Add0.IN21
value2[11] => LessThan1.IN21
value2[11] => LessThan0.IN21
value2[11] => Equal0.IN20
value2[11] => Mult0.IN20
value2[11] => Add1.IN5
value2[12] => Mux3.IN14
value2[12] => ShiftLeft0.IN20
value2[12] => ShiftRight0.IN20
value2[12] => res~44.IN1
value2[12] => res~28.IN1
value2[12] => res~12.IN1
value2[12] => Add0.IN20
value2[12] => LessThan1.IN20
value2[12] => LessThan0.IN20
value2[12] => Equal0.IN19
value2[12] => Mult0.IN19
value2[12] => Add1.IN4
value2[13] => Mux2.IN14
value2[13] => ShiftLeft0.IN19
value2[13] => ShiftRight0.IN19
value2[13] => res~45.IN1
value2[13] => res~29.IN1
value2[13] => res~13.IN1
value2[13] => Add0.IN19
value2[13] => LessThan1.IN19
value2[13] => LessThan0.IN19
value2[13] => Equal0.IN18
value2[13] => Mult0.IN18
value2[13] => Add1.IN3
value2[14] => Mux1.IN14
value2[14] => ShiftLeft0.IN18
value2[14] => ShiftRight0.IN18
value2[14] => res~46.IN1
value2[14] => res~30.IN1
value2[14] => res~14.IN1
value2[14] => Add0.IN18
value2[14] => LessThan1.IN18
value2[14] => LessThan0.IN18
value2[14] => Equal0.IN17
value2[14] => Mult0.IN17
value2[14] => Add1.IN2
value2[15] => Mux0.IN14
value2[15] => ShiftLeft0.IN17
value2[15] => ShiftRight0.IN17
value2[15] => res~47.IN1
value2[15] => res~31.IN1
value2[15] => res~15.IN1
value2[15] => Add0.IN17
value2[15] => LessThan1.IN17
value2[15] => LessThan0.IN17
value2[15] => Equal0.IN16
value2[15] => Mult0.IN16
value2[15] => Add1.IN1
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|cpu:cpu_m|jump:jp
command[0] => ~NO_FANOUT~
command[1] => ~NO_FANOUT~
command[2] => ~NO_FANOUT~
command[3] => ~NO_FANOUT~
command[4] => ~NO_FANOUT~
command[5] => ~NO_FANOUT~
command[6] => ~NO_FANOUT~
command[7] => ~NO_FANOUT~
command[8] => control~0.IN1
command[9] => Mux15.IN10
command[9] => Mux14.IN10
command[9] => Mux13.IN10
command[9] => Mux12.IN10
command[9] => Mux11.IN10
command[9] => Mux10.IN10
command[9] => Mux9.IN10
command[9] => Mux8.IN10
command[9] => Mux7.IN10
command[9] => Mux6.IN10
command[9] => Mux5.IN10
command[9] => Mux4.IN10
command[9] => Mux3.IN10
command[9] => Mux2.IN10
command[9] => Mux1.IN10
command[9] => Mux0.IN10
command[10] => Mux15.IN9
command[10] => Mux14.IN9
command[10] => Mux13.IN9
command[10] => Mux12.IN9
command[10] => Mux11.IN9
command[10] => Mux10.IN9
command[10] => Mux9.IN9
command[10] => Mux8.IN9
command[10] => Mux7.IN9
command[10] => Mux6.IN9
command[10] => Mux5.IN9
command[10] => Mux4.IN9
command[10] => Mux3.IN9
command[10] => Mux2.IN9
command[10] => Mux1.IN9
command[10] => Mux0.IN9
command[11] => Mux15.IN8
command[11] => Mux14.IN8
command[11] => Mux13.IN8
command[11] => Mux12.IN8
command[11] => Mux11.IN8
command[11] => Mux10.IN8
command[11] => Mux9.IN8
command[11] => Mux8.IN8
command[11] => Mux7.IN8
command[11] => Mux6.IN8
command[11] => Mux5.IN8
command[11] => Mux4.IN8
command[11] => Mux3.IN8
command[11] => Mux2.IN8
command[11] => Mux1.IN8
command[11] => Mux0.IN8
command[12] => Mux16.IN19
command[13] => Mux16.IN18
command[14] => Mux16.IN17
command[15] => Mux16.IN16
value1[0] => Mux15.IN7
value1[1] => Mux14.IN7
value1[2] => Mux13.IN7
value1[3] => Mux12.IN7
value1[4] => Mux11.IN7
value1[5] => Mux10.IN7
value1[6] => Mux9.IN7
value1[7] => Mux8.IN7
value1[8] => Mux7.IN7
value1[9] => Mux6.IN7
value1[10] => Mux5.IN7
value1[11] => Mux4.IN7
value1[12] => Mux3.IN7
value1[13] => Mux2.IN7
value1[14] => Mux1.IN7
value1[15] => Mux0.IN7
value2[0] => control~0.IN0
value2[1] => ~NO_FANOUT~
value2[2] => ~NO_FANOUT~
value2[3] => ~NO_FANOUT~
value2[4] => ~NO_FANOUT~
value2[5] => ~NO_FANOUT~
value2[6] => ~NO_FANOUT~
value2[7] => ~NO_FANOUT~
value2[8] => ~NO_FANOUT~
value2[9] => ~NO_FANOUT~
value2[10] => ~NO_FANOUT~
value2[11] => ~NO_FANOUT~
value2[12] => ~NO_FANOUT~
value2[13] => ~NO_FANOUT~
value2[14] => ~NO_FANOUT~
value2[15] => ~NO_FANOUT~
control <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|cpu:cpu_m|ram_data:dram
command[0] => ~NO_FANOUT~
command[1] => ~NO_FANOUT~
command[2] => ~NO_FANOUT~
command[3] => ~NO_FANOUT~
command[4] => ~NO_FANOUT~
command[5] => ~NO_FANOUT~
command[6] => ~NO_FANOUT~
command[7] => ~NO_FANOUT~
command[8] => Equal4.IN15
command[8] => Equal1.IN15
command[8] => Equal0.IN15
command[9] => Equal4.IN14
command[9] => Equal1.IN14
command[9] => Equal0.IN14
command[10] => Equal4.IN13
command[10] => Equal1.IN13
command[10] => Equal0.IN13
command[11] => Equal4.IN12
command[11] => Equal1.IN12
command[11] => Equal0.IN12
command[12] => Equal4.IN11
command[12] => Equal1.IN11
command[12] => Equal0.IN11
command[13] => Equal4.IN10
command[13] => Equal1.IN10
command[13] => Equal0.IN10
command[14] => Equal4.IN9
command[14] => Equal1.IN9
command[14] => Equal0.IN9
command[15] => Equal4.IN8
command[15] => Equal1.IN8
command[15] => Equal0.IN8
read_address[0] => address[0].DATAA
read_address[1] => address[1].DATAA
read_address[2] => address[2].DATAA
read_address[3] => address[3].DATAA
read_address[4] => address[4].DATAA
read_address[5] => address[5].DATAA
read_address[6] => address[6].DATAA
read_address[7] => address[7].DATAA
read_address[8] => address[8].DATAA
read_address[9] => address[9].DATAA
read_address[10] => address[10].DATAA
read_address[11] => address[11].DATAA
read_address[12] => address[12].DATAA
read_address[13] => ~NO_FANOUT~
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
write_address[0] => Equal2.IN12
write_address[0] => address[0].DATAB
write_address[1] => Equal2.IN11
write_address[1] => address[1].DATAB
write_address[2] => Equal2.IN10
write_address[2] => address[2].DATAB
write_address[3] => Equal2.IN9
write_address[3] => address[3].DATAB
write_address[4] => Equal2.IN8
write_address[4] => address[4].DATAB
write_address[5] => Equal2.IN7
write_address[5] => address[5].DATAB
write_address[6] => Equal2.IN6
write_address[6] => address[6].DATAB
write_address[7] => Equal2.IN5
write_address[7] => address[7].DATAB
write_address[8] => Equal2.IN4
write_address[8] => address[8].DATAB
write_address[9] => Equal2.IN3
write_address[9] => address[9].DATAB
write_address[10] => Equal2.IN2
write_address[10] => address[10].DATAB
write_address[11] => Equal2.IN1
write_address[11] => address[11].DATAB
write_address[12] => Equal2.IN0
write_address[12] => address[12].DATAB
write_address[13] => ~NO_FANOUT~
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
data_in[0] => Equal3.IN15
data_in[0] => data[0].DATAB
data_in[1] => Equal3.IN14
data_in[1] => data[1].DATAB
data_in[2] => Equal3.IN13
data_in[2] => data[2].DATAB
data_in[3] => Equal3.IN12
data_in[3] => data[3].DATAB
data_in[4] => Equal3.IN11
data_in[4] => data[4].DATAB
data_in[5] => Equal3.IN10
data_in[5] => data[5].DATAB
data_in[6] => Equal3.IN9
data_in[6] => data[6].DATAB
data_in[7] => Equal3.IN8
data_in[7] => data[7].DATAB
data_in[8] => Equal3.IN7
data_in[8] => data[8].DATAB
data_in[9] => Equal3.IN6
data_in[9] => data[9].DATAB
data_in[10] => Equal3.IN5
data_in[10] => data[10].DATAB
data_in[11] => Equal3.IN4
data_in[11] => data[11].DATAB
data_in[12] => Equal3.IN3
data_in[12] => data[12].DATAB
data_in[13] => Equal3.IN2
data_in[13] => data[13].DATAB
data_in[14] => Equal3.IN1
data_in[14] => data[14].DATAB
data_in[15] => Equal3.IN0
data_in[15] => data[15].DATAB
clock => ram_templet:ram.clock
cpu_clock => wren.IN1
data_out[0] <= ram_templet:ram.q[0]
data_out[1] <= ram_templet:ram.q[1]
data_out[2] <= ram_templet:ram.q[2]
data_out[3] <= ram_templet:ram.q[3]
data_out[4] <= ram_templet:ram.q[4]
data_out[5] <= ram_templet:ram.q[5]
data_out[6] <= ram_templet:ram.q[6]
data_out[7] <= ram_templet:ram.q[7]
data_out[8] <= ram_templet:ram.q[8]
data_out[9] <= ram_templet:ram.q[9]
data_out[10] <= ram_templet:ram.q[10]
data_out[11] <= ram_templet:ram.q[11]
data_out[12] <= ram_templet:ram.q[12]
data_out[13] <= ram_templet:ram.q[13]
data_out[14] <= ram_templet:ram.q[14]
data_out[15] <= ram_templet:ram.q[15]


|top_ge|cpu:cpu_m|ram_data:dram|ram_templet:ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|top_ge|cpu:cpu_m|ram_data:dram|ram_templet:ram|altsyncram:altsyncram_component
wren_a => altsyncram_20b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_20b1:auto_generated.data_a[0]
data_a[1] => altsyncram_20b1:auto_generated.data_a[1]
data_a[2] => altsyncram_20b1:auto_generated.data_a[2]
data_a[3] => altsyncram_20b1:auto_generated.data_a[3]
data_a[4] => altsyncram_20b1:auto_generated.data_a[4]
data_a[5] => altsyncram_20b1:auto_generated.data_a[5]
data_a[6] => altsyncram_20b1:auto_generated.data_a[6]
data_a[7] => altsyncram_20b1:auto_generated.data_a[7]
data_a[8] => altsyncram_20b1:auto_generated.data_a[8]
data_a[9] => altsyncram_20b1:auto_generated.data_a[9]
data_a[10] => altsyncram_20b1:auto_generated.data_a[10]
data_a[11] => altsyncram_20b1:auto_generated.data_a[11]
data_a[12] => altsyncram_20b1:auto_generated.data_a[12]
data_a[13] => altsyncram_20b1:auto_generated.data_a[13]
data_a[14] => altsyncram_20b1:auto_generated.data_a[14]
data_a[15] => altsyncram_20b1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_20b1:auto_generated.address_a[0]
address_a[1] => altsyncram_20b1:auto_generated.address_a[1]
address_a[2] => altsyncram_20b1:auto_generated.address_a[2]
address_a[3] => altsyncram_20b1:auto_generated.address_a[3]
address_a[4] => altsyncram_20b1:auto_generated.address_a[4]
address_a[5] => altsyncram_20b1:auto_generated.address_a[5]
address_a[6] => altsyncram_20b1:auto_generated.address_a[6]
address_a[7] => altsyncram_20b1:auto_generated.address_a[7]
address_a[8] => altsyncram_20b1:auto_generated.address_a[8]
address_a[9] => altsyncram_20b1:auto_generated.address_a[9]
address_a[10] => altsyncram_20b1:auto_generated.address_a[10]
address_a[11] => altsyncram_20b1:auto_generated.address_a[11]
address_a[12] => altsyncram_20b1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_20b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_20b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_20b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_20b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_20b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_20b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_20b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_20b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_20b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_20b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_20b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_20b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_20b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_20b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_20b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_20b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_20b1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_ge|cpu:cpu_m|ram_data:dram|ram_templet:ram|altsyncram:altsyncram_component|altsyncram_20b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:decode3.data[0]
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_0kb:mux2.result[0]
q_a[1] <= mux_0kb:mux2.result[1]
q_a[2] <= mux_0kb:mux2.result[2]
q_a[3] <= mux_0kb:mux2.result[3]
q_a[4] <= mux_0kb:mux2.result[4]
q_a[5] <= mux_0kb:mux2.result[5]
q_a[6] <= mux_0kb:mux2.result[6]
q_a[7] <= mux_0kb:mux2.result[7]
q_a[8] <= mux_0kb:mux2.result[8]
q_a[9] <= mux_0kb:mux2.result[9]
q_a[10] <= mux_0kb:mux2.result[10]
q_a[11] <= mux_0kb:mux2.result[11]
q_a[12] <= mux_0kb:mux2.result[12]
q_a[13] <= mux_0kb:mux2.result[13]
q_a[14] <= mux_0kb:mux2.result[14]
q_a[15] <= mux_0kb:mux2.result[15]
wren_a => decode_1oa:decode3.enable


|top_ge|cpu:cpu_m|ram_data:dram|ram_templet:ram|altsyncram:altsyncram_component|altsyncram_20b1:auto_generated|decode_1oa:decode3
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top_ge|cpu:cpu_m|ram_data:dram|ram_templet:ram|altsyncram:altsyncram_component|altsyncram_20b1:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top_ge|cpu:cpu_m|ram_data:dram|ram_templet:ram|altsyncram:altsyncram_component|altsyncram_20b1:auto_generated|mux_0kb:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ge|cpu:cpu_m|ram_prog:pram
read_address[0] => address[0].DATAB
read_address[1] => address[1].DATAB
read_address[2] => address[2].DATAB
read_address[3] => address[3].DATAB
read_address[4] => address[4].DATAB
read_address[5] => address[5].DATAB
read_address[6] => address[6].DATAB
read_address[7] => address[7].DATAB
read_address[8] => address[8].DATAB
read_address[9] => address[9].DATAB
read_address[10] => address[10].DATAB
read_address[11] => ~NO_FANOUT~
read_address[12] => ~NO_FANOUT~
read_address[13] => ~NO_FANOUT~
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
write_address[0] => address[0].DATAA
write_address[1] => address[1].DATAA
write_address[2] => address[2].DATAA
write_address[3] => address[3].DATAA
write_address[4] => address[4].DATAA
write_address[5] => address[5].DATAA
write_address[6] => address[6].DATAA
write_address[7] => address[7].DATAA
write_address[8] => address[8].DATAA
write_address[9] => address[9].DATAA
write_address[10] => address[10].DATAA
write_address[11] => ~NO_FANOUT~
write_address[12] => ~NO_FANOUT~
write_address[13] => ~NO_FANOUT~
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
data_in[0] => data~15.DATAB
data_in[1] => data~14.DATAB
data_in[2] => data~13.DATAB
data_in[3] => data~12.DATAB
data_in[4] => data~11.DATAB
data_in[5] => data~10.DATAB
data_in[6] => data~9.DATAB
data_in[7] => data~8.DATAB
data_in[8] => data~7.DATAB
data_in[9] => data~6.DATAB
data_in[10] => data~5.DATAB
data_in[11] => data~4.DATAB
data_in[12] => data~3.DATAB
data_in[13] => data~2.DATAB
data_in[14] => data~1.DATAB
data_in[15] => data~0.DATAB
clock => ram_tprog:ram.clock
write_clock => data[15].CLK
write_clock => data[14].CLK
write_clock => data[13].CLK
write_clock => data[12].CLK
write_clock => data[11].CLK
write_clock => data[10].CLK
write_clock => data[9].CLK
write_clock => data[8].CLK
write_clock => data[7].CLK
write_clock => data[6].CLK
write_clock => data[5].CLK
write_clock => data[4].CLK
write_clock => data[3].CLK
write_clock => data[2].CLK
write_clock => data[1].CLK
write_clock => data[0].CLK
wren => ram_tprog:ram.wren
wren => data~15.OUTPUTSELECT
wren => data~14.OUTPUTSELECT
wren => data~13.OUTPUTSELECT
wren => data~12.OUTPUTSELECT
wren => data~11.OUTPUTSELECT
wren => data~10.OUTPUTSELECT
wren => data~9.OUTPUTSELECT
wren => data~8.OUTPUTSELECT
wren => data~7.OUTPUTSELECT
wren => data~6.OUTPUTSELECT
wren => data~5.OUTPUTSELECT
wren => data~4.OUTPUTSELECT
wren => data~3.OUTPUTSELECT
wren => data~2.OUTPUTSELECT
wren => data~1.OUTPUTSELECT
wren => data~0.OUTPUTSELECT
wren => address[0].OUTPUTSELECT
wren => address[1].OUTPUTSELECT
wren => address[2].OUTPUTSELECT
wren => address[3].OUTPUTSELECT
wren => address[4].OUTPUTSELECT
wren => address[5].OUTPUTSELECT
wren => address[6].OUTPUTSELECT
wren => address[7].OUTPUTSELECT
wren => address[8].OUTPUTSELECT
wren => address[9].OUTPUTSELECT
wren => address[10].OUTPUTSELECT
data_out[0] <= ram_tprog:ram.q[0]
data_out[1] <= ram_tprog:ram.q[1]
data_out[2] <= ram_tprog:ram.q[2]
data_out[3] <= ram_tprog:ram.q[3]
data_out[4] <= ram_tprog:ram.q[4]
data_out[5] <= ram_tprog:ram.q[5]
data_out[6] <= ram_tprog:ram.q[6]
data_out[7] <= ram_tprog:ram.q[7]
data_out[8] <= ram_tprog:ram.q[8]
data_out[9] <= ram_tprog:ram.q[9]
data_out[10] <= ram_tprog:ram.q[10]
data_out[11] <= ram_tprog:ram.q[11]
data_out[12] <= ram_tprog:ram.q[12]
data_out[13] <= ram_tprog:ram.q[13]
data_out[14] <= ram_tprog:ram.q[14]
data_out[15] <= ram_tprog:ram.q[15]


|top_ge|cpu:cpu_m|ram_prog:pram|ram_tprog:ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|top_ge|cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component
wren_a => altsyncram_3md1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3md1:auto_generated.data_a[0]
data_a[1] => altsyncram_3md1:auto_generated.data_a[1]
data_a[2] => altsyncram_3md1:auto_generated.data_a[2]
data_a[3] => altsyncram_3md1:auto_generated.data_a[3]
data_a[4] => altsyncram_3md1:auto_generated.data_a[4]
data_a[5] => altsyncram_3md1:auto_generated.data_a[5]
data_a[6] => altsyncram_3md1:auto_generated.data_a[6]
data_a[7] => altsyncram_3md1:auto_generated.data_a[7]
data_a[8] => altsyncram_3md1:auto_generated.data_a[8]
data_a[9] => altsyncram_3md1:auto_generated.data_a[9]
data_a[10] => altsyncram_3md1:auto_generated.data_a[10]
data_a[11] => altsyncram_3md1:auto_generated.data_a[11]
data_a[12] => altsyncram_3md1:auto_generated.data_a[12]
data_a[13] => altsyncram_3md1:auto_generated.data_a[13]
data_a[14] => altsyncram_3md1:auto_generated.data_a[14]
data_a[15] => altsyncram_3md1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3md1:auto_generated.address_a[0]
address_a[1] => altsyncram_3md1:auto_generated.address_a[1]
address_a[2] => altsyncram_3md1:auto_generated.address_a[2]
address_a[3] => altsyncram_3md1:auto_generated.address_a[3]
address_a[4] => altsyncram_3md1:auto_generated.address_a[4]
address_a[5] => altsyncram_3md1:auto_generated.address_a[5]
address_a[6] => altsyncram_3md1:auto_generated.address_a[6]
address_a[7] => altsyncram_3md1:auto_generated.address_a[7]
address_a[8] => altsyncram_3md1:auto_generated.address_a[8]
address_a[9] => altsyncram_3md1:auto_generated.address_a[9]
address_a[10] => altsyncram_3md1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3md1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3md1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3md1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3md1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3md1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3md1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3md1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3md1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3md1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3md1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3md1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3md1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3md1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3md1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3md1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3md1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3md1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_ge|cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|top_ge|vga_rom:vga
clk_0 => v_rom:u2.clock
clk_0 => vga_640480:u1.clk_0
reset => vga_640480:u1.reset
in_command[0] => ram_gpu_d:u3.command[0]
in_command[1] => ram_gpu_d:u3.command[1]
in_command[2] => ram_gpu_d:u3.command[2]
in_command[3] => ram_gpu_d:u3.command[3]
in_command[4] => ram_gpu_d:u3.command[4]
in_command[5] => ram_gpu_d:u3.command[5]
in_command[6] => ram_gpu_d:u3.command[6]
in_command[7] => ram_gpu_d:u3.command[7]
in_command[8] => ram_gpu_d:u3.command[8]
in_command[9] => ram_gpu_d:u3.command[9]
in_command[10] => ram_gpu_d:u3.command[10]
in_command[11] => ram_gpu_d:u3.command[11]
in_command[12] => ram_gpu_d:u3.command[12]
in_command[13] => ram_gpu_d:u3.command[13]
in_command[14] => ram_gpu_d:u3.command[14]
in_command[15] => ram_gpu_d:u3.command[15]
in_write_addr[0] => ram_gpu_d:u3.write_address[0]
in_write_addr[1] => ram_gpu_d:u3.write_address[1]
in_write_addr[2] => ram_gpu_d:u3.write_address[2]
in_write_addr[3] => ram_gpu_d:u3.write_address[3]
in_write_addr[4] => ram_gpu_d:u3.write_address[4]
in_write_addr[5] => ram_gpu_d:u3.write_address[5]
in_write_addr[6] => ram_gpu_d:u3.write_address[6]
in_write_addr[7] => ram_gpu_d:u3.write_address[7]
in_write_addr[8] => ram_gpu_d:u3.write_address[8]
in_write_addr[9] => ram_gpu_d:u3.write_address[9]
in_write_addr[10] => ram_gpu_d:u3.write_address[10]
in_write_addr[11] => ram_gpu_d:u3.write_address[11]
in_write_addr[12] => ram_gpu_d:u3.write_address[12]
in_write_addr[13] => ram_gpu_d:u3.write_address[13]
in_write_addr[14] => ram_gpu_d:u3.write_address[14]
in_write_addr[15] => ram_gpu_d:u3.write_address[15]
in_data_in[0] => ram_gpu_d:u3.data_in[0]
in_data_in[1] => ram_gpu_d:u3.data_in[1]
in_data_in[2] => ram_gpu_d:u3.data_in[2]
in_data_in[3] => ram_gpu_d:u3.data_in[3]
in_data_in[4] => ram_gpu_d:u3.data_in[4]
in_data_in[5] => ram_gpu_d:u3.data_in[5]
in_data_in[6] => ram_gpu_d:u3.data_in[6]
in_data_in[7] => ram_gpu_d:u3.data_in[7]
in_data_in[8] => ram_gpu_d:u3.data_in[8]
in_data_in[9] => ram_gpu_d:u3.data_in[9]
in_data_in[10] => ram_gpu_d:u3.data_in[10]
in_data_in[11] => ram_gpu_d:u3.data_in[11]
in_data_in[12] => ram_gpu_d:u3.data_in[12]
in_data_in[13] => ram_gpu_d:u3.data_in[13]
in_data_in[14] => ram_gpu_d:u3.data_in[14]
in_data_in[15] => ram_gpu_d:u3.data_in[15]
in_clock => ram_gpu_d:u3.clock
in_cpu_clock => ram_gpu_d:u3.cpu_clock
hs <= vga_640480:u1.hs
vs <= vga_640480:u1.vs
r[0] <= vga_640480:u1.r[0]
r[1] <= vga_640480:u1.r[1]
r[2] <= vga_640480:u1.r[2]
g[0] <= vga_640480:u1.g[0]
g[1] <= vga_640480:u1.g[1]
g[2] <= vga_640480:u1.g[2]
b[0] <= vga_640480:u1.b[0]
b[1] <= vga_640480:u1.b[1]
b[2] <= vga_640480:u1.b[2]
test[0] <= vga_640480:u1.address[0]
test[1] <= vga_640480:u1.address[1]
test[2] <= vga_640480:u1.address[2]
test[3] <= vga_640480:u1.address[3]
test[4] <= vga_640480:u1.address[4]
test[5] <= vga_640480:u1.address[5]
test[6] <= vga_640480:u1.address[6]
test[7] <= vga_640480:u1.address[7]
test[8] <= vga_640480:u1.address[8]
test[9] <= <GND>
test[10] <= <GND>
test[11] <= <GND>
test[12] <= <GND>
test[13] <= <GND>
test[14] <= <GND>
test[15] <= <GND>


|top_ge|vga_rom:vga|vga_640480:u1
address[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
ram_data[0] => rom_address[6].DATAIN
ram_data[1] => rom_address[7].DATAIN
ram_data[2] => rom_address[8].DATAIN
ram_data[3] => rom_address[9].DATAIN
ram_data[4] => rom_address[10].DATAIN
ram_data[5] => rom_address[11].DATAIN
rom_address[0] <= vector_x[1].DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= vector_x[2].DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= vector_x[3].DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= vector_y[1].DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= vector_y[2].DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= vector_y[3].DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= ram_data[0].DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= ram_data[1].DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= ram_data[2].DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= ram_data[3].DB_MAX_OUTPUT_PORT_TYPE
rom_address[10] <= ram_data[4].DB_MAX_OUTPUT_PORT_TYPE
rom_address[11] <= ram_data[5].DB_MAX_OUTPUT_PORT_TYPE
reset => vs1.PRESET
reset => hs1.PRESET
reset => b1[0].ACLR
reset => b1[1].ACLR
reset => b1[2].ACLR
reset => g1[0].ACLR
reset => g1[1].ACLR
reset => g1[2].ACLR
reset => r1[0].ACLR
reset => r1[1].ACLR
reset => r1[2].ACLR
reset => vs~reg0.ACLR
reset => hs~reg0.ACLR
reset => vector_x[0].ACLR
reset => vector_x[1].ACLR
reset => vector_x[2].ACLR
reset => vector_x[3].ACLR
reset => vector_x[4].ACLR
reset => vector_x[5].ACLR
reset => vector_x[6].ACLR
reset => vector_x[7].ACLR
reset => vector_x[8].ACLR
reset => vector_x[9].ACLR
reset => vector_y[8].ACLR
reset => vector_y[7].ACLR
reset => vector_y[6].ACLR
reset => vector_y[5].ACLR
reset => vector_y[4].ACLR
reset => vector_y[3].ACLR
reset => vector_y[2].ACLR
reset => vector_y[1].ACLR
reset => vector_y[0].ACLR
clk50 <= clk.DB_MAX_OUTPUT_PORT_TYPE
q[0] => r1~2.DATAB
q[1] => r1~1.DATAB
q[2] => r1~0.DATAB
q[3] => b1~2.DATAB
q[4] => b1~1.DATAB
q[5] => b1~0.DATAB
q[6] => g1~2.DATAB
q[7] => g1~1.DATAB
q[8] => g1~0.DATAB
clk_0 => clk_2.CLK
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r~2.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r~1.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r~0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g~2.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g~1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g~0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b~2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~1.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~0.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|vga_rom:vga|v_rom:u2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|top_ge|vga_rom:vga|v_rom:u2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o071:auto_generated.address_a[0]
address_a[1] => altsyncram_o071:auto_generated.address_a[1]
address_a[2] => altsyncram_o071:auto_generated.address_a[2]
address_a[3] => altsyncram_o071:auto_generated.address_a[3]
address_a[4] => altsyncram_o071:auto_generated.address_a[4]
address_a[5] => altsyncram_o071:auto_generated.address_a[5]
address_a[6] => altsyncram_o071:auto_generated.address_a[6]
address_a[7] => altsyncram_o071:auto_generated.address_a[7]
address_a[8] => altsyncram_o071:auto_generated.address_a[8]
address_a[9] => altsyncram_o071:auto_generated.address_a[9]
address_a[10] => altsyncram_o071:auto_generated.address_a[10]
address_a[11] => altsyncram_o071:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o071:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o071:auto_generated.q_a[0]
q_a[1] <= altsyncram_o071:auto_generated.q_a[1]
q_a[2] <= altsyncram_o071:auto_generated.q_a[2]
q_a[3] <= altsyncram_o071:auto_generated.q_a[3]
q_a[4] <= altsyncram_o071:auto_generated.q_a[4]
q_a[5] <= altsyncram_o071:auto_generated.q_a[5]
q_a[6] <= altsyncram_o071:auto_generated.q_a[6]
q_a[7] <= altsyncram_o071:auto_generated.q_a[7]
q_a[8] <= altsyncram_o071:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_ge|vga_rom:vga|v_rom:u2|altsyncram:altsyncram_component|altsyncram_o071:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|top_ge|vga_rom:vga|ram_gpu_d:u3
command[0] => ~NO_FANOUT~
command[1] => ~NO_FANOUT~
command[2] => ~NO_FANOUT~
command[3] => ~NO_FANOUT~
command[4] => ~NO_FANOUT~
command[5] => ~NO_FANOUT~
command[6] => ~NO_FANOUT~
command[7] => ~NO_FANOUT~
command[8] => Equal4.IN15
command[8] => Equal1.IN15
command[8] => Equal0.IN15
command[9] => Equal4.IN14
command[9] => Equal1.IN14
command[9] => Equal0.IN14
command[10] => Equal4.IN13
command[10] => Equal1.IN13
command[10] => Equal0.IN13
command[11] => Equal4.IN12
command[11] => Equal1.IN12
command[11] => Equal0.IN12
command[12] => Equal4.IN11
command[12] => Equal1.IN11
command[12] => Equal0.IN11
command[13] => Equal4.IN10
command[13] => Equal1.IN10
command[13] => Equal0.IN10
command[14] => Equal4.IN9
command[14] => Equal1.IN9
command[14] => Equal0.IN9
command[15] => Equal4.IN8
command[15] => Equal1.IN8
command[15] => Equal0.IN8
read_address[0] => address[0].DATAA
read_address[1] => address[1].DATAA
read_address[2] => address[2].DATAA
read_address[3] => address[3].DATAA
read_address[4] => address[4].DATAA
read_address[5] => address[5].DATAA
read_address[6] => address[6].DATAA
read_address[7] => address[7].DATAA
read_address[8] => address[8].DATAA
read_address[9] => ~NO_FANOUT~
read_address[10] => ~NO_FANOUT~
read_address[11] => ~NO_FANOUT~
read_address[12] => ~NO_FANOUT~
read_address[13] => ~NO_FANOUT~
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
write_address[0] => Equal2.IN8
write_address[0] => address[0].DATAB
write_address[1] => Equal2.IN7
write_address[1] => address[1].DATAB
write_address[2] => Equal2.IN6
write_address[2] => address[2].DATAB
write_address[3] => Equal2.IN5
write_address[3] => address[3].DATAB
write_address[4] => Equal2.IN4
write_address[4] => address[4].DATAB
write_address[5] => Equal2.IN3
write_address[5] => address[5].DATAB
write_address[6] => Equal2.IN2
write_address[6] => address[6].DATAB
write_address[7] => Equal2.IN1
write_address[7] => address[7].DATAB
write_address[8] => Equal2.IN0
write_address[8] => address[8].DATAB
write_address[9] => ~NO_FANOUT~
write_address[10] => ~NO_FANOUT~
write_address[11] => ~NO_FANOUT~
write_address[12] => ~NO_FANOUT~
write_address[13] => ~NO_FANOUT~
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
data_in[0] => Equal3.IN5
data_in[0] => data[0].DATAB
data_in[1] => Equal3.IN4
data_in[1] => data[1].DATAB
data_in[2] => Equal3.IN3
data_in[2] => data[2].DATAB
data_in[3] => Equal3.IN2
data_in[3] => data[3].DATAB
data_in[4] => Equal3.IN1
data_in[4] => data[4].DATAB
data_in[5] => Equal3.IN0
data_in[5] => data[5].DATAB
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => ~NO_FANOUT~
data_in[13] => ~NO_FANOUT~
data_in[14] => ~NO_FANOUT~
data_in[15] => ~NO_FANOUT~
clock => ram_gpu:ram.clock
cpu_clock => wren.IN1
data_out[0] <= ram_gpu:ram.q[0]
data_out[1] <= ram_gpu:ram.q[1]
data_out[2] <= ram_gpu:ram.q[2]
data_out[3] <= ram_gpu:ram.q[3]
data_out[4] <= ram_gpu:ram.q[4]
data_out[5] <= ram_gpu:ram.q[5]


|top_ge|vga_rom:vga|ram_gpu_d:u3|ram_gpu:ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|top_ge|vga_rom:vga|ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component
wren_a => altsyncram_74d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_74d1:auto_generated.data_a[0]
data_a[1] => altsyncram_74d1:auto_generated.data_a[1]
data_a[2] => altsyncram_74d1:auto_generated.data_a[2]
data_a[3] => altsyncram_74d1:auto_generated.data_a[3]
data_a[4] => altsyncram_74d1:auto_generated.data_a[4]
data_a[5] => altsyncram_74d1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_74d1:auto_generated.address_a[0]
address_a[1] => altsyncram_74d1:auto_generated.address_a[1]
address_a[2] => altsyncram_74d1:auto_generated.address_a[2]
address_a[3] => altsyncram_74d1:auto_generated.address_a[3]
address_a[4] => altsyncram_74d1:auto_generated.address_a[4]
address_a[5] => altsyncram_74d1:auto_generated.address_a[5]
address_a[6] => altsyncram_74d1:auto_generated.address_a[6]
address_a[7] => altsyncram_74d1:auto_generated.address_a[7]
address_a[8] => altsyncram_74d1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_74d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_74d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_74d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_74d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_74d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_74d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_74d1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_ge|vga_rom:vga|ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|top_ge|seg7:s0
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|seg7:s1
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|seg7:s2
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|seg7:s3
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|seg7:s4
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_ge|seg7:s5
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


