--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Rough.twx Rough.ncd -o Rough.twr Rough.pcf

Design file:              Rough.ncd
Physical constraint file: Rough.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
IN_1<0>     |    7.476(F)|CLK_BUFGP         |   0.000|
IN_1<1>     |    8.299(F)|CLK_BUFGP         |   0.000|
IN_1<2>     |    7.209(F)|CLK_BUFGP         |   0.000|
IN_1<3>     |    7.967(F)|CLK_BUFGP         |   0.000|
IN_1<4>     |    8.388(F)|CLK_BUFGP         |   0.000|
IN_1<5>     |    8.102(F)|CLK_BUFGP         |   0.000|
IN_1<6>     |    8.141(F)|CLK_BUFGP         |   0.000|
IN_1<7>     |    7.605(F)|CLK_BUFGP         |   0.000|
IN_2<0>     |    8.722(F)|CLK_BUFGP         |   0.000|
IN_2<1>     |    7.455(F)|CLK_BUFGP         |   0.000|
IN_2<2>     |    8.048(F)|CLK_BUFGP         |   0.000|
IN_2<3>     |   10.714(F)|CLK_BUFGP         |   0.000|
IN_2<4>     |    9.476(F)|CLK_BUFGP         |   0.000|
IN_2<5>     |    7.964(F)|CLK_BUFGP         |   0.000|
IN_2<6>     |   10.565(F)|CLK_BUFGP         |   0.000|
IN_2<7>     |    8.741(F)|CLK_BUFGP         |   0.000|
IN_3<0>     |    8.188(F)|CLK_BUFGP         |   0.000|
IN_3<1>     |    7.968(F)|CLK_BUFGP         |   0.000|
IN_3<2>     |    9.188(F)|CLK_BUFGP         |   0.000|
IN_3<3>     |    8.433(F)|CLK_BUFGP         |   0.000|
IN_3<4>     |    8.244(F)|CLK_BUFGP         |   0.000|
IN_3<5>     |    7.382(F)|CLK_BUFGP         |   0.000|
IN_3<6>     |    8.408(F)|CLK_BUFGP         |   0.000|
IN_3<7>     |    7.822(F)|CLK_BUFGP         |   0.000|
IN_4<0>     |    8.144(F)|CLK_BUFGP         |   0.000|
IN_4<1>     |    9.085(F)|CLK_BUFGP         |   0.000|
IN_4<2>     |    7.439(F)|CLK_BUFGP         |   0.000|
IN_4<3>     |    7.670(F)|CLK_BUFGP         |   0.000|
IN_4<4>     |    7.648(F)|CLK_BUFGP         |   0.000|
IN_4<5>     |    7.948(F)|CLK_BUFGP         |   0.000|
IN_4<6>     |    7.882(F)|CLK_BUFGP         |   0.000|
IN_4<7>     |    7.862(F)|CLK_BUFGP         |   0.000|
OUT_1<0>    |    9.690(F)|CLK_BUFGP         |   0.000|
OUT_1<1>    |    8.300(F)|CLK_BUFGP         |   0.000|
OUT_1<2>    |    8.254(F)|CLK_BUFGP         |   0.000|
OUT_1<3>    |    8.991(F)|CLK_BUFGP         |   0.000|
OUT_1<4>    |    8.172(F)|CLK_BUFGP         |   0.000|
OUT_1<5>    |    8.242(F)|CLK_BUFGP         |   0.000|
OUT_1<6>    |    7.654(F)|CLK_BUFGP         |   0.000|
OUT_1<7>    |    9.317(F)|CLK_BUFGP         |   0.000|
OUT_2<0>    |    8.237(F)|CLK_BUFGP         |   0.000|
OUT_2<1>    |    7.239(F)|CLK_BUFGP         |   0.000|
OUT_2<2>    |    7.896(F)|CLK_BUFGP         |   0.000|
OUT_2<3>    |    8.999(F)|CLK_BUFGP         |   0.000|
OUT_2<4>    |    8.098(F)|CLK_BUFGP         |   0.000|
OUT_2<5>    |    7.981(F)|CLK_BUFGP         |   0.000|
OUT_2<6>    |    9.094(F)|CLK_BUFGP         |   0.000|
OUT_2<7>    |    8.594(F)|CLK_BUFGP         |   0.000|
OUT_3<0>    |    9.837(F)|CLK_BUFGP         |   0.000|
OUT_3<1>    |    7.738(F)|CLK_BUFGP         |   0.000|
OUT_3<2>    |    8.925(F)|CLK_BUFGP         |   0.000|
OUT_3<3>    |    9.243(F)|CLK_BUFGP         |   0.000|
OUT_3<4>    |    7.801(F)|CLK_BUFGP         |   0.000|
OUT_3<5>    |    8.473(F)|CLK_BUFGP         |   0.000|
OUT_3<6>    |    9.086(F)|CLK_BUFGP         |   0.000|
OUT_3<7>    |    8.178(F)|CLK_BUFGP         |   0.000|
OUT_4<0>    |    8.129(F)|CLK_BUFGP         |   0.000|
OUT_4<1>    |    8.121(F)|CLK_BUFGP         |   0.000|
OUT_4<2>    |    7.238(F)|CLK_BUFGP         |   0.000|
OUT_4<3>    |    7.400(F)|CLK_BUFGP         |   0.000|
OUT_4<4>    |    7.151(F)|CLK_BUFGP         |   0.000|
OUT_4<5>    |    7.707(F)|CLK_BUFGP         |   0.000|
OUT_4<6>    |    7.643(F)|CLK_BUFGP         |   0.000|
OUT_4<7>    |    7.217(F)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.638|    5.813|    3.179|    5.041|
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 07 11:28:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



