Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,I/O Register,uSRAM 1K,LSRAM 18K,PLLs and CCCs,Chip Globals,Row Global,SERDESIF Blocks,SERDESIF Lanes,EPCS,HPMS,10/100/1000 Ethernet,RCOSC_50MHZ
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/Primitives,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/Primitives,36,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/UERR/Primitives,73,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/URD/Primitives,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/Primitives,20,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Primitives,575,203,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/Primitives,30,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/Primitives,4,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/Primitives,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/UB0/UT1B1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/UB1/UT2B0/Primitives,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Primitives,29,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/Primitives,12,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_CorePCS/Core_PCS_0/Primitives,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,1,2,2,0,0,0
CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/Primitives,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0
CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/Primitives,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/Primitives,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.1.I_BUFD_BUS/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.2.I_BUFD_BUS/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.3.I_BUFD_BUS/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.4.I_BUFD_BUS/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_FDIV/Primitives,45,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_a1500_interf/I_PXLIF/PXLIF_0/L1.fifo_corefifo_sync_scntr/Primitives,45,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_a1500_interf/I_PXLIF/PXLIF_0/Primitives,20,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_a1500_interf/I_PXLIF/PXLIF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,36,36,0,0,0,0,1,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/L1.fifo_corefifo_sync_scntr/Primitives,45,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/Primitives,5,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,36,36,0,0,0,0,1,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_a1500_interf/Primitives,124,67,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_clint/Primitives,403,293,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Primitives,99,88,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/Primitives,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.r_corefifo_resetSync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.w_corefifo_resetSync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,0,0,1,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Primitives,103,99,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/Primitives,66,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,0,0,1,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/Primitives,80,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Primitives,42,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/Primitives,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0,0,0,0,0,0
CPDMCK40_buf/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0
DCLK00_buf/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0
EPCS_Demo_instance/CCC_0/Primitives,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0
EPCS_Demo_instance/CORECONFIGP_0/Primitives,65,109,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/Primitives,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0
EPCS_Demo_instance/CORERESETP_0/Primitives,42,65,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0
EPCS_Demo_instance/ConfigMaster_0/Primitives,972,382,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
EPCS_Demo_instance/CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,41,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
EPCS_Demo_instance/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
EPCS_Demo_instance/CoreAHBLite_0/matrix4x16/slavestage_16/Primitives,34,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
EPCS_Demo_instance/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/Primitives,44,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/Primitives,32,0,0,0,0,0,0,0,0,0,1,0,0,0,0,1,0,0
EPCS_Demo_instance/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1
FPGACK80_buf/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0
GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Primitives,103,89,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/Primitives,23,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.w_corefifo_resetSync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,144,144,0,0,0,0,4,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/Primitives,837,482,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/fake_gbt_instance/Primitives,76,93,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/Primitives,30,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/Primitives,48,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/Primitives,0,0,108,108,0,0,0,3,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/L1.fifo_corefifo_sync_scntr/Primitives,42,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/Primitives,71,84,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/Primitives,2,0,1440,1440,0,0,0,40,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Primitives,87,65,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/Primitives,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/l1msg_instance/l1msg_0/Primitives,50,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/l1msg_instance/l1msg_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/Primitives,0,0,216,216,0,0,0,6,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Primitives,36,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/Primitives,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/Primitives,35,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/Primitives,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/AUX_CTRL_0/Primitives,31,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/GBTX_CTRL_0/Primitives,405,286,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/GBTX_Decoder_0/Primitives,83,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/GBTX_SWITCH_0/Primitives,65,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2CErrorConv_0/Primitives,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2CSFPTEMPctrl_0/Primitives,802,395,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/Primitives,485,108,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/Primitives,2,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_IN/L1.fifo_corefifo_sync_scntr/Primitives,42,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_IN/L5.u_corefifo_fwft/Primitives,16,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_IN/Primitives,18,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_IN/RW1.UI_ram_wrapper_1/U5_syncnonpipe/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/L1.fifo_corefifo_sync_scntr/Primitives,41,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/L5.u_corefifo_fwft/Primitives,17,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/RW1.UI_ram_wrapper_1/U5_syncnonpipe/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/I2CStateMachineCTRL/Primitives,159,105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2CSFTTEMP_0/URAM_0/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_AUX/COREI2C_0/G0a.0.ui2c/Primitives,440,106,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_AUX/COREI2C_0/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_AUX/I2CStateMachineSlaveAUX_inst_0/Primitives,125,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/Primitives,494,108,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/Primitives,2,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/FIFO_IN/L1.fifo_corefifo_sync_scntr/Primitives,42,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/FIFO_IN/Primitives,10,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/FIFO_IN/RW1.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,36,36,0,0,0,0,1,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/FIFO_OUT/L1.fifo_corefifo_sync_scntr/Primitives,43,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/FIFO_OUT/Primitives,3,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/FIFO_OUT/RW1.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,36,36,0,0,0,0,1,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/GBTXI2C_CTRL_0/Primitives,160,78,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/I2CErrorConv_0/Primitives,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/I2C_GBTX_inst_0/I2CStateMachineGBTX_0/Primitives,217,113,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/Timer100ms_0/DivVar16bit_0/Primitives,23,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/Timer100ms_0/DivVar4bit_1/Primitives,21,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/Timer100ms_0/DivVar4bit_2/Primitives,30,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/Timer100ms_0/DivVar4bit_4/Primitives,31,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
I2C_CORE_instance/Timer100ms_0/DivVar8bit_0/Primitives,21,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
Primitives/Primitives,79,54,0,0,239,84,193,0,0,0,0,0,0,0,0,0,0,0
fpgack40_buf/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/Primitives,0,108,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b3_SoW/Primitives,137,253,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b3_SoW/b3_SoW/Primitives,0,0,108,108,0,0,0,0,3,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/Primitives,4,108,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b3_SoW/samplerStatus/Primitives,18,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b3_SoW/virOut/Primitives,3,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/Primitives,1,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b19_O2yyf_fG2_MiQA1E6_r/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b5_nUTGT/Primitives,89,110,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/Primitives,3,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/Primitives,9,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/Primitives,7,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/IICE_INST/b8_uKr_IFLY/Primitives,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/comm_block_INST/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/comm_block_INST/b7_Rcmi_ql/Primitives,3,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/comm_block_INST/b9_ORb_xNywD/Primitives,2,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
ident_coreinst/comm_block_INST/jtagi/Primitives,9,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0
rod_sniffer_instance/Primitives,192,179,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0
rod_sniffer_instance/srof_fifo_instance/srof_fifo_0/L1.fifo_corefifo_sync_scntr/Primitives,45,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
rod_sniffer_instance/srof_fifo_instance/srof_fifo_0/Primitives,4,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
rod_sniffer_instance/srof_fifo_instance/srof_fifo_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,72,72,0,0,0,0,2,0,0,0,0,0,0,0,0,0
vme_int_instance/Primitives,2474,1310,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/bus_extender_instance/Primitives,36,133,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/Primitives,1,0,2376,2376,0,0,0,0,66,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[0]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[10]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[11]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[12]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[13]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[14]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[15]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[16]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[17]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[18]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[19]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[1]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[20]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[21]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[22]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[23]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[24]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[25]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[26]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[27]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[28]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[29]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[2]\/Primitives,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[30]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[31]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[32]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[3]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[4]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[5]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[6]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[7]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[8]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/int_sram_instance/int_sram_0/\\OR2_RD[9]\/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/local_bcid_instance/local_bcid_0/L1.fifo_corefifo_sync_scntr/Primitives,35,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/local_bcid_instance/local_bcid_0/Primitives,11,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vme_int_instance/local_bcid_instance/local_bcid_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0,0,0,0,0,0
