

================================================================
== Vitis HLS Report for 'channel_gen'
================================================================
* Date:           Wed Sep 14 20:24:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.118 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644    |channel_gen_Pipeline_VITIS_LOOP_60_1    |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pow_generic_double_s_fu_682                    |pow_generic_double_s                    |        5|        5|   0.100 us|   0.100 us|    1|    1|      yes|
        |grp_rand_fu_693                                    |rand                                    |       41|      674|   0.820 us|  13.480 us|   41|  674|       no|
        |grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718  |channel_gen_Pipeline_VITIS_LOOP_167_10  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725   |channel_gen_Pipeline_VITIS_LOOP_141_7   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740   |channel_gen_Pipeline_VITIS_LOOP_115_4   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751  |channel_gen_Pipeline_VITIS_LOOP_194_13  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758  |channel_gen_Pipeline_VITIS_LOOP_181_12  |       11|       11|   0.220 us|   0.220 us|   11|   11|       no|
        |grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771   |channel_gen_Pipeline_VITIS_LOOP_154_9   |        5|        5|   0.100 us|   0.100 us|    5|    5|       no|
        |grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788   |channel_gen_Pipeline_VITIS_LOOP_128_6   |        6|        6|   0.120 us|   0.120 us|    6|    6|       no|
        |grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802  |channel_gen_Pipeline_VITIS_LOOP_207_15  |        3|        ?|  60.000 ns|          ?|    3|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_95_2_VITIS_LOOP_96_3  |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_123_5                |       88|     1354|  44 ~ 677|          -|          -|      2|        no|
        | + VITIS_LOOP_149_8                |      132|     2031|  44 ~ 677|          -|          -|      3|        no|
        | + VITIS_LOOP_176_11               |      264|     4062|  44 ~ 677|          -|          -|      6|        no|
        | + VITIS_LOOP_202_14               |       44|        ?|  44 ~ 677|          -|          -|  1 ~ ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1694|    -|
|FIFO             |        -|     -|      99|      67|    -|
|Instance         |       11|   102|    4229|   12979|    0|
|Memory           |        0|     -|     264|      21|    0|
|Multiplexer      |        -|     -|       -|    1357|    -|
|Register         |        -|     -|    1433|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       11|   102|    6025|   16118|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|     8|       2|      13|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740   |channel_gen_Pipeline_VITIS_LOOP_115_4   |        0|   0|    95|   128|    0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788   |channel_gen_Pipeline_VITIS_LOOP_128_6   |        0|   5|   120|   315|    0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725   |channel_gen_Pipeline_VITIS_LOOP_141_7   |        0|   0|   139|   261|    0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771   |channel_gen_Pipeline_VITIS_LOOP_154_9   |        0|   6|    49|   274|    0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718  |channel_gen_Pipeline_VITIS_LOOP_167_10  |        0|   0|   186|   205|    0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758  |channel_gen_Pipeline_VITIS_LOOP_181_12  |        0|   5|   203|   272|    0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751  |channel_gen_Pipeline_VITIS_LOOP_194_13  |        0|   0|   186|   195|    0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802  |channel_gen_Pipeline_VITIS_LOOP_207_15  |        0|   4|    66|   252|    0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644    |channel_gen_Pipeline_VITIS_LOOP_60_1    |        0|   0|   262|    70|    0|
    |ddiv_64ns_64ns_64_11_no_dsp_1_U161                 |ddiv_64ns_64ns_64_11_no_dsp_1           |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_10_no_dsp_1_U163                |dsqrt_64ns_64ns_64_10_no_dsp_1          |        0|   0|     0|     0|    0|
    |mul_22s_22s_44_1_1_U168                            |mul_22s_22s_44_1_1                      |        0|   2|     0|    22|    0|
    |mul_22s_22s_44_1_1_U170                            |mul_22s_22s_44_1_1                      |        0|   2|     0|    22|    0|
    |mul_32ns_32ns_63_1_1_U167                          |mul_32ns_32ns_63_1_1                    |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U165                            |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_59s_61ns_119_1_1_U169                          |mul_59s_61ns_119_1_1                    |        0|   9|     0|    40|    0|
    |mul_59s_61ns_119_1_1_U171                          |mul_59s_61ns_119_1_1                    |        0|   9|     0|    40|    0|
    |grp_pow_generic_double_s_fu_682                    |pow_generic_double_s                    |        5|  33|   842|  5443|    0|
    |grp_rand_fu_693                                    |rand                                    |        6|  21|  1293|  4924|    0|
    |sdiv_32ns_9s_32_36_seq_1_U166                      |sdiv_32ns_9s_32_36_seq_1                |        0|   0|   394|   238|    0|
    |sdiv_9ns_32ns_8_13_seq_1_U164                      |sdiv_9ns_32ns_8_13_seq_1                |        0|   0|   394|   238|    0|
    |sitodp_32ns_64_2_no_dsp_1_U162                     |sitodp_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |       11| 102|  4229| 12979|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |     Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |n_6taps_V_U       |n_6taps_V       |        0|  44|   3|    0|     6|   22|     1|          132|
    |n_9taps_V_U       |n_9taps_V       |        0|  44|   4|    0|     9|   22|     1|          198|
    |x_real_6taps_V_U  |x_real_6taps_V  |        0|  44|   3|    0|     6|   22|     1|          132|
    |x_imag_6taps_V_U  |x_real_6taps_V  |        0|  44|   3|    0|     6|   22|     1|          132|
    |x_real_9taps_V_U  |x_real_9taps_V  |        0|  44|   4|    0|     9|   22|     1|          198|
    |x_imag_9taps_V_U  |x_real_9taps_V  |        0|  44|   4|    0|     9|   22|     1|          198|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                |        0| 264|  21|    0|    45|  132|     6|          990|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |random_num_fifo_U  |        0|  99|   0|    -|     2|   22|       44|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |        0|  99|   0|    0|     2|   22|       44|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------------------+----------+----+---+-----+------------+------------+
    |                          Variable Name                          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------+----------+----+---+-----+------------+------------+
    |add_fu_1254_p2                                                   |         +|   0|  0|   39|          32|           7|
    |add_ln590_fu_1062_p2                                             |         +|   0|  0|   19|          12|           5|
    |add_ln870_1_fu_1817_p2                                           |         +|   0|  0|    9|           2|           1|
    |add_ln870_2_fu_1732_p2                                           |         +|   0|  0|   10|           3|           1|
    |add_ln870_fu_1940_p2                                             |         +|   0|  0|    9|           2|           1|
    |add_ln95_fu_1360_p2                                              |         +|   0|  0|   70|          63|           1|
    |grp_fu_870_p2                                                    |         +|   0|  0|   29|          22|          22|
    |grp_fu_875_p2                                                    |         +|   0|  0|   29|          22|          22|
    |i_V_18_fu_2064_p2                                                |         +|   0|  0|   12|           4|           1|
    |i_V_fu_1268_p2                                                   |         +|   0|  0|   12|           4|           2|
    |j_3_fu_1797_p2                                                   |         +|   0|  0|   38|          31|           1|
    |random_temp_i_V_4_fu_2086_p2                                     |         +|   0|  0|   29|          22|          22|
    |random_temp_i_V_fu_1642_p2                                       |         +|   0|  0|   29|          22|          22|
    |random_temp_r_V_4_fu_2081_p2                                     |         +|   0|  0|   29|          22|          22|
    |random_temp_r_V_fu_1636_p2                                       |         +|   0|  0|   29|          22|          22|
    |F2_fu_1040_p2                                                    |         -|   0|  0|   19|          11|          12|
    |man_V_3_fu_1020_p2                                               |         -|   0|  0|   61|           1|          54|
    |sub95_fu_948_p2                                                  |         -|   0|  0|   16|           7|           9|
    |sub_ln1201_1_fu_1451_p2                                          |         -|   0|  0|   44|           1|          37|
    |sub_ln1201_2_fu_1512_p2                                          |         -|   0|  0|  126|           1|         119|
    |sub_ln1201_3_fu_1558_p2                                          |         -|   0|  0|   44|           1|          37|
    |sub_ln1201_fu_1405_p2                                            |         -|   0|  0|  126|           1|         119|
    |sub_ln590_fu_1068_p2                                             |         -|   0|  0|   19|           4|          12|
    |and_ln590_fu_1172_p2                                             |       and|   0|  0|    2|           1|           1|
    |and_ln591_fu_1154_p2                                             |       and|   0|  0|    2|           1|           1|
    |and_ln594_fu_1178_p2                                             |       and|   0|  0|    2|           1|           1|
    |and_ln612_fu_1196_p2                                             |       and|   0|  0|    2|           1|           1|
    |ap_block_state57_io                                              |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op482_write_state65                                 |       and|   0|  0|    2|           1|           1|
    |grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TREADY  |       and|   0|  0|    2|           1|           1|
    |grp_fu_852_p2                                                    |       and|   0|  0|    2|           1|           1|
    |ashr_ln595_fu_1112_p2                                            |      ashr|   0|  0|  159|          54|          54|
    |cmp_i_i3313814_fu_1280_p2                                        |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1057_1_fu_1934_p2                                         |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln1057_2_fu_1811_p2                                         |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln1057_3_fu_1726_p2                                         |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln1057_fu_2059_p2                                           |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln122_fu_1374_p2                                            |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln580_fu_1034_p2                                            |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln590_fu_1056_p2                                            |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln591_fu_1086_p2                                            |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln594_fu_1096_p2                                            |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln612_fu_1102_p2                                            |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln95_1_fu_1355_p2                                           |      icmp|   0|  0|   28|          63|          63|
    |icmp_ln95_fu_1274_p2                                             |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln96_fu_1350_p2                                             |      icmp|   0|  0|   20|          32|          32|
    |ap_block_state57                                                 |        or|   0|  0|    2|           1|           1|
    |ap_block_state58_on_subcall_done                                 |        or|   0|  0|    2|           1|           1|
    |ap_block_state59                                                 |        or|   0|  0|    2|           1|           1|
    |ap_block_state65                                                 |        or|   0|  0|    2|           1|           1|
    |or_ln580_1_fu_1240_p2                                            |        or|   0|  0|    2|           1|           1|
    |or_ln580_fu_1210_p2                                              |        or|   0|  0|    2|           1|           1|
    |or_ln590_fu_1184_p2                                              |        or|   0|  0|    2|           1|           1|
    |or_ln591_fu_1160_p2                                              |        or|   0|  0|    2|           1|           1|
    |man_V_4_fu_1026_p3                                               |    select|   0|  0|   52|           1|          54|
    |n_2taps_V_1_5_fu_1950_p3                                         |    select|   0|  0|   21|           1|          22|
    |n_2taps_V_1_6_fu_1957_p3                                         |    select|   0|  0|   21|           1|          22|
    |random_num_value_imag_V_fu_1584_p3                               |    select|   0|  0|   21|           1|          22|
    |random_num_value_real_V_fu_1477_p3                               |    select|   0|  0|   21|           1|          22|
    |select_ln1201_2_fu_1546_p3                                       |    select|   0|  0|   40|           1|          44|
    |select_ln1201_fu_1439_p3                                         |    select|   0|  0|   40|           1|          44|
    |select_ln580_1_fu_1216_p3                                        |    select|   0|  0|   21|           1|          22|
    |select_ln580_2_fu_1224_p3                                        |    select|   0|  0|   21|           1|          22|
    |select_ln580_3_fu_1232_p3                                        |    select|   0|  0|   21|           1|          22|
    |select_ln580_fu_1202_p3                                          |    select|   0|  0|   21|           1|           1|
    |select_ln597_fu_1130_p3                                          |    select|   0|  0|    2|           1|           2|
    |select_ln736_fu_1366_p3                                          |    select|   0|  0|   31|           1|          31|
    |sh_amt_fu_1074_p3                                                |    select|   0|  0|   11|           1|          12|
    |sqrt_No_V_1_fu_1246_p3                                           |    select|   0|  0|   21|           1|          22|
    |shl_ln613_fu_1142_p2                                             |       shl|   0|  0|   59|          22|          22|
    |xor_ln580_fu_1148_p2                                             |       xor|   0|  0|    2|           1|           2|
    |xor_ln590_fu_1190_p2                                             |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_fu_1166_p2                                             |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                                            |          |   0|  0| 1694|         758|        1168|
    +-----------------------------------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                     | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  441|         84|    1|         84|
    |ap_sig_allocacmp_conv_i_i_i131_le3933_load_2  |    9|          2|   22|         44|
    |ap_sig_allocacmp_conv_i_i_i131_le3933_load_4  |    9|          2|   22|         44|
    |ap_sig_allocacmp_conv_i_i_i131_le3933_load_6  |    9|          2|   22|         44|
    |ap_sig_allocacmp_conv_i_i_i205_le3926_load_2  |    9|          2|   22|         44|
    |ap_sig_allocacmp_conv_i_i_i205_le3926_load_4  |    9|          2|   22|         44|
    |ap_sig_allocacmp_conv_i_i_i205_le3926_load_6  |    9|          2|   22|         44|
    |conv_i_i_i131_le3933_fu_418                   |   26|          5|   22|        110|
    |conv_i_i_i205_le3926_fu_414                   |   26|          5|   22|        110|
    |data_in_TDATA_blk_n                           |    9|          2|    1|          2|
    |data_in_TREADY_int_regslice                   |   14|          3|    1|          3|
    |data_out_TDATA_blk_n                          |    9|          2|    1|          2|
    |data_out_TDATA_int_regslice                   |   37|          7|   64|        448|
    |data_out_TDEST_int_regslice                   |   14|          3|    1|          3|
    |data_out_TID_int_regslice                     |   14|          3|    1|          3|
    |data_out_TKEEP_int_regslice                   |   14|          3|    8|         24|
    |data_out_TLAST_int_regslice                   |   14|          3|    1|          3|
    |data_out_TSTRB_int_regslice                   |   14|          3|    8|         24|
    |data_out_TUSER_int_regslice                   |   14|          3|    1|          3|
    |data_out_TVALID_int_regslice                  |   14|          3|    1|          3|
    |data_temp_i_V_fu_378                          |   26|          5|   32|        160|
    |data_temp_r_V_fu_382                          |   26|          5|   32|        160|
    |grp_fu_816_p0                                 |   14|          3|   64|        192|
    |grp_fu_816_p1                                 |   14|          3|   64|        192|
    |grp_load_fu_856_p1                            |   26|          5|   22|        110|
    |grp_load_fu_863_p1                            |   26|          5|   22|        110|
    |i_V_11_reg_621                                |    9|          2|    2|          4|
    |i_V_14_reg_598                                |    9|          2|    3|          6|
    |i_V_19_reg_609                                |    9|          2|    2|          4|
    |i_V_9_reg_632                                 |    9|          2|    4|          8|
    |indvar_flatten_fu_390                         |    9|          2|   63|        126|
    |j_fu_386                                      |    9|          2|   31|         62|
    |n_6taps_V_address0                            |   14|          3|    3|          9|
    |n_6taps_V_ce0                                 |   14|          3|    1|          3|
    |n_9taps_V_address0                            |   14|          3|    4|         12|
    |n_9taps_V_ce0                                 |   14|          3|    1|          3|
    |p_Result_20_fu_430                            |    9|          2|   22|         44|
    |p_Result_21_fu_438                            |    9|          2|   22|         44|
    |p_Result_22_fu_450                            |    9|          2|   22|         44|
    |p_Result_s_fu_422                             |    9|          2|   22|         44|
    |random_num_write                              |    9|          2|    1|          2|
    |x_imag_6taps_V_address0                       |   26|          5|    3|         15|
    |x_imag_6taps_V_ce0                            |   20|          4|    1|          4|
    |x_imag_6taps_V_ce1                            |    9|          2|    1|          2|
    |x_imag_6taps_V_d0                             |   20|          4|   22|         88|
    |x_imag_6taps_V_we0                            |   14|          3|    1|          3|
    |x_imag_9taps_V_address0                       |   26|          5|    4|         20|
    |x_imag_9taps_V_ce0                            |   20|          4|    1|          4|
    |x_imag_9taps_V_ce1                            |    9|          2|    1|          2|
    |x_imag_9taps_V_d0                             |   20|          4|   22|         88|
    |x_imag_9taps_V_we0                            |   14|          3|    1|          3|
    |x_real_6taps_V_address0                       |   26|          5|    3|         15|
    |x_real_6taps_V_ce0                            |   20|          4|    1|          4|
    |x_real_6taps_V_ce1                            |    9|          2|    1|          2|
    |x_real_6taps_V_d0                             |   20|          4|   22|         88|
    |x_real_6taps_V_we0                            |   14|          3|    1|          3|
    |x_real_9taps_V_address0                       |   26|          5|    4|         20|
    |x_real_9taps_V_ce0                            |   20|          4|    1|          4|
    |x_real_9taps_V_ce1                            |    9|          2|    1|          2|
    |x_real_9taps_V_d0                             |   20|          4|   22|         88|
    |x_real_9taps_V_we0                            |   14|          3|    1|          3|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                         | 1357|        273|  818|       2883|
    +----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |TAPS_NUM_5_loc_load_reg_2321                                    |  32|   0|   32|          0|
    |add_ln870_1_reg_2641                                            |   2|   0|    2|          0|
    |add_ln870_2_reg_2628                                            |   3|   0|    3|          0|
    |add_ln870_reg_2669                                              |   2|   0|    2|          0|
    |add_ln95_reg_2514                                               |  63|   0|   63|          0|
    |add_reg_2330                                                    |  32|   0|   32|          0|
    |and_ln122_reg_2616                                              |   1|   0|    1|          0|
    |and_ln148_reg_2600                                              |   1|   0|    1|          0|
    |ap_CS_fsm                                                       |  83|   0|   83|          0|
    |bound_reg_2506                                                  |  63|   0|   63|          0|
    |cmp_i_i3313814_reg_2501                                         |   1|   0|    1|          0|
    |conv7_i2194_reg_2335                                            |  44|   0|   44|          0|
    |conv_i_i_i131_le3933_fu_418                                     |  22|   0|   22|          0|
    |conv_i_i_i205_le3926_fu_414                                     |  22|   0|   22|          0|
    |conv_reg_2276                                                   |  64|   0|   64|          0|
    |data_temp_i_V_fu_378                                            |  32|   0|   32|          0|
    |data_temp_r_V_fu_382                                            |  32|   0|   32|          0|
    |empty_85_reg_2325                                               |  31|   0|   31|          0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg   |   1|   0|    1|          0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg   |   1|   0|    1|          0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg   |   1|   0|    1|          0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg   |   1|   0|    1|          0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg  |   1|   0|    1|          0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg  |   1|   0|    1|          0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg  |   1|   0|    1|          0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg  |   1|   0|    1|          0|
    |grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg    |   1|   0|    1|          0|
    |grp_pow_generic_double_s_fu_682_ap_start_reg                    |   1|   0|    1|          0|
    |grp_rand_fu_693_ap_start_reg                                    |   1|   0|    1|          0|
    |i_V_11_reg_621                                                  |   2|   0|    2|          0|
    |i_V_14_reg_598                                                  |   3|   0|    3|          0|
    |i_V_18_reg_2698                                                 |   4|   0|    4|          0|
    |i_V_19_reg_609                                                  |   2|   0|    2|          0|
    |i_V_9_reg_632                                                   |   4|   0|    4|          0|
    |i_V_reg_2341                                                    |   4|   0|    4|          0|
    |icmp_ln122_reg_2530                                             |   1|   0|    1|          0|
    |icmp_ln95_reg_2349                                              |   1|   0|    1|          0|
    |indvar_flatten_fu_390                                           |  63|   0|   63|          0|
    |j_fu_386                                                        |  31|   0|   31|          0|
    |n_2taps_V_1_3_fu_398                                            |  22|   0|   22|          0|
    |n_2taps_V_1_3_load_1_reg_2685                                   |  22|   0|   22|          0|
    |n_2taps_V_1_fu_394                                              |  22|   0|   22|          0|
    |n_2taps_V_1_load_1_reg_2680                                     |  22|   0|   22|          0|
    |n_3taps_V_2_1_fu_410                                            |  22|   0|   22|          0|
    |n_3taps_V_2_2_fu_406                                            |  22|   0|   22|          0|
    |n_3taps_V_2_fu_402                                              |  22|   0|   22|          0|
    |p_Result_20_fu_430                                              |  22|   0|   22|          0|
    |p_Result_21_fu_438                                              |  22|   0|   22|          0|
    |p_Result_22_fu_450                                              |  22|   0|   22|          0|
    |p_Result_33_reg_2610                                            |  22|   0|   22|          0|
    |p_Result_35_reg_2594                                            |  22|   0|   22|          0|
    |p_Result_s_fu_422                                               |  22|   0|   22|          0|
    |random_num_value_imag_V_reg_2541                                |  22|   0|   22|          0|
    |random_num_value_real_V_reg_2535                                |  22|   0|   22|          0|
    |reg_888                                                         |  64|   0|   64|          0|
    |reg_893                                                         |  22|   0|   22|          0|
    |reg_899                                                         |  22|   0|   22|          0|
    |reg_907                                                         |  22|   0|   22|          0|
    |select_ln736_reg_2519                                           |  31|   0|   31|          0|
    |tmp_7_reg_2296                                                  |  64|   0|   64|          0|
    |tmp_V_reg_2525                                                  |  22|   0|   22|          0|
    |tmp_s_reg_2291                                                  |  64|   0|   64|          0|
    |trunc_ln125_reg_2674                                            |   1|   0|    1|          0|
    |x_imag_2taps_V_1_1_fu_434                                       |  22|   0|   22|          0|
    |x_imag_3taps_V_1_1_fu_454                                       |  22|   0|   22|          0|
    |x_imag_3taps_V_2_1_fu_458                                       |  22|   0|   22|          0|
    |x_real_2taps_V_1_1_fu_426                                       |  22|   0|   22|          0|
    |x_real_3taps_V_1_1_fu_442                                       |  22|   0|   22|          0|
    |x_real_3taps_V_2_1_fu_446                                       |  22|   0|   22|          0|
    |zext_ln1057_1_reg_2620                                          |   3|   0|   64|         61|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |1433|   0| 1494|         61|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|        channel_gen|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|        channel_gen|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TDEST    |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_in_TUSER    |   in|    1|          axis|   data_in_V_user_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TID      |   in|    1|          axis|     data_in_V_id_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TDEST   |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
|data_out_TUSER   |  out|    1|          axis|  data_out_V_user_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TID     |  out|    1|          axis|    data_out_V_id_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

