Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: currentstate_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: temp_output_signals_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 969.6
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.4)
Data arrival time: 394.5
Slack: 575.1
Logic depth: 8
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9    37,   74                       
currentstate_reg[1]/CK->Q
                         DFF_X1*                 rr    163.9    163.9    163.9      0.0      0.0      6.2     77.9     10    37,   37  /PD_TOP        (1.10)
i_0_0_0/A1->ZN           NAND2_X4*               rf    193.7     29.8     29.6      0.2     15.3      1.3     30.6      2    37,   37  /PD_TOP        (1.10)
i_0_0_62/A->ZN           AOI21_X4                fr    235.8     42.1     42.1      0.0     15.3      0.7      4.6      1    37,   37  /PD_TOP        (1.10)
i_0_0_61/A2->ZN          NAND2_X4                rf    255.3     19.5     19.5      0.0     22.0      1.3      9.3      2    37,   37  /PD_TOP        (1.10)
i_0_0_56/A1->ZN          NAND2_X4                fr    282.8     27.5     27.5      0.0      8.9      0.6     26.0      1    37,   37  /PD_TOP        (1.10)
i_0_0_55/A->ZN           INV_X8                  rf    290.1      7.3      7.3      0.0     21.5      0.7      4.8      1    37,   37  /PD_TOP        (1.10)
i_0_0_54/B->ZN           OAI211_X4               fr    320.2     30.1     30.1      0.0      3.5      3.0     18.7      4    37,   37  /PD_TOP        (1.10)
i_0_0_12/A2->ZN          NAND4_X4                rf    378.8     58.6     58.5      0.1     38.2      0.7     26.2      1    37,   37  /PD_TOP        (1.10)
i_0_0_11/A->ZN           INV_X8                  fr    394.5     15.7     15.7      0.0     33.9      0.7      1.8      1    37,   37  /PD_TOP        (1.10)
temp_output_signals_reg[1]/D
                         DFF_X1                   r    394.5      0.0               0.0      4.7                             37,   37  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: sensors[2]
    (Clocked by rtDefaultClock R)
Endpoint: temp_output_signals_reg[3]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 969.6
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.4)
Data arrival time: 941.3
Slack: 28.3
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
sensors[2]               {set_input_delay}        f    700.0    700.0    700.0                        7.4     48.6      5    37,    0                       
i_0_0_96/A->ZN           INV_X8                  fr    740.7     40.3     40.3      0.0    100.0      2.8     18.3      4    37,   37  /PD_TOP        (1.10)
i_0_0_87/A1->ZN          NAND2_X4*               rf    773.2     32.5     32.4      0.1      8.8      2.6     40.3      4    37,   37  /PD_TOP        (1.10)
i_0_0_86/A->ZN           INV_X8                  fr    785.8     12.6     12.6      0.0     15.3      0.6      4.6      1    37,   37  /PD_TOP        (1.10)
i_0_0_85/A1->ZN          NAND3_X4*               rf    821.9     36.1     36.1      0.0      5.4      1.4     31.0      2    37,   37  /PD_TOP        (1.10)
i_0_0_84/A->ZN           INV_X8                  fr    834.6     12.7     12.7      0.0     15.3      0.6      4.7      1    37,   37  /PD_TOP        (1.10)
i_0_0_77/B2->ZN          OAI21_X4                rf    849.0     14.4     14.4      0.0      5.4      0.7      4.4      1    37,   37  /PD_TOP        (1.10)
i_0_0_76/A1->ZN          NAND2_X4                fr    872.1     23.1     23.1      0.0      9.5      2.8     18.2      4    37,   37  /PD_TOP        (1.10)
i_0_0_20/A3->ZN          NAND4_X4                rf    925.6     53.5     53.4      0.1     17.1      0.7     26.2      1    37,   37  /PD_TOP        (1.10)
i_0_0_19/A->ZN           INV_X8                  fr    941.3     15.7     15.7      0.0     33.9      0.7      1.8      1    37,   37  /PD_TOP        (1.10)
temp_output_signals_reg[3]/D
                         DFF_X1                   r    941.3      0.4               0.4      4.7                             37,   37  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: currentstate_reg[2]/Q
    (Clocked by sysclk R)
Endpoint: display[2]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 700.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 165.5
Slack: 534.5
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9    37,   74                       
currentstate_reg[2]/CK->Q
                         DFF_X1*                 rr    165.1    165.1    165.1      0.0      0.0     11.5     82.7     11    37,   37  /PD_TOP        (1.10)
display[2]                                        r    165.5      0.4               0.4     15.3                              0,   36                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
