#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May 26 21:18:11 2022
# Process ID: 23984
# Current directory: C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12160 C:\Users\Marcell\Desktop\BME\MSc\LogTerv\LogTervHF\LogTervHF.xpr
# Log file: C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/vivado.log
# Journal file: C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF\vivado.jou
# Running On: Cibbersson, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 17102 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2458] undeclared symbol fft_rdy, assumed default net type wire [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:67]
INFO: [VRFC 10-2458] undeclared symbol fft_addr_in, assumed default net type wire [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:72]
INFO: [VRFC 10-2458] undeclared symbol fft_dout_re, assumed default net type wire [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:74]
INFO: [VRFC 10-2458] undeclared symbol fft_dout_im, assumed default net type wire [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:75]
WARNING: [VRFC 10-2938] 'fft_rdy' is already implicitly declared on line 67 [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:79]
WARNING: [VRFC 10-2938] 'fft_dout_re' is already implicitly declared on line 74 [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:80]
WARNING: [VRFC 10-2938] 'fft_dout_im' is already implicitly declared on line 75 [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:81]
WARNING: [VRFC 10-2938] 'fft_addr_in' is already implicitly declared on line 72 [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2
ERROR: [VRFC 10-3000] 'log2' is not valid in an expression [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:41]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'log2' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:60]
ERROR: [VRFC 10-3000] 'log2' is not valid in an expression [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:60]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'log2' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:66]
ERROR: [VRFC 10-3000] 'log2' is not valid in an expression [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:67]
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:84]
ERROR: [VRFC 10-2865] module 'log2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
file mkdir C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v w ]
add_files -fileset sim_1 C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2
ERROR: [VRFC 10-3000] 'log2' is not valid in an expression [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:41]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'log2' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:60]
ERROR: [VRFC 10-3000] 'log2' is not valid in an expression [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:60]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'log2' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:66]
ERROR: [VRFC 10-3000] 'log2' is not valid in an expression [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:67]
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:84]
ERROR: [VRFC 10-2865] module 'log2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2
ERROR: [VRFC 10-3000] 'log2' is not valid in an expression [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:41]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'log2' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:60]
ERROR: [VRFC 10-3000] 'log2' is not valid in an expression [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:60]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'log2' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:66]
ERROR: [VRFC 10-3000] 'log2' is not valid in an expression [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:67]
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:84]
ERROR: [VRFC 10-2865] module 'log2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
ERROR: [VRFC 10-2989] 'log2' is not declared [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:41]
ERROR: [VRFC 10-2989] 'log2' is not declared [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:60]
ERROR: [VRFC 10-2989] 'log2' is not declared [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:67]
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:84]
ERROR: [VRFC 10-2865] module 'log_2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:67]
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:84]
ERROR: [VRFC 10-2865] module 'log_2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:84]
ERROR: [VRFC 10-2865] module 'log_2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:84]
ERROR: [VRFC 10-2865] module 'log_2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:84]
ERROR: [VRFC 10-2865] module 'log_2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sum is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:84]
ERROR: [VRFC 10-2865] module 'log_2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:83]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:83]
ERROR: [VRFC 10-2865] module 'log_2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:83]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:83]
ERROR: [VRFC 10-2865] module 'log_2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
ERROR: [VRFC 10-2951] 'digit_cntr' is not a constant [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:83]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:83]
ERROR: [VRFC 10-2865] module 'log_2' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v:103]
ERROR: [VRFC 10-2953] 'aud_dout_vld' is not a function [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v:108]
ERROR: [VRFC 10-2953] 'aud_dout' is not a function [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v:109]
ERROR: [VRFC 10-2865] module 'top_level' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dB_vld_reg' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:108]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'dB_vld_reg' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:120]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'dB_vld_reg' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v:125]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'powre' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:62]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'powim' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:69]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'log2_done' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:81]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dB' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:82]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'log2_done' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:119]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'log2_done' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:124]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'powre' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:62]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'powim' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:69]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'log2_done' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:81]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dB' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:82]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'log2_done' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:120]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'log2_done' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:124]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'powre' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:64]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'powim' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:71]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'log2_done' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:83]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'log2_done' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:122]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'log2_done' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:126]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'powre' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:64]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'powim' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:71]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'log2_done' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:83]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'log2_done' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:122]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'log2_done' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:126]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
WARNING: [VRFC 10-3248] data object 'powim' is already declared [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
WARNING: [VRFC 10-3703] second declaration of 'powim' ignored [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
INFO: [VRFC 10-2458] undeclared symbol powre, assumed default net type wire [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'm' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:68]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'log2_done' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:87]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'log2_done' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:126]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'log2_done' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:130]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
WARNING: [VRFC 10-3248] data object 'powim' is already declared [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
WARNING: [VRFC 10-3703] second declaration of 'powim' ignored [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
INFO: [VRFC 10-2458] undeclared symbol powre, assumed default net type wire [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:54]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2_done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:128]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2_done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:132]
ERROR: [VRFC 10-2865] module 'fft_to_dB' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
WARNING: [VRFC 10-3248] data object 'powim' is already declared [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
WARNING: [VRFC 10-3703] second declaration of 'powim' ignored [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
INFO: [VRFC 10-2458] undeclared symbol powre, assumed default net type wire [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:54]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2_done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:128]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2_done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:133]
ERROR: [VRFC 10-2865] module 'fft_to_dB' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
WARNING: [VRFC 10-3248] data object 'powim' is already declared [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
WARNING: [VRFC 10-3703] second declaration of 'powim' ignored [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
INFO: [VRFC 10-2458] undeclared symbol powre, assumed default net type wire [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:54]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2_done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:128]
ERROR: [VRFC 10-1280] procedural assignment to a non-register log2_done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:132]
ERROR: [VRFC 10-2865] module 'fft_to_dB' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
WARNING: [VRFC 10-3248] data object 'powim' is already declared [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
WARNING: [VRFC 10-3703] second declaration of 'powim' ignored [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
INFO: [VRFC 10-2458] undeclared symbol powre, assumed default net type wire [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'm' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:70]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.codec_if
Compiling module xil_defaultlib.smpl_ram
Compiling module xil_defaultlib.coeff_rom
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b10,B_REG=2'b1...
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b01,B_REG=2'b0...
Compiling module xil_defaultlib.butterfly_default
Compiling module xil_defaultlib.dsp_25x18(A_REG=1,B_REG=1)
Compiling module xil_defaultlib.FFT_Core_default
Compiling module xil_defaultlib.log2_rom
Compiling module xil_defaultlib.dsp_25x18
Compiling module xil_defaultlib.mul_24x24
Compiling module xil_defaultlib.log_2
Compiling module xil_defaultlib.fft_to_dB
Compiling module xil_defaultlib.FFT_Controller
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_behav -key {Behavioral:sim_1:Functional:top_level} -tclbatch {top_level.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_level.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1249.117 ; gain = 0.000
run 1000000 us
run 1000000 us
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
boost::filesystem::remove: A folyamat nem fr hozz a fjlhoz, mert azt egy msik folyamat hasznlja: "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
boost::filesystem::remove: A folyamat nem fr hozz a fjlhoz, mert azt egy msik folyamat hasznlja: "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/simulate.log"
set_property top top_level [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_level'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_behav xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'm' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:70]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_behav -key {Behavioral:sim_1:Functional:top_level} -tclbatch {top_level.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_level.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v:100]
ERROR: [VRFC 10-1280] procedural assignment to a non-register frame_start is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v:107]
ERROR: [VRFC 10-1280] procedural assignment to a non-register frame_start is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v:108]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'm' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:70]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'frm_dout_vld_check' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v:98]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'frm_data_check' is not permitted [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v:99]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
WARNING: [VRFC 10-3248] data object 'powim' is already declared [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
WARNING: [VRFC 10-3703] second declaration of 'powim' ignored [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:43]
INFO: [VRFC 10-2458] undeclared symbol powre, assumed default net type wire [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'm' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v:70]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_rom(FILE="test_input.txt")
Compiling module xil_defaultlib.smpl_ram
Compiling module xil_defaultlib.coeff_rom
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b10,B_REG=2'b1...
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b01,B_REG=2'b0...
Compiling module xil_defaultlib.butterfly_default
Compiling module xil_defaultlib.dsp_25x18(A_REG=1,B_REG=1)
Compiling module xil_defaultlib.FFT_Core_default
Compiling module xil_defaultlib.log2_rom
Compiling module xil_defaultlib.dsp_25x18
Compiling module xil_defaultlib.mul_24x24
Compiling module xil_defaultlib.log_2
Compiling module xil_defaultlib.fft_to_dB
Compiling module xil_defaultlib.FFT_Controller
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1249.117 ; gain = 0.000
run 1000000 us
run: Time (s): cpu = 00:00:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1249.117 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 16724 KB (Peak: 16724 KB), Simulation CPU Usage: 87734 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_rom(FILE="test_input.txt")
Compiling module xil_defaultlib.smpl_ram
Compiling module xil_defaultlib.coeff_rom
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b10,B_REG=2'b1...
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b01,B_REG=2'b0...
Compiling module xil_defaultlib.butterfly_default
Compiling module xil_defaultlib.dsp_25x18(A_REG=1,B_REG=1)
Compiling module xil_defaultlib.FFT_Core_default
Compiling module xil_defaultlib.log2_rom
Compiling module xil_defaultlib.dsp_25x18
Compiling module xil_defaultlib.mul_24x24
Compiling module xil_defaultlib.log_2
Compiling module xil_defaultlib.fft_to_dB
Compiling module xil_defaultlib.FFT_Controller
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1249.117 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 us
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:01:04 ; elapsed = 00:01:33 . Memory (MB): peak = 1249.117 ; gain = 0.000
run 1000 us
close_sim
INFO: xsimkernel Simulation Memory Usage: 16200 KB (Peak: 16200 KB), Simulation CPU Usage: 93640 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.117 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1249.117 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1249.117 ; gain = 0.000
add_bp {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v} 30
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 0 fs : File "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" Line 30
run 10 ms
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1300.473 ; gain = 2.086
run 10 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1300.473 ; gain = 0.000
add_bp {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v} 30
remove_bps -file {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v} -line 30
add_bp {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v} 30
remove_bps -file {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v} -line 30
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1300.473 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 16224 KB (Peak: 16224 KB), Simulation CPU Usage: 44780 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_rom(FILE="test_input.txt")
Compiling module xil_defaultlib.smpl_ram
Compiling module xil_defaultlib.coeff_rom
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b10,B_REG=2'b1...
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b01,B_REG=2'b0...
Compiling module xil_defaultlib.butterfly_default
Compiling module xil_defaultlib.dsp_25x18(A_REG=1,B_REG=1)
Compiling module xil_defaultlib.FFT_Core_default
Compiling module xil_defaultlib.log2_rom
Compiling module xil_defaultlib.dsp_25x18
Compiling module xil_defaultlib.mul_24x24
Compiling module xil_defaultlib.log_2
Compiling module xil_defaultlib.fft_to_dB
Compiling module xil_defaultlib.FFT_Controller
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 0 fs : File "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1300.473 ; gain = 0.000
run 10 ms
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1301.117 ; gain = 0.645
run 10 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.035 ; gain = 7.918
remove_forces { {/tb/core/calc/coeff_rom_real/clk} }
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File coeff_half.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 0 fs : File "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" Line 30
run 20 ms
WARNING: File log_const_mem.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1309.035 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg
set_property xsim.view C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: xsimkernel Simulation Memory Usage: 16344 KB (Peak: 16344 KB), Simulation CPU Usage: 46390 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:354]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'addr' [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:362]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 0 fs : File "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v} -line 30
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1309.035 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1320.105 ; gain = 8.777
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1323.766 ; gain = 0.000
save_wave_config {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 16348 KB (Peak: 16348 KB), Simulation CPU Usage: 56593 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_rom(FILE="test_input.txt")
Compiling module xil_defaultlib.smpl_ram
Compiling module xil_defaultlib.coeff_rom
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b10,B_REG=2'b1...
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b01,B_REG=2'b0...
Compiling module xil_defaultlib.butterfly_default
Compiling module xil_defaultlib.dsp_25x18(A_REG=1,B_REG=1)
Compiling module xil_defaultlib.FFT_Core_default
Compiling module xil_defaultlib.log2_rom
Compiling module xil_defaultlib.dsp_25x18
Compiling module xil_defaultlib.mul_24x24
Compiling module xil_defaultlib.log_2
Compiling module xil_defaultlib.fft_to_dB
Compiling module xil_defaultlib.FFT_Controller
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.766 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1323.766 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1323.992 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1323.992 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
save_wave_config {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
save_wave_config {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 16356 KB (Peak: 16356 KB), Simulation CPU Usage: 66811 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_rom(FILE="test_input.txt")
Compiling module xil_defaultlib.smpl_ram
Compiling module xil_defaultlib.coeff_rom
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b10,B_REG=2'b1...
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b01,B_REG=2'b0...
Compiling module xil_defaultlib.butterfly_default
Compiling module xil_defaultlib.dsp_25x18(A_REG=1,B_REG=1)
Compiling module xil_defaultlib.FFT_Core_default
Compiling module xil_defaultlib.log2_rom
Compiling module xil_defaultlib.dsp_25x18
Compiling module xil_defaultlib.mul_24x24
Compiling module xil_defaultlib.log_2
Compiling module xil_defaultlib.fft_to_dB
Compiling module xil_defaultlib.FFT_Controller
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.992 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_rom(FILE="C:/Users/Marcell/...
Compiling module xil_defaultlib.smpl_ram
Compiling module xil_defaultlib.coeff_rom
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b10,B_REG=2'b1...
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b01,B_REG=2'b0...
Compiling module xil_defaultlib.butterfly_default
Compiling module xil_defaultlib.dsp_25x18(A_REG=1,B_REG=1)
Compiling module xil_defaultlib.FFT_Core_default
Compiling module xil_defaultlib.log2_rom
Compiling module xil_defaultlib.dsp_25x18
Compiling module xil_defaultlib.mul_24x24
Compiling module xil_defaultlib.log_2
Compiling module xil_defaultlib.fft_to_dB
Compiling module xil_defaultlib.FFT_Controller
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.992 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 ms
WARNING: File C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: ../../../../LogTervHF.srcs/sim_1/new/test_rom.v
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 ms
WARNING: File C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
restart
INFO: [Simtcl 6-17] Simulation restarted
run 17 ms
WARNING: File C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1323.992 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ms
WARNING: File C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1323.992 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 16256 KB (Peak: 16256 KB), Simulation CPU Usage: 47218 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:424]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:557]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:558]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:350]
WARNING: [VRFC 10-2861] module 'coeff_rom' does not have a parameter named FILE [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_rom(FILE="test_input.txt")
Compiling module xil_defaultlib.smpl_ram
Compiling module xil_defaultlib.coeff_rom
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b10,B_REG=2'b1...
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b01,B_REG=2'b0...
Compiling module xil_defaultlib.butterfly_default
Compiling module xil_defaultlib.dsp_25x18(A_REG=1,B_REG=1)
Compiling module xil_defaultlib.FFT_Core_default
Compiling module xil_defaultlib.log2_rom
Compiling module xil_defaultlib.dsp_25x18
Compiling module xil_defaultlib.mul_24x24
Compiling module xil_defaultlib.log_2
Compiling module xil_defaultlib.fft_to_dB
Compiling module xil_defaultlib.FFT_Controller
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.992 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ms
WARNING: File test_input.txt referenced on C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file coeff_half.txt
WARNING: Too many words specified in data file coeff_half.txt
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1327.637 ; gain = 3.645
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 29 20:54:22 2022...
