// Seed: 4106161526
module module_0;
  wire id_1, id_2;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    output wire id_4
);
  id_6(
      .id_0(1),
      .id_1(id_1 ^ id_0),
      .id_2(1),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_1),
      .id_6(1 - 1'b0),
      .id_7(1'b0)
  ); module_0();
endmodule
