

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Oct  4 15:38:24 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    23.438|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10818|  10818|  10818|  10818|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  10816|  10816|         3|          2|          1|  5408|    yes   |
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    701|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    186|    -|
|Register         |        -|      -|     131|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     263|   1365|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |max_pool_1_mac_mucud_U3  |max_pool_1_mac_mucud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_493_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln28_fu_358_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln10_fu_238_p2       |     +    |      0|  0|  17|          13|           1|
    |add_ln13_fu_476_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln28_1_fu_499_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_2_fu_447_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_3_fu_465_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_4_fu_595_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_5_fu_612_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_fu_390_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_923_p2     |     +    |      0|  0|  19|          14|          14|
    |c_fu_714_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_244_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_310_p2              |     +    |      0|  0|  13|           1|           4|
    |and_ln28_1_fu_694_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_700_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_796_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_802_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_888_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_894_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_304_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_580_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_232_p2      |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln13_fu_250_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_298_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln28_10_fu_852_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_858_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_870_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_876_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_568_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_658_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_664_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_676_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_682_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_760_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_766_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_778_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_784_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_562_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_316_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln25_1_fu_364_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln25_fu_226_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_437_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_670_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_688_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_772_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_790_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_864_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_882_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_408_p2      |    or    |      0|  0|   6|           1|           6|
    |or_ln28_8_fu_516_p2      |    or    |      0|  0|   6|           1|           6|
    |or_ln28_fu_574_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_1_out_d0        |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_338_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_2_fu_346_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_3_fu_370_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_4_fu_482_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_322_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln28_1_fu_706_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_808_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_256_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln28_5_fu_264_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln28_6_fu_276_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_7_fu_284_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_fu_586_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_292_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 701|         403|         352|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_200_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_167_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten23_phi_fu_156_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_178_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_189_p4               |   9|          2|    4|          8|
    |c_0_reg_196                                |   9|          2|    4|          8|
    |conv_1_out_address0                        |  15|          3|   15|         45|
    |conv_1_out_address1                        |  15|          3|   15|         45|
    |f_0_reg_163                                |   9|          2|    6|         12|
    |grp_fu_207_p1                              |  15|          3|   32|         96|
    |grp_fu_213_p1                              |  15|          3|   32|         96|
    |indvar_flatten23_reg_152                   |   9|          2|   13|         26|
    |indvar_flatten_reg_174                     |   9|          2|    8|         16|
    |r_0_reg_185                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 186|         39|  166|        429|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln10_reg_947          |  13|   0|   13|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_196               |   4|   0|    4|          0|
    |c_reg_1023                |   4|   0|    4|          0|
    |f_0_reg_163               |   6|   0|    6|          0|
    |icmp_ln10_reg_943         |   1|   0|    1|          0|
    |indvar_flatten23_reg_152  |  13|   0|   13|          0|
    |indvar_flatten_reg_174    |   8|   0|    8|          0|
    |r_0_reg_185               |   4|   0|    4|          0|
    |select_ln13_1_reg_970     |   4|   0|    4|          0|
    |select_ln13_3_reg_976     |   4|   0|    5|          1|
    |select_ln13_4_reg_1001    |   8|   0|    8|          0|
    |select_ln13_reg_964       |   4|   0|    4|          0|
    |select_ln28_1_reg_1016    |  32|   0|   32|          0|
    |select_ln28_5_reg_952     |   6|   0|    6|          0|
    |zext_ln28_1_reg_959       |   6|   0|   16|         10|
    |zext_ln28_4_reg_981       |   4|   0|   10|          6|
    |zext_ln28_7_reg_991       |   4|   0|   10|          6|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 131|   0|  154|         23|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

