
BlackScreen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b944  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e14  0800bae4  0800bae4  0000cae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8f8  0800c8f8  0000e160  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c8f8  0800c8f8  0000d8f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c900  0800c900  0000e160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c900  0800c900  0000d900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c904  0800c904  0000d904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000160  20000000  0800c908  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001738  20000160  0800ca68  0000e160  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001898  0800ca68  0000e898  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e160  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019ead  00000000  00000000  0000e190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000423e  00000000  00000000  0002803d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  0002c280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000123a  00000000  00000000  0002da28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb24  00000000  00000000  0002ec62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f2d5  00000000  00000000  0004a786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f57e  00000000  00000000  00069a5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00108fd9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000685c  00000000  00000000  0010901c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  0010f878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000160 	.word	0x20000160
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bacc 	.word	0x0800bacc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000164 	.word	0x20000164
 80001dc:	0800bacc 	.word	0x0800bacc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <UP_initprotocol>:
_work casts;
int16_t value=9999;
_eProtocolo estadoProtocolo;
_sDato *datosComLib;

void UP_initprotocol(_sDato *datosCom,uint8_t ringbuff){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]

		datosCom->bufferRx = malloc(ringbuff);
 80005b8:	78fb      	ldrb	r3, [r7, #3]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f00a fdde 	bl	800b17c <malloc>
 80005c0:	4603      	mov	r3, r0
 80005c2:	461a      	mov	r2, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	609a      	str	r2, [r3, #8]
	    datosCom->bufferTx = malloc(ringbuff);
 80005c8:	78fb      	ldrb	r3, [r7, #3]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f00a fdd6 	bl	800b17c <malloc>
 80005d0:	4603      	mov	r3, r0
 80005d2:	461a      	mov	r2, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	60da      	str	r2, [r3, #12]
	    datosComLib=datosCom;
 80005d8:	4a03      	ldr	r2, [pc, #12]	@ (80005e8 <UP_initprotocol+0x3c>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	6013      	str	r3, [r2, #0]

}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	20000184 	.word	0x20000184

080005ec <UP_sendInfo>:

void UP_sendInfo(uint8_t bufferAux[],uint8_t bytes){
 80005ec:	b490      	push	{r4, r7}
 80005ee:	b08c      	sub	sp, #48	@ 0x30
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	70fb      	strb	r3, [r7, #3]

    uint8_t bufAux[30], indiceAux=0,cks=0,i=0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80005fe:	2300      	movs	r3, #0
 8000600:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000604:	2300      	movs	r3, #0
 8000606:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    bufAux[indiceAux++]='U';
 800060a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800060e:	1c5a      	adds	r2, r3, #1
 8000610:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000614:	3330      	adds	r3, #48	@ 0x30
 8000616:	443b      	add	r3, r7
 8000618:	2255      	movs	r2, #85	@ 0x55
 800061a:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='N';
 800061e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000622:	1c5a      	adds	r2, r3, #1
 8000624:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000628:	3330      	adds	r3, #48	@ 0x30
 800062a:	443b      	add	r3, r7
 800062c:	224e      	movs	r2, #78	@ 0x4e
 800062e:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='E';
 8000632:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000636:	1c5a      	adds	r2, r3, #1
 8000638:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 800063c:	3330      	adds	r3, #48	@ 0x30
 800063e:	443b      	add	r3, r7
 8000640:	2245      	movs	r2, #69	@ 0x45
 8000642:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='R';
 8000646:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800064a:	1c5a      	adds	r2, r3, #1
 800064c:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000650:	3330      	adds	r3, #48	@ 0x30
 8000652:	443b      	add	r3, r7
 8000654:	2252      	movs	r2, #82	@ 0x52
 8000656:	f803 2c24 	strb.w	r2, [r3, #-36]

    bufAux[indiceAux++]=bytes;
 800065a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800065e:	1c5a      	adds	r2, r3, #1
 8000660:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000664:	3330      	adds	r3, #48	@ 0x30
 8000666:	443b      	add	r3, r7
 8000668:	78fa      	ldrb	r2, [r7, #3]
 800066a:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]=':';
 800066e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000672:	1c5a      	adds	r2, r3, #1
 8000674:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000678:	3330      	adds	r3, #48	@ 0x30
 800067a:	443b      	add	r3, r7
 800067c:	223a      	movs	r2, #58	@ 0x3a
 800067e:	f803 2c24 	strb.w	r2, [r3, #-36]

    for(i=0; i<bytes-1; i++)
 8000682:	2300      	movs	r3, #0
 8000684:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000688:	e012      	b.n	80006b0 <UP_sendInfo+0xc4>
        bufAux[indiceAux++] = bufferAux[i];
 800068a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	441a      	add	r2, r3
 8000692:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000696:	1c59      	adds	r1, r3, #1
 8000698:	f887 102f 	strb.w	r1, [r7, #47]	@ 0x2f
 800069c:	7812      	ldrb	r2, [r2, #0]
 800069e:	3330      	adds	r3, #48	@ 0x30
 80006a0:	443b      	add	r3, r7
 80006a2:	f803 2c24 	strb.w	r2, [r3, #-36]
    for(i=0; i<bytes-1; i++)
 80006a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80006aa:	3301      	adds	r3, #1
 80006ac:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80006b0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80006b4:	78fb      	ldrb	r3, [r7, #3]
 80006b6:	3b01      	subs	r3, #1
 80006b8:	429a      	cmp	r2, r3
 80006ba:	dbe6      	blt.n	800068a <UP_sendInfo+0x9e>

    cks=0;
 80006bc:	2300      	movs	r3, #0
 80006be:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    for(i=0 ;i<indiceAux;i++){
 80006c2:	2300      	movs	r3, #0
 80006c4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80006c8:	e022      	b.n	8000710 <UP_sendInfo+0x124>
        cks^= bufAux[i];
 80006ca:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80006ce:	3330      	adds	r3, #48	@ 0x30
 80006d0:	443b      	add	r3, r7
 80006d2:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 80006d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80006da:	4053      	eors	r3, r2
 80006dc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        datosComLib->bufferTx[datosComLib->indexWriteTx++]=bufAux[i];
 80006e0:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 80006e4:	4b19      	ldr	r3, [pc, #100]	@ (800074c <UP_sendInfo+0x160>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	68d8      	ldr	r0, [r3, #12]
 80006ea:	4b18      	ldr	r3, [pc, #96]	@ (800074c <UP_sendInfo+0x160>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	795a      	ldrb	r2, [r3, #5]
 80006f0:	1c54      	adds	r4, r2, #1
 80006f2:	b2e4      	uxtb	r4, r4
 80006f4:	715c      	strb	r4, [r3, #5]
 80006f6:	4613      	mov	r3, r2
 80006f8:	4403      	add	r3, r0
 80006fa:	f101 0230 	add.w	r2, r1, #48	@ 0x30
 80006fe:	443a      	add	r2, r7
 8000700:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8000704:	701a      	strb	r2, [r3, #0]
    for(i=0 ;i<indiceAux;i++){
 8000706:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800070a:	3301      	adds	r3, #1
 800070c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000710:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8000714:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000718:	429a      	cmp	r2, r3
 800071a:	d3d6      	bcc.n	80006ca <UP_sendInfo+0xde>
    }
     datosComLib->bufferTx[datosComLib->indexWriteTx++]=cks;
 800071c:	4b0b      	ldr	r3, [pc, #44]	@ (800074c <UP_sendInfo+0x160>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	68d9      	ldr	r1, [r3, #12]
 8000722:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <UP_sendInfo+0x160>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	795a      	ldrb	r2, [r3, #5]
 8000728:	1c50      	adds	r0, r2, #1
 800072a:	b2c0      	uxtb	r0, r0
 800072c:	7158      	strb	r0, [r3, #5]
 800072e:	4613      	mov	r3, r2
 8000730:	440b      	add	r3, r1
 8000732:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000736:	701a      	strb	r2, [r3, #0]

     datosComLib->bytesTosend=indiceAux;
 8000738:	4b04      	ldr	r3, [pc, #16]	@ (800074c <UP_sendInfo+0x160>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000740:	741a      	strb	r2, [r3, #16]

}
 8000742:	bf00      	nop
 8000744:	3730      	adds	r7, #48	@ 0x30
 8000746:	46bd      	mov	sp, r7
 8000748:	bc90      	pop	{r4, r7}
 800074a:	4770      	bx	lr
 800074c:	20000184 	.word	0x20000184

08000750 <UP_decodeHeader>:

void UP_decodeHeader(_sDato *datosComLib){
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]

    static uint8_t nBytes=0;

    uint8_t indexWriteRxCopy=datosComLib->indexWriteRx;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	78db      	ldrb	r3, [r3, #3]
 800075c:	73fb      	strb	r3, [r7, #15]

    while (datosComLib->indexReadRx!=indexWriteRxCopy)
 800075e:	e0e2      	b.n	8000926 <UP_decodeHeader+0x1d6>
    {
        switch (estadoProtocolo) {
 8000760:	4b76      	ldr	r3, [pc, #472]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b06      	cmp	r3, #6
 8000766:	f200 80d7 	bhi.w	8000918 <UP_decodeHeader+0x1c8>
 800076a:	a201      	add	r2, pc, #4	@ (adr r2, 8000770 <UP_decodeHeader+0x20>)
 800076c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000770:	0800078d 	.word	0x0800078d
 8000774:	080007b5 	.word	0x080007b5
 8000778:	080007e9 	.word	0x080007e9
 800077c:	0800081d 	.word	0x0800081d
 8000780:	08000851 	.word	0x08000851
 8000784:	08000879 	.word	0x08000879
 8000788:	080008bb 	.word	0x080008bb
            case START:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='U'){
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	689a      	ldr	r2, [r3, #8]
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	791b      	ldrb	r3, [r3, #4]
 8000794:	1c59      	adds	r1, r3, #1
 8000796:	b2c8      	uxtb	r0, r1
 8000798:	6879      	ldr	r1, [r7, #4]
 800079a:	7108      	strb	r0, [r1, #4]
 800079c:	4413      	add	r3, r2
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b55      	cmp	r3, #85	@ 0x55
 80007a2:	f040 80bd 	bne.w	8000920 <UP_decodeHeader+0x1d0>
                    estadoProtocolo=HEADER_1;
 80007a6:	4b65      	ldr	r3, [pc, #404]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]
                    datosComLib->cheksumRx=0;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2200      	movs	r2, #0
 80007b0:	709a      	strb	r2, [r3, #2]
                }
                break;
 80007b2:	e0b5      	b.n	8000920 <UP_decodeHeader+0x1d0>
            case HEADER_1:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='N')
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	689a      	ldr	r2, [r3, #8]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	791b      	ldrb	r3, [r3, #4]
 80007bc:	1c59      	adds	r1, r3, #1
 80007be:	b2c8      	uxtb	r0, r1
 80007c0:	6879      	ldr	r1, [r7, #4]
 80007c2:	7108      	strb	r0, [r1, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b4e      	cmp	r3, #78	@ 0x4e
 80007ca:	d103      	bne.n	80007d4 <UP_decodeHeader+0x84>
                   estadoProtocolo=HEADER_2;
 80007cc:	4b5b      	ldr	r3, [pc, #364]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007ce:	2202      	movs	r2, #2
 80007d0:	701a      	strb	r2, [r3, #0]
                else{
                    datosComLib->indexReadRx--;
                    estadoProtocolo=START;
                }
                break;
 80007d2:	e0a8      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	791b      	ldrb	r3, [r3, #4]
 80007d8:	3b01      	subs	r3, #1
 80007da:	b2da      	uxtb	r2, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	711a      	strb	r2, [r3, #4]
                    estadoProtocolo=START;
 80007e0:	4b56      	ldr	r3, [pc, #344]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	701a      	strb	r2, [r3, #0]
                break;
 80007e6:	e09e      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case HEADER_2:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='E')
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	689a      	ldr	r2, [r3, #8]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	791b      	ldrb	r3, [r3, #4]
 80007f0:	1c59      	adds	r1, r3, #1
 80007f2:	b2c8      	uxtb	r0, r1
 80007f4:	6879      	ldr	r1, [r7, #4]
 80007f6:	7108      	strb	r0, [r1, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2b45      	cmp	r3, #69	@ 0x45
 80007fe:	d103      	bne.n	8000808 <UP_decodeHeader+0xb8>
                    estadoProtocolo=HEADER_3;
 8000800:	4b4e      	ldr	r3, [pc, #312]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000802:	2203      	movs	r2, #3
 8000804:	701a      	strb	r2, [r3, #0]
                else{
                    datosComLib->indexReadRx--;
                   estadoProtocolo=START;
                }
                break;
 8000806:	e08e      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	791b      	ldrb	r3, [r3, #4]
 800080c:	3b01      	subs	r3, #1
 800080e:	b2da      	uxtb	r2, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	711a      	strb	r2, [r3, #4]
                   estadoProtocolo=START;
 8000814:	4b49      	ldr	r3, [pc, #292]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
                break;
 800081a:	e084      	b.n	8000926 <UP_decodeHeader+0x1d6>
			case HEADER_3:
				if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='R')
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	689a      	ldr	r2, [r3, #8]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	791b      	ldrb	r3, [r3, #4]
 8000824:	1c59      	adds	r1, r3, #1
 8000826:	b2c8      	uxtb	r0, r1
 8000828:	6879      	ldr	r1, [r7, #4]
 800082a:	7108      	strb	r0, [r1, #4]
 800082c:	4413      	add	r3, r2
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b52      	cmp	r3, #82	@ 0x52
 8000832:	d103      	bne.n	800083c <UP_decodeHeader+0xec>
					estadoProtocolo=NBYTES;
 8000834:	4b41      	ldr	r3, [pc, #260]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000836:	2204      	movs	r2, #4
 8000838:	701a      	strb	r2, [r3, #0]
				else{
					datosComLib->indexReadRx--;
				    estadoProtocolo=START;
				}
            break;
 800083a:	e074      	b.n	8000926 <UP_decodeHeader+0x1d6>
					datosComLib->indexReadRx--;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	791b      	ldrb	r3, [r3, #4]
 8000840:	3b01      	subs	r3, #1
 8000842:	b2da      	uxtb	r2, r3
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	711a      	strb	r2, [r3, #4]
				    estadoProtocolo=START;
 8000848:	4b3c      	ldr	r3, [pc, #240]	@ (800093c <UP_decodeHeader+0x1ec>)
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
            break;
 800084e:	e06a      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case NBYTES:
                datosComLib->indexStart=datosComLib->indexReadRx;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	791a      	ldrb	r2, [r3, #4]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	705a      	strb	r2, [r3, #1]
                nBytes=datosComLib->bufferRx[datosComLib->indexReadRx++];
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	689a      	ldr	r2, [r3, #8]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	791b      	ldrb	r3, [r3, #4]
 8000860:	1c59      	adds	r1, r3, #1
 8000862:	b2c8      	uxtb	r0, r1
 8000864:	6879      	ldr	r1, [r7, #4]
 8000866:	7108      	strb	r0, [r1, #4]
 8000868:	4413      	add	r3, r2
 800086a:	781a      	ldrb	r2, [r3, #0]
 800086c:	4b34      	ldr	r3, [pc, #208]	@ (8000940 <UP_decodeHeader+0x1f0>)
 800086e:	701a      	strb	r2, [r3, #0]
                estadoProtocolo=TOKEN;
 8000870:	4b32      	ldr	r3, [pc, #200]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000872:	2205      	movs	r2, #5
 8000874:	701a      	strb	r2, [r3, #0]
                break;
 8000876:	e056      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case TOKEN:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]==':'){
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	689a      	ldr	r2, [r3, #8]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	791b      	ldrb	r3, [r3, #4]
 8000880:	1c59      	adds	r1, r3, #1
 8000882:	b2c8      	uxtb	r0, r1
 8000884:	6879      	ldr	r1, [r7, #4]
 8000886:	7108      	strb	r0, [r1, #4]
 8000888:	4413      	add	r3, r2
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2b3a      	cmp	r3, #58	@ 0x3a
 800088e:	d10a      	bne.n	80008a6 <UP_decodeHeader+0x156>
                   estadoProtocolo=PAYLOAD;
 8000890:	4b2a      	ldr	r3, [pc, #168]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000892:	2206      	movs	r2, #6
 8000894:	701a      	strb	r2, [r3, #0]
                    datosComLib->cheksumRx ='U'^'N'^'E'^'R'^ nBytes^':';
 8000896:	4b2a      	ldr	r3, [pc, #168]	@ (8000940 <UP_decodeHeader+0x1f0>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	709a      	strb	r2, [r3, #2]
                }
                else{
                    datosComLib->indexReadRx--;
                    estadoProtocolo=START;
                }
                break;
 80008a4:	e03f      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	791b      	ldrb	r3, [r3, #4]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	711a      	strb	r2, [r3, #4]
                    estadoProtocolo=START;
 80008b2:	4b22      	ldr	r3, [pc, #136]	@ (800093c <UP_decodeHeader+0x1ec>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
                break;
 80008b8:	e035      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case PAYLOAD:
                if (nBytes>1){
 80008ba:	4b21      	ldr	r3, [pc, #132]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d90f      	bls.n	80008e2 <UP_decodeHeader+0x192>
                    datosComLib->cheksumRx ^= datosComLib->bufferRx[datosComLib->indexReadRx++];
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	689a      	ldr	r2, [r3, #8]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	791b      	ldrb	r3, [r3, #4]
 80008ca:	1c59      	adds	r1, r3, #1
 80008cc:	b2c8      	uxtb	r0, r1
 80008ce:	6879      	ldr	r1, [r7, #4]
 80008d0:	7108      	strb	r0, [r1, #4]
 80008d2:	4413      	add	r3, r2
 80008d4:	781a      	ldrb	r2, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	789b      	ldrb	r3, [r3, #2]
 80008da:	4053      	eors	r3, r2
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	709a      	strb	r2, [r3, #2]
                }
                nBytes--;
 80008e2:	4b17      	ldr	r3, [pc, #92]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	b2da      	uxtb	r2, r3
 80008ea:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008ec:	701a      	strb	r2, [r3, #0]
                if(nBytes<=0){
 80008ee:	4b14      	ldr	r3, [pc, #80]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d116      	bne.n	8000924 <UP_decodeHeader+0x1d4>
                    estadoProtocolo=START;
 80008f6:	4b11      	ldr	r3, [pc, #68]	@ (800093c <UP_decodeHeader+0x1ec>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
                    if(datosComLib->cheksumRx == datosComLib->bufferRx[datosComLib->indexReadRx]){
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	789a      	ldrb	r2, [r3, #2]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	6879      	ldr	r1, [r7, #4]
 8000906:	7909      	ldrb	r1, [r1, #4]
 8000908:	440b      	add	r3, r1
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	429a      	cmp	r2, r3
 800090e:	d109      	bne.n	8000924 <UP_decodeHeader+0x1d4>
                    	UP_decodeData(datosComLib);
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	f000 f817 	bl	8000944 <UP_decodeData>
                    }
                }

                break;
 8000916:	e005      	b.n	8000924 <UP_decodeHeader+0x1d4>
            default:
                estadoProtocolo=START;
 8000918:	4b08      	ldr	r3, [pc, #32]	@ (800093c <UP_decodeHeader+0x1ec>)
 800091a:	2200      	movs	r2, #0
 800091c:	701a      	strb	r2, [r3, #0]
                break;
 800091e:	e002      	b.n	8000926 <UP_decodeHeader+0x1d6>
                break;
 8000920:	bf00      	nop
 8000922:	e000      	b.n	8000926 <UP_decodeHeader+0x1d6>
                break;
 8000924:	bf00      	nop
    while (datosComLib->indexReadRx!=indexWriteRxCopy)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	791b      	ldrb	r3, [r3, #4]
 800092a:	7bfa      	ldrb	r2, [r7, #15]
 800092c:	429a      	cmp	r2, r3
 800092e:	f47f af17 	bne.w	8000760 <UP_decodeHeader+0x10>
        }
    }
}
 8000932:	bf00      	nop
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000180 	.word	0x20000180
 8000940:	20000188 	.word	0x20000188

08000944 <UP_decodeData>:

void UP_decodeData(_sDato *datosComLib){
 8000944:	b580      	push	{r7, lr}
 8000946:	b088      	sub	sp, #32
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]

    uint8_t bufAux[20], indiceAux=0,bytes=0;
 800094c:	2300      	movs	r3, #0
 800094e:	77bb      	strb	r3, [r7, #30]
 8000950:	2300      	movs	r3, #0
 8000952:	77fb      	strb	r3, [r7, #31]

    switch (datosComLib->bufferRx[datosComLib->indexStart+2])//CMD EN LA POSICION 2
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	689a      	ldr	r2, [r3, #8]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	785b      	ldrb	r3, [r3, #1]
 800095c:	3302      	adds	r3, #2
 800095e:	4413      	add	r3, r2
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2bf2      	cmp	r3, #242	@ 0xf2
 8000964:	d01f      	beq.n	80009a6 <UP_decodeData+0x62>
 8000966:	2bf2      	cmp	r3, #242	@ 0xf2
 8000968:	dc46      	bgt.n	80009f8 <UP_decodeData+0xb4>
 800096a:	2bf1      	cmp	r3, #241	@ 0xf1
 800096c:	d010      	beq.n	8000990 <UP_decodeData+0x4c>
 800096e:	2bf1      	cmp	r3, #241	@ 0xf1
 8000970:	dc42      	bgt.n	80009f8 <UP_decodeData+0xb4>
 8000972:	2b00      	cmp	r3, #0
 8000974:	d020      	beq.n	80009b8 <UP_decodeData+0x74>
 8000976:	2bf0      	cmp	r3, #240	@ 0xf0
 8000978:	d13e      	bne.n	80009f8 <UP_decodeData+0xb4>
    {
    case ALIVE:

        bufAux[indiceAux++]=ALIVE;
 800097a:	7fbb      	ldrb	r3, [r7, #30]
 800097c:	1c5a      	adds	r2, r3, #1
 800097e:	77ba      	strb	r2, [r7, #30]
 8000980:	3320      	adds	r3, #32
 8000982:	443b      	add	r3, r7
 8000984:	22f0      	movs	r2, #240	@ 0xf0
 8000986:	f803 2c18 	strb.w	r2, [r3, #-24]
        bytes=0x02;//aca debo darle CMD+CKS+PAYLOAD
 800098a:	2302      	movs	r3, #2
 800098c:	77fb      	strb	r3, [r7, #31]

    break;
 800098e:	e03e      	b.n	8000a0e <UP_decodeData+0xca>
    case FIRMWARE:

		bufAux[indiceAux++]=FIRMWARE;
 8000990:	7fbb      	ldrb	r3, [r7, #30]
 8000992:	1c5a      	adds	r2, r3, #1
 8000994:	77ba      	strb	r2, [r7, #30]
 8000996:	3320      	adds	r3, #32
 8000998:	443b      	add	r3, r7
 800099a:	22f1      	movs	r2, #241	@ 0xf1
 800099c:	f803 2c18 	strb.w	r2, [r3, #-24]
		bytes=0x02;
 80009a0:	2302      	movs	r3, #2
 80009a2:	77fb      	strb	r3, [r7, #31]

    break;
 80009a4:	e033      	b.n	8000a0e <UP_decodeData+0xca>

    case TEXT:

		bufAux[indiceAux++]=TEXT;
 80009a6:	7fbb      	ldrb	r3, [r7, #30]
 80009a8:	1c5a      	adds	r2, r3, #1
 80009aa:	77ba      	strb	r2, [r7, #30]
 80009ac:	3320      	adds	r3, #32
 80009ae:	443b      	add	r3, r7
 80009b0:	22f2      	movs	r2, #242	@ 0xf2
 80009b2:	f803 2c18 	strb.w	r2, [r3, #-24]
//		bytes=;

    break;
 80009b6:	e02a      	b.n	8000a0e <UP_decodeData+0xca>

    case ENGINES:
    	bufAux[indiceAux++]=ENGINES;
 80009b8:	7fbb      	ldrb	r3, [r7, #30]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	77ba      	strb	r2, [r7, #30]
 80009be:	3320      	adds	r3, #32
 80009c0:	443b      	add	r3, r7
 80009c2:	2200      	movs	r2, #0
 80009c4:	f803 2c18 	strb.w	r2, [r3, #-24]

    	casts.u8[0]=datosComLib->bufferRx[datosComLib->indexStart+3];
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	689a      	ldr	r2, [r3, #8]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	785b      	ldrb	r3, [r3, #1]
 80009d0:	3303      	adds	r3, #3
 80009d2:	4413      	add	r3, r2
 80009d4:	781a      	ldrb	r2, [r3, #0]
 80009d6:	4b13      	ldr	r3, [pc, #76]	@ (8000a24 <UP_decodeData+0xe0>)
 80009d8:	701a      	strb	r2, [r3, #0]
    	casts.u8[1]=datosComLib->bufferRx[datosComLib->indexStart+4];
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	785b      	ldrb	r3, [r3, #1]
 80009e2:	3304      	adds	r3, #4
 80009e4:	4413      	add	r3, r2
 80009e6:	781a      	ldrb	r2, [r3, #0]
 80009e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <UP_decodeData+0xe0>)
 80009ea:	705a      	strb	r2, [r3, #1]

    	value = casts.i16[0]; //ver aca que pasa para recuperar el valor de la velocidad
 80009ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <UP_decodeData+0xe0>)
 80009ee:	f9b3 2000 	ldrsh.w	r2, [r3]
 80009f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a28 <UP_decodeData+0xe4>)
 80009f4:	801a      	strh	r2, [r3, #0]

    break;
 80009f6:	e00a      	b.n	8000a0e <UP_decodeData+0xca>
    default:

        bufAux[indiceAux++]=0xFF;
 80009f8:	7fbb      	ldrb	r3, [r7, #30]
 80009fa:	1c5a      	adds	r2, r3, #1
 80009fc:	77ba      	strb	r2, [r7, #30]
 80009fe:	3320      	adds	r3, #32
 8000a00:	443b      	add	r3, r7
 8000a02:	22ff      	movs	r2, #255	@ 0xff
 8000a04:	f803 2c18 	strb.w	r2, [r3, #-24]
        bytes=0x02;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	77fb      	strb	r3, [r7, #31]

    break;
 8000a0c:	bf00      	nop
    }

    UP_sendInfo(bufAux,bytes);
 8000a0e:	7ffa      	ldrb	r2, [r7, #31]
 8000a10:	f107 0308 	add.w	r3, r7, #8
 8000a14:	4611      	mov	r1, r2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff fde8 	bl	80005ec <UP_sendInfo>
}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	2000017c 	.word	0x2000017c
 8000a28:	20000000 	.word	0x20000000

08000a2c <UP_datafromUSB>:

void UP_datafromUSB(uint8_t *buf, uint16_t length) {
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	807b      	strh	r3, [r7, #2]

  uint16_t i;

  for (i = 0; i < length; i++) {
 8000a38:	2300      	movs	r3, #0
 8000a3a:	81fb      	strh	r3, [r7, #14]
 8000a3c:	e016      	b.n	8000a6c <UP_datafromUSB+0x40>
	datosComLib->bufferRx[datosComLib->indexWriteRx] = buf[i];
 8000a3e:	89fb      	ldrh	r3, [r7, #14]
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	441a      	add	r2, r3
 8000a44:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	689b      	ldr	r3, [r3, #8]
 8000a4a:	490e      	ldr	r1, [pc, #56]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a4c:	6809      	ldr	r1, [r1, #0]
 8000a4e:	78c9      	ldrb	r1, [r1, #3]
 8000a50:	b2c9      	uxtb	r1, r1
 8000a52:	440b      	add	r3, r1
 8000a54:	7812      	ldrb	r2, [r2, #0]
 8000a56:	701a      	strb	r2, [r3, #0]
	datosComLib->indexWriteRx++;
 8000a58:	4b0a      	ldr	r3, [pc, #40]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	78da      	ldrb	r2, [r3, #3]
 8000a5e:	b2d2      	uxtb	r2, r2
 8000a60:	3201      	adds	r2, #1
 8000a62:	b2d2      	uxtb	r2, r2
 8000a64:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < length; i++) {
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	81fb      	strh	r3, [r7, #14]
 8000a6c:	89fa      	ldrh	r2, [r7, #14]
 8000a6e:	887b      	ldrh	r3, [r7, #2]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d3e4      	bcc.n	8000a3e <UP_datafromUSB+0x12>
  }
}
 8000a74:	bf00      	nop
 8000a76:	bf00      	nop
 8000a78:	3714      	adds	r7, #20
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	20000184 	.word	0x20000184

08000a88 <en_InitENG>:
 *      Author: Baccon
 */
#include "engines.h"
#include "stdlib.h"

void en_InitENG(_sEng *engines,uint16_t maxSpeed){
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	460b      	mov	r3, r1
 8000a92:	807b      	strh	r3, [r7, #2]

	engines->estado=FREE;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2202      	movs	r2, #2
 8000a98:	709a      	strb	r2, [r3, #2]
	engines->speed=0;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	801a      	strh	r2, [r3, #0]
	engines->maxSpeed=maxSpeed;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	887a      	ldrh	r2, [r7, #2]
 8000aa4:	809a      	strh	r2, [r3, #4]

}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
	...

08000ab4 <HAL_ADC_ConvCpltCallback>:
//void I2C_1_Abstract_Mem_Read_Blocking(uint16_t Dev_Address, uint8_t Mem_Adress, uint8_t Mem_AddSize, uint8_t *p_Data, uint16_t _Size, uint32_t _Timeout);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b088      	sub	sp, #32
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]

	uint8_t u=0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	77fb      	strb	r3, [r7, #31]
	char palabra[18];

	for(u=0;u<NUM_CHANNELS;u++){
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	77fb      	strb	r3, [r7, #31]
 8000ac4:	e00c      	b.n	8000ae0 <HAL_ADC_ConvCpltCallback+0x2c>

//		casts.u16[0]=adcBuffer[u];
		sprintf(&palabra[0],"Channel %d:%i\n",u,adcBuffer[u]);
 8000ac6:	7ffa      	ldrb	r2, [r7, #31]
 8000ac8:	7ffb      	ldrb	r3, [r7, #31]
 8000aca:	490b      	ldr	r1, [pc, #44]	@ (8000af8 <HAL_ADC_ConvCpltCallback+0x44>)
 8000acc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000ad0:	f107 000c 	add.w	r0, r7, #12
 8000ad4:	4909      	ldr	r1, [pc, #36]	@ (8000afc <HAL_ADC_ConvCpltCallback+0x48>)
 8000ad6:	f00a fc07 	bl	800b2e8 <siprintf>
	for(u=0;u<NUM_CHANNELS;u++){
 8000ada:	7ffb      	ldrb	r3, [r7, #31]
 8000adc:	3301      	adds	r3, #1
 8000ade:	77fb      	strb	r3, [r7, #31]
 8000ae0:	7ffb      	ldrb	r3, [r7, #31]
 8000ae2:	2b07      	cmp	r3, #7
 8000ae4:	d9ef      	bls.n	8000ac6 <HAL_ADC_ConvCpltCallback+0x12>
//		memcpy(datosComSerie.bufferTx,palabra,sizeof(palabra));
//		datosComSerie.indexWriteTx  += sizeof(palabra);
	}
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000ae6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aea:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <HAL_ADC_ConvCpltCallback+0x4c>)
 8000aec:	f002 fb19 	bl	8003122 <HAL_GPIO_TogglePin>
}
 8000af0:	bf00      	nop
 8000af2:	3720      	adds	r7, #32
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	2000032c 	.word	0x2000032c
 8000afc:	0800bae4 	.word	0x0800bae4
 8000b00:	40020800 	.word	0x40020800

08000b04 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM11) {
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a04      	ldr	r2, [pc, #16]	@ (8000b24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d101      	bne.n	8000b1a <HAL_TIM_PeriodElapsedCallback+0x16>
		task10ms();
 8000b16:	f000 f807 	bl	8000b28 <task10ms>
	}
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40014800 	.word	0x40014800

08000b28 <task10ms>:

void task10ms(){
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0

	static uint8_t ticker=0;

	if(!SISINIT){
 8000b2c:	4b19      	ldr	r3, [pc, #100]	@ (8000b94 <task10ms+0x6c>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d10e      	bne.n	8000b58 <task10ms+0x30>
		if(HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 5000) == HAL_OK){
 8000b3a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000b3e:	2201      	movs	r2, #1
 8000b40:	2178      	movs	r1, #120	@ 0x78
 8000b42:	4815      	ldr	r0, [pc, #84]	@ (8000b98 <task10ms+0x70>)
 8000b44:	f002 fea8 	bl	8003898 <HAL_I2C_IsDeviceReady>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d104      	bne.n	8000b58 <task10ms+0x30>

			SISINIT=TRUE;
 8000b4e:	4a11      	ldr	r2, [pc, #68]	@ (8000b94 <task10ms+0x6c>)
 8000b50:	7813      	ldrb	r3, [r2, #0]
 8000b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b56:	7013      	strb	r3, [r2, #0]
		}
	}
	if(ticker%10==0){
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <task10ms+0x74>)
 8000b5a:	781a      	ldrb	r2, [r3, #0]
 8000b5c:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <task10ms+0x78>)
 8000b5e:	fba3 1302 	umull	r1, r3, r3, r2
 8000b62:	08d9      	lsrs	r1, r3, #3
 8000b64:	460b      	mov	r3, r1
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	440b      	add	r3, r1
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	1ad3      	subs	r3, r2, r3
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d107      	bne.n	8000b84 <task10ms+0x5c>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000b74:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b78:	480a      	ldr	r0, [pc, #40]	@ (8000ba4 <task10ms+0x7c>)
 8000b7a:	f002 fad2 	bl	8003122 <HAL_GPIO_TogglePin>
		ticker=0;
 8000b7e:	4b07      	ldr	r3, [pc, #28]	@ (8000b9c <task10ms+0x74>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	701a      	strb	r2, [r3, #0]
	}
	ticker++;
 8000b84:	4b05      	ldr	r3, [pc, #20]	@ (8000b9c <task10ms+0x74>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	b2da      	uxtb	r2, r3
 8000b8c:	4b03      	ldr	r3, [pc, #12]	@ (8000b9c <task10ms+0x74>)
 8000b8e:	701a      	strb	r2, [r3, #0]
}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	2000033c 	.word	0x2000033c
 8000b98:	200001d4 	.word	0x200001d4
 8000b9c:	2000034e 	.word	0x2000034e
 8000ba0:	cccccccd 	.word	0xcccccccd
 8000ba4:	40020800 	.word	0x40020800

08000ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bac:	f001 f836 	bl	8001c1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb0:	f000 f87a 	bl	8000ca8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb4:	f000 fa26 	bl	8001004 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bb8:	f000 fa04 	bl	8000fc4 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000bbc:	f009 fd60 	bl	800a680 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8000bc0:	f000 f95a 	bl	8000e78 <MX_TIM3_Init>
  MX_TIM11_Init();
 8000bc4:	f000 f9da 	bl	8000f7c <MX_TIM11_Init>
  MX_ADC1_Init();
 8000bc8:	f000 f8d6 	bl	8000d78 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000bcc:	f000 f926 	bl	8000e1c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000bd0:	4829      	ldr	r0, [pc, #164]	@ (8000c78 <main+0xd0>)
 8000bd2:	f005 fab5 	bl	8006140 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);
 8000bd6:	4829      	ldr	r0, [pc, #164]	@ (8000c7c <main+0xd4>)
 8000bd8:	f005 fab2 	bl	8006140 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000bdc:	2104      	movs	r1, #4
 8000bde:	4826      	ldr	r0, [pc, #152]	@ (8000c78 <main+0xd0>)
 8000be0:	f005 fb6a 	bl	80062b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000be4:	2100      	movs	r1, #0
 8000be6:	4824      	ldr	r0, [pc, #144]	@ (8000c78 <main+0xd0>)
 8000be8:	f005 fb66 	bl	80062b8 <HAL_TIM_PWM_Start>

  Display_Set_I2C_Master_Transmit(&I2C_1_Abstract_Master_Transmit, &I2C_1_Abstract_Master_Transmit_Blocking);
 8000bec:	4924      	ldr	r1, [pc, #144]	@ (8000c80 <main+0xd8>)
 8000bee:	4825      	ldr	r0, [pc, #148]	@ (8000c84 <main+0xdc>)
 8000bf0:	f000 fda2 	bl	8001738 <Display_Set_I2C_Master_Transmit>

  HAL_Delay(10);
 8000bf4:	200a      	movs	r0, #10
 8000bf6:	f001 f883 	bl	8001d00 <HAL_Delay>
  SSD1306_Init();
 8000bfa:	f000 fb0f 	bl	800121c <SSD1306_Init>
  HAL_Delay(100);
 8000bfe:	2064      	movs	r0, #100	@ 0x64
 8000c00:	f001 f87e 	bl	8001d00 <HAL_Delay>

  CDC_AttachRxData(&UP_datafromUSB);
 8000c04:	4820      	ldr	r0, [pc, #128]	@ (8000c88 <main+0xe0>)
 8000c06:	f009 fe8f 	bl	800a928 <CDC_AttachRxData>
  myFlags.allFlags=0;
 8000c0a:	4b20      	ldr	r3, [pc, #128]	@ (8000c8c <main+0xe4>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	701a      	strb	r2, [r3, #0]
  UP_initprotocol(&datosComSerie,(uint8_t)RINGBUFFER);
 8000c10:	2100      	movs	r1, #0
 8000c12:	481f      	ldr	r0, [pc, #124]	@ (8000c90 <main+0xe8>)
 8000c14:	f7ff fcca 	bl	80005ac <UP_initprotocol>
  en_InitENG(&motorL, (uint16_t)htim3.Instance->ARR);
 8000c18:	4b17      	ldr	r3, [pc, #92]	@ (8000c78 <main+0xd0>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c1e:	b29b      	uxth	r3, r3
 8000c20:	4619      	mov	r1, r3
 8000c22:	481c      	ldr	r0, [pc, #112]	@ (8000c94 <main+0xec>)
 8000c24:	f7ff ff30 	bl	8000a88 <en_InitENG>
  en_InitENG(&motorR, (uint16_t)htim3.Instance->ARR);
 8000c28:	4b13      	ldr	r3, [pc, #76]	@ (8000c78 <main+0xd0>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	4619      	mov	r1, r3
 8000c32:	4819      	ldr	r0, [pc, #100]	@ (8000c98 <main+0xf0>)
 8000c34:	f7ff ff28 	bl	8000a88 <en_InitENG>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	UP_comunicationsTask(&datosComSerie);
 8000c38:	4815      	ldr	r0, [pc, #84]	@ (8000c90 <main+0xe8>)
 8000c3a:	f000 fa6f 	bl	800111c <UP_comunicationsTask>
	SSD1306_Clear();
 8000c3e:	f000 fcf2 	bl	8001626 <SSD1306_Clear>
		SSD1306_GotoXY(10,20);
 8000c42:	2114      	movs	r1, #20
 8000c44:	200a      	movs	r0, #10
 8000c46:	f000 fc35 	bl	80014b4 <SSD1306_GotoXY>
			SSD1306_Puts("MAYER", &Font_11x18, WHITE);
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	4913      	ldr	r1, [pc, #76]	@ (8000c9c <main+0xf4>)
 8000c4e:	4814      	ldr	r0, [pc, #80]	@ (8000ca0 <main+0xf8>)
 8000c50:	f000 fcc4 	bl	80015dc <SSD1306_Puts>
			SSD1306_GotoXY(15,40);
 8000c54:	2128      	movs	r1, #40	@ 0x28
 8000c56:	200f      	movs	r0, #15
 8000c58:	f000 fc2c 	bl	80014b4 <SSD1306_GotoXY>
			SSD1306_Puts("GAY", &Font_11x18, WHITE);
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	490f      	ldr	r1, [pc, #60]	@ (8000c9c <main+0xf4>)
 8000c60:	4810      	ldr	r0, [pc, #64]	@ (8000ca4 <main+0xfc>)
 8000c62:	f000 fcbb 	bl	80015dc <SSD1306_Puts>
			SSD1306_UpdateScreen();
 8000c66:	f000 fb7f 	bl	8001368 <SSD1306_UpdateScreen>
			HAL_Delay(10000);
 8000c6a:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000c6e:	f001 f847 	bl	8001d00 <HAL_Delay>
	UP_comunicationsTask(&datosComSerie);
 8000c72:	bf00      	nop
 8000c74:	e7e0      	b.n	8000c38 <main+0x90>
 8000c76:	bf00      	nop
 8000c78:	20000288 	.word	0x20000288
 8000c7c:	200002d0 	.word	0x200002d0
 8000c80:	080011e1 	.word	0x080011e1
 8000c84:	080011b1 	.word	0x080011b1
 8000c88:	08000a2d 	.word	0x08000a2d
 8000c8c:	2000033c 	.word	0x2000033c
 8000c90:	20000318 	.word	0x20000318
 8000c94:	20000340 	.word	0x20000340
 8000c98:	20000348 	.word	0x20000348
 8000c9c:	20000004 	.word	0x20000004
 8000ca0:	0800baf4 	.word	0x0800baf4
 8000ca4:	0800bafc 	.word	0x0800bafc

08000ca8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b094      	sub	sp, #80	@ 0x50
 8000cac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cae:	f107 0320 	add.w	r3, r7, #32
 8000cb2:	2230      	movs	r2, #48	@ 0x30
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f00a fb38 	bl	800b32c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cbc:	f107 030c 	add.w	r3, r7, #12
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]
 8000cc6:	609a      	str	r2, [r3, #8]
 8000cc8:	60da      	str	r2, [r3, #12]
 8000cca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ccc:	2300      	movs	r3, #0
 8000cce:	60bb      	str	r3, [r7, #8]
 8000cd0:	4b27      	ldr	r3, [pc, #156]	@ (8000d70 <SystemClock_Config+0xc8>)
 8000cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd4:	4a26      	ldr	r2, [pc, #152]	@ (8000d70 <SystemClock_Config+0xc8>)
 8000cd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cda:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cdc:	4b24      	ldr	r3, [pc, #144]	@ (8000d70 <SystemClock_Config+0xc8>)
 8000cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ce4:	60bb      	str	r3, [r7, #8]
 8000ce6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ce8:	2300      	movs	r3, #0
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	4b21      	ldr	r3, [pc, #132]	@ (8000d74 <SystemClock_Config+0xcc>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a20      	ldr	r2, [pc, #128]	@ (8000d74 <SystemClock_Config+0xcc>)
 8000cf2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000cf6:	6013      	str	r3, [r2, #0]
 8000cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d74 <SystemClock_Config+0xcc>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d00:	607b      	str	r3, [r7, #4]
 8000d02:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d04:	2301      	movs	r3, #1
 8000d06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d08:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d12:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000d18:	2319      	movs	r3, #25
 8000d1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000d1c:	23c0      	movs	r3, #192	@ 0xc0
 8000d1e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d20:	2302      	movs	r3, #2
 8000d22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d24:	2304      	movs	r3, #4
 8000d26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d28:	f107 0320 	add.w	r3, r7, #32
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f004 fd73 	bl	8005818 <HAL_RCC_OscConfig>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d38:	f000 fa6a 	bl	8001210 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d3c:	230f      	movs	r3, #15
 8000d3e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d40:	2302      	movs	r3, #2
 8000d42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d4c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d52:	f107 030c 	add.w	r3, r7, #12
 8000d56:	2103      	movs	r1, #3
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f004 ffd5 	bl	8005d08 <HAL_RCC_ClockConfig>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000d64:	f000 fa54 	bl	8001210 <Error_Handler>
  }
}
 8000d68:	bf00      	nop
 8000d6a:	3750      	adds	r7, #80	@ 0x50
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40023800 	.word	0x40023800
 8000d74:	40007000 	.word	0x40007000

08000d78 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d7e:	463b      	mov	r3, r7
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d8a:	4b21      	ldr	r3, [pc, #132]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000d8c:	4a21      	ldr	r2, [pc, #132]	@ (8000e14 <MX_ADC1_Init+0x9c>)
 8000d8e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d90:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000d92:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d96:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d98:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000daa:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000db2:	4b17      	ldr	r3, [pc, #92]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000db8:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dba:	4a17      	ldr	r2, [pc, #92]	@ (8000e18 <MX_ADC1_Init+0xa0>)
 8000dbc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dbe:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000dc4:	4b12      	ldr	r3, [pc, #72]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000dca:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000dd8:	480d      	ldr	r0, [pc, #52]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dda:	f000 ffb5 	bl	8001d48 <HAL_ADC_Init>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000de4:	f000 fa14 	bl	8001210 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000de8:	2301      	movs	r3, #1
 8000dea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000dec:	2301      	movs	r3, #1
 8000dee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000df0:	2300      	movs	r3, #0
 8000df2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df4:	463b      	mov	r3, r7
 8000df6:	4619      	mov	r1, r3
 8000df8:	4805      	ldr	r0, [pc, #20]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dfa:	f001 f90d 	bl	8002018 <HAL_ADC_ConfigChannel>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000e04:	f000 fa04 	bl	8001210 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e08:	bf00      	nop
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	2000018c 	.word	0x2000018c
 8000e14:	40012000 	.word	0x40012000
 8000e18:	0f000001 	.word	0x0f000001

08000e1c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e20:	4b12      	ldr	r3, [pc, #72]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e22:	4a13      	ldr	r2, [pc, #76]	@ (8000e70 <MX_I2C1_Init+0x54>)
 8000e24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000e26:	4b11      	ldr	r3, [pc, #68]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e28:	4a12      	ldr	r2, [pc, #72]	@ (8000e74 <MX_I2C1_Init+0x58>)
 8000e2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e32:	4b0e      	ldr	r3, [pc, #56]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e38:	4b0c      	ldr	r3, [pc, #48]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e40:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e46:	4b09      	ldr	r3, [pc, #36]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e4c:	4b07      	ldr	r3, [pc, #28]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e52:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e58:	4804      	ldr	r0, [pc, #16]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e5a:	f002 f97d 	bl	8003158 <HAL_I2C_Init>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e64:	f000 f9d4 	bl	8001210 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	200001d4 	.word	0x200001d4
 8000e70:	40005400 	.word	0x40005400
 8000e74:	00061a80 	.word	0x00061a80

08000e78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08e      	sub	sp, #56	@ 0x38
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
 8000e8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e8c:	f107 0320 	add.w	r3, r7, #32
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
 8000ea4:	615a      	str	r2, [r3, #20]
 8000ea6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ea8:	4b32      	ldr	r3, [pc, #200]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000eaa:	4a33      	ldr	r2, [pc, #204]	@ (8000f78 <MX_TIM3_Init+0x100>)
 8000eac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000eae:	4b31      	ldr	r3, [pc, #196]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000eb0:	220f      	movs	r2, #15
 8000eb2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb4:	4b2f      	ldr	r3, [pc, #188]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 8000eba:	4b2e      	ldr	r3, [pc, #184]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000ebc:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000ec0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ece:	4829      	ldr	r0, [pc, #164]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000ed0:	f005 f8e6 	bl	80060a0 <HAL_TIM_Base_Init>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000eda:	f000 f999 	bl	8001210 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ede:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ee4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4822      	ldr	r0, [pc, #136]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000eec:	f005 fc46 	bl	800677c <HAL_TIM_ConfigClockSource>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000ef6:	f000 f98b 	bl	8001210 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000efa:	481e      	ldr	r0, [pc, #120]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000efc:	f005 f982 	bl	8006204 <HAL_TIM_PWM_Init>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000f06:	f000 f983 	bl	8001210 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f12:	f107 0320 	add.w	r3, r7, #32
 8000f16:	4619      	mov	r1, r3
 8000f18:	4816      	ldr	r0, [pc, #88]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000f1a:	f005 fff1 	bl	8006f00 <HAL_TIMEx_MasterConfigSynchronization>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000f24:	f000 f974 	bl	8001210 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f28:	2360      	movs	r3, #96	@ 0x60
 8000f2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f30:	2300      	movs	r3, #0
 8000f32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	480d      	ldr	r0, [pc, #52]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000f40:	f005 fb5a 	bl	80065f8 <HAL_TIM_PWM_ConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000f4a:	f000 f961 	bl	8001210 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	2204      	movs	r2, #4
 8000f52:	4619      	mov	r1, r3
 8000f54:	4807      	ldr	r0, [pc, #28]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000f56:	f005 fb4f 	bl	80065f8 <HAL_TIM_PWM_ConfigChannel>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000f60:	f000 f956 	bl	8001210 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f64:	4803      	ldr	r0, [pc, #12]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000f66:	f000 fd4b 	bl	8001a00 <HAL_TIM_MspPostInit>

}
 8000f6a:	bf00      	nop
 8000f6c:	3738      	adds	r7, #56	@ 0x38
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000288 	.word	0x20000288
 8000f78:	40000400 	.word	0x40000400

08000f7c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000f80:	4b0e      	ldr	r3, [pc, #56]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000f82:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc0 <MX_TIM11_Init+0x44>)
 8000f84:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 95;
 8000f86:	4b0d      	ldr	r3, [pc, #52]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000f88:	225f      	movs	r2, #95	@ 0x5f
 8000f8a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 9999;
 8000f92:	4b0a      	ldr	r3, [pc, #40]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000f94:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000f98:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f9a:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fa0:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000fa6:	4805      	ldr	r0, [pc, #20]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000fa8:	f005 f87a 	bl	80060a0 <HAL_TIM_Base_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8000fb2:	f000 f92d 	bl	8001210 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200002d0 	.word	0x200002d0
 8000fc0:	40014800 	.word	0x40014800

08000fc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	607b      	str	r3, [r7, #4]
 8000fce:	4b0c      	ldr	r3, [pc, #48]	@ (8001000 <MX_DMA_Init+0x3c>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <MX_DMA_Init+0x3c>)
 8000fd4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <MX_DMA_Init+0x3c>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2100      	movs	r1, #0
 8000fea:	200c      	movs	r0, #12
 8000fec:	f001 fb27 	bl	800263e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ff0:	200c      	movs	r0, #12
 8000ff2:	f001 fb40 	bl	8002676 <HAL_NVIC_EnableIRQ>

}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40023800 	.word	0x40023800

08001004 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	@ 0x28
 8001008:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
 8001018:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	613b      	str	r3, [r7, #16]
 800101e:	4b3b      	ldr	r3, [pc, #236]	@ (800110c <MX_GPIO_Init+0x108>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a3a      	ldr	r2, [pc, #232]	@ (800110c <MX_GPIO_Init+0x108>)
 8001024:	f043 0304 	orr.w	r3, r3, #4
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b38      	ldr	r3, [pc, #224]	@ (800110c <MX_GPIO_Init+0x108>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f003 0304 	and.w	r3, r3, #4
 8001032:	613b      	str	r3, [r7, #16]
 8001034:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	4b34      	ldr	r3, [pc, #208]	@ (800110c <MX_GPIO_Init+0x108>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a33      	ldr	r2, [pc, #204]	@ (800110c <MX_GPIO_Init+0x108>)
 8001040:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b31      	ldr	r3, [pc, #196]	@ (800110c <MX_GPIO_Init+0x108>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	4b2d      	ldr	r3, [pc, #180]	@ (800110c <MX_GPIO_Init+0x108>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a2c      	ldr	r2, [pc, #176]	@ (800110c <MX_GPIO_Init+0x108>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b2a      	ldr	r3, [pc, #168]	@ (800110c <MX_GPIO_Init+0x108>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	4b26      	ldr	r3, [pc, #152]	@ (800110c <MX_GPIO_Init+0x108>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	4a25      	ldr	r2, [pc, #148]	@ (800110c <MX_GPIO_Init+0x108>)
 8001078:	f043 0302 	orr.w	r3, r3, #2
 800107c:	6313      	str	r3, [r2, #48]	@ 0x30
 800107e:	4b23      	ldr	r3, [pc, #140]	@ (800110c <MX_GPIO_Init+0x108>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800108a:	2200      	movs	r2, #0
 800108c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001090:	481f      	ldr	r0, [pc, #124]	@ (8001110 <MX_GPIO_Init+0x10c>)
 8001092:	f002 f82d 	bl	80030f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Out2_2_Pin|Out2_1_Pin|Out1_2_Pin, GPIO_PIN_RESET);
 8001096:	2200      	movs	r2, #0
 8001098:	f44f 4106 	mov.w	r1, #34304	@ 0x8600
 800109c:	481d      	ldr	r0, [pc, #116]	@ (8001114 <MX_GPIO_Init+0x110>)
 800109e:	f002 f827 	bl	80030f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Out1_1_GPIO_Port, Out1_1_Pin, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2108      	movs	r1, #8
 80010a6:	481c      	ldr	r0, [pc, #112]	@ (8001118 <MX_GPIO_Init+0x114>)
 80010a8:	f002 f822 	bl	80030f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80010ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	4812      	ldr	r0, [pc, #72]	@ (8001110 <MX_GPIO_Init+0x10c>)
 80010c6:	f001 fe8f 	bl	8002de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Out2_2_Pin Out2_1_Pin Out1_2_Pin */
  GPIO_InitStruct.Pin = Out2_2_Pin|Out2_1_Pin|Out1_2_Pin;
 80010ca:	f44f 4306 	mov.w	r3, #34304	@ 0x8600
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d0:	2301      	movs	r3, #1
 80010d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d8:	2300      	movs	r3, #0
 80010da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	4619      	mov	r1, r3
 80010e2:	480c      	ldr	r0, [pc, #48]	@ (8001114 <MX_GPIO_Init+0x110>)
 80010e4:	f001 fe80 	bl	8002de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Out1_1_Pin */
  GPIO_InitStruct.Pin = Out1_1_Pin;
 80010e8:	2308      	movs	r3, #8
 80010ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ec:	2301      	movs	r3, #1
 80010ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f4:	2300      	movs	r3, #0
 80010f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Out1_1_GPIO_Port, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	4806      	ldr	r0, [pc, #24]	@ (8001118 <MX_GPIO_Init+0x114>)
 8001100:	f001 fe72 	bl	8002de8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001104:	bf00      	nop
 8001106:	3728      	adds	r7, #40	@ 0x28
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40023800 	.word	0x40023800
 8001110:	40020800 	.word	0x40020800
 8001114:	40020000 	.word	0x40020000
 8001118:	40020400 	.word	0x40020400

0800111c <UP_comunicationsTask>:

/* USER CODE BEGIN 4 */
void UP_comunicationsTask(_sDato *datosCom){
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]

	if(datosCom->indexReadRx!=datosCom->indexWriteRx ){
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	791a      	ldrb	r2, [r3, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	78db      	ldrb	r3, [r3, #3]
 800112c:	b2db      	uxtb	r3, r3
 800112e:	429a      	cmp	r2, r3
 8001130:	d007      	beq.n	8001142 <UP_comunicationsTask+0x26>
		UP_decodeHeader(datosCom);
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff fb0c 	bl	8000750 <UP_decodeHeader>
		datosCom->indexReadRx=datosCom->indexWriteRx;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	78db      	ldrb	r3, [r3, #3]
 800113c:	b2da      	uxtb	r2, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	711a      	strb	r2, [r3, #4]
	}

	if(datosCom->indexReadTx!=datosCom->indexWriteTx ){
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	799a      	ldrb	r2, [r3, #6]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	795b      	ldrb	r3, [r3, #5]
 800114a:	429a      	cmp	r2, r3
 800114c:	d02b      	beq.n	80011a6 <UP_comunicationsTask+0x8a>

		if(datosCom->indexWriteTx > datosCom->indexReadTx){
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	795a      	ldrb	r2, [r3, #5]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	799b      	ldrb	r3, [r3, #6]
 8001156:	429a      	cmp	r2, r3
 8001158:	d908      	bls.n	800116c <UP_comunicationsTask+0x50>
				datosCom->bytesTosend = datosCom->indexWriteTx - datosCom->indexReadTx;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	795a      	ldrb	r2, [r3, #5]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	799b      	ldrb	r3, [r3, #6]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	b2da      	uxtb	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	741a      	strb	r2, [r3, #16]
 800116a:	e006      	b.n	800117a <UP_comunicationsTask+0x5e>
		    }else{
		    	datosCom->bytesTosend =  sizeof(datosCom->bufferRx) - datosCom->indexReadTx;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	799b      	ldrb	r3, [r3, #6]
 8001170:	f1c3 0304 	rsb	r3, r3, #4
 8001174:	b2da      	uxtb	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	741a      	strb	r2, [r3, #16]
		    }
		    if(CDC_Transmit_FS(&datosCom->bufferTx[datosCom->indexReadTx], datosCom->bytesTosend) == USBD_OK){
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	68db      	ldr	r3, [r3, #12]
 800117e:	687a      	ldr	r2, [r7, #4]
 8001180:	7992      	ldrb	r2, [r2, #6]
 8001182:	441a      	add	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	7c1b      	ldrb	r3, [r3, #16]
 8001188:	4619      	mov	r1, r3
 800118a:	4610      	mov	r0, r2
 800118c:	f009 fb94 	bl	800a8b8 <CDC_Transmit_FS>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d107      	bne.n	80011a6 <UP_comunicationsTask+0x8a>
		    	datosCom->indexReadTx += datosCom->bytesTosend;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	799a      	ldrb	r2, [r3, #6]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	7c1b      	ldrb	r3, [r3, #16]
 800119e:	4413      	add	r3, r2
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	719a      	strb	r2, [r3, #6]
		    }
	}
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <I2C_1_Abstract_Master_Transmit>:

void I2C_1_Abstract_Master_Transmit(uint16_t Dev_Address, uint8_t *p_Data, uint16_t _Size){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af02      	add	r7, sp, #8
 80011b6:	4603      	mov	r3, r0
 80011b8:	6039      	str	r1, [r7, #0]
 80011ba:	80fb      	strh	r3, [r7, #6]
 80011bc:	4613      	mov	r3, r2
 80011be:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write_DMA(&hi2c1, Dev_Address, 0x40, 1, p_Data, _Size);
 80011c0:	88f9      	ldrh	r1, [r7, #6]
 80011c2:	88bb      	ldrh	r3, [r7, #4]
 80011c4:	9301      	str	r3, [sp, #4]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	2301      	movs	r3, #1
 80011cc:	2240      	movs	r2, #64	@ 0x40
 80011ce:	4803      	ldr	r0, [pc, #12]	@ (80011dc <I2C_1_Abstract_Master_Transmit+0x2c>)
 80011d0:	f002 fa04 	bl	80035dc <HAL_I2C_Mem_Write_DMA>
//	HAL_I2C_Mem_Write(&hi2c1, Dev_Address, 0x40, 1, p_Data, _Size, 10);
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	200001d4 	.word	0x200001d4

080011e0 <I2C_1_Abstract_Master_Transmit_Blocking>:

void I2C_1_Abstract_Master_Transmit_Blocking(uint16_t Dev_Address, uint8_t *p_Data, uint16_t _Size, uint32_t _Timeout){
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af02      	add	r7, sp, #8
 80011e6:	60b9      	str	r1, [r7, #8]
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	4603      	mov	r3, r0
 80011ec:	81fb      	strh	r3, [r7, #14]
 80011ee:	4613      	mov	r3, r2
 80011f0:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c1, Dev_Address, p_Data, _Size, _Timeout);
 80011f2:	89ba      	ldrh	r2, [r7, #12]
 80011f4:	89f9      	ldrh	r1, [r7, #14]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	4613      	mov	r3, r2
 80011fc:	68ba      	ldr	r2, [r7, #8]
 80011fe:	4803      	ldr	r0, [pc, #12]	@ (800120c <I2C_1_Abstract_Master_Transmit_Blocking+0x2c>)
 8001200:	f002 f8ee 	bl	80033e0 <HAL_I2C_Master_Transmit>
}
 8001204:	bf00      	nop
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	200001d4 	.word	0x200001d4

08001210 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001214:	b672      	cpsid	i
}
 8001216:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <Error_Handler+0x8>

0800121c <SSD1306_Init>:
        }
    }
}

void SSD1306_Init()
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

	SSD1306_WRITECOMMAND(0xAE);
 8001220:	22ae      	movs	r2, #174	@ 0xae
 8001222:	2100      	movs	r1, #0
 8001224:	2078      	movs	r0, #120	@ 0x78
 8001226:	f000 fa6b 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 800122a:	2220      	movs	r2, #32
 800122c:	2100      	movs	r1, #0
 800122e:	2078      	movs	r0, #120	@ 0x78
 8001230:	f000 fa66 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001234:	2210      	movs	r2, #16
 8001236:	2100      	movs	r1, #0
 8001238:	2078      	movs	r0, #120	@ 0x78
 800123a:	f000 fa61 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0);
 800123e:	22b0      	movs	r2, #176	@ 0xb0
 8001240:	2100      	movs	r1, #0
 8001242:	2078      	movs	r0, #120	@ 0x78
 8001244:	f000 fa5c 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8);
 8001248:	22c8      	movs	r2, #200	@ 0xc8
 800124a:	2100      	movs	r1, #0
 800124c:	2078      	movs	r0, #120	@ 0x78
 800124e:	f000 fa57 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8001252:	2200      	movs	r2, #0
 8001254:	2100      	movs	r1, #0
 8001256:	2078      	movs	r0, #120	@ 0x78
 8001258:	f000 fa52 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 800125c:	2210      	movs	r2, #16
 800125e:	2100      	movs	r1, #0
 8001260:	2078      	movs	r0, #120	@ 0x78
 8001262:	f000 fa4d 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40);
 8001266:	2240      	movs	r2, #64	@ 0x40
 8001268:	2100      	movs	r1, #0
 800126a:	2078      	movs	r0, #120	@ 0x78
 800126c:	f000 fa48 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81);
 8001270:	2281      	movs	r2, #129	@ 0x81
 8001272:	2100      	movs	r1, #0
 8001274:	2078      	movs	r0, #120	@ 0x78
 8001276:	f000 fa43 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800127a:	22ff      	movs	r2, #255	@ 0xff
 800127c:	2100      	movs	r1, #0
 800127e:	2078      	movs	r0, #120	@ 0x78
 8001280:	f000 fa3e 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1);
 8001284:	22a1      	movs	r2, #161	@ 0xa1
 8001286:	2100      	movs	r1, #0
 8001288:	2078      	movs	r0, #120	@ 0x78
 800128a:	f000 fa39 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6);
 800128e:	22a6      	movs	r2, #166	@ 0xa6
 8001290:	2100      	movs	r1, #0
 8001292:	2078      	movs	r0, #120	@ 0x78
 8001294:	f000 fa34 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8);
 8001298:	22a8      	movs	r2, #168	@ 0xa8
 800129a:	2100      	movs	r1, #0
 800129c:	2078      	movs	r0, #120	@ 0x78
 800129e:	f000 fa2f 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F);
 80012a2:	223f      	movs	r2, #63	@ 0x3f
 80012a4:	2100      	movs	r1, #0
 80012a6:	2078      	movs	r0, #120	@ 0x78
 80012a8:	f000 fa2a 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4);
 80012ac:	22a4      	movs	r2, #164	@ 0xa4
 80012ae:	2100      	movs	r1, #0
 80012b0:	2078      	movs	r0, #120	@ 0x78
 80012b2:	f000 fa25 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3);
 80012b6:	22d3      	movs	r2, #211	@ 0xd3
 80012b8:	2100      	movs	r1, #0
 80012ba:	2078      	movs	r0, #120	@ 0x78
 80012bc:	f000 fa20 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 80012c0:	2200      	movs	r2, #0
 80012c2:	2100      	movs	r1, #0
 80012c4:	2078      	movs	r0, #120	@ 0x78
 80012c6:	f000 fa1b 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5);
 80012ca:	22d5      	movs	r2, #213	@ 0xd5
 80012cc:	2100      	movs	r1, #0
 80012ce:	2078      	movs	r0, #120	@ 0x78
 80012d0:	f000 fa16 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0);
 80012d4:	22f0      	movs	r2, #240	@ 0xf0
 80012d6:	2100      	movs	r1, #0
 80012d8:	2078      	movs	r0, #120	@ 0x78
 80012da:	f000 fa11 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9);
 80012de:	22d9      	movs	r2, #217	@ 0xd9
 80012e0:	2100      	movs	r1, #0
 80012e2:	2078      	movs	r0, #120	@ 0x78
 80012e4:	f000 fa0c 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22);
 80012e8:	2222      	movs	r2, #34	@ 0x22
 80012ea:	2100      	movs	r1, #0
 80012ec:	2078      	movs	r0, #120	@ 0x78
 80012ee:	f000 fa07 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA);
 80012f2:	22da      	movs	r2, #218	@ 0xda
 80012f4:	2100      	movs	r1, #0
 80012f6:	2078      	movs	r0, #120	@ 0x78
 80012f8:	f000 fa02 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80012fc:	2212      	movs	r2, #18
 80012fe:	2100      	movs	r1, #0
 8001300:	2078      	movs	r0, #120	@ 0x78
 8001302:	f000 f9fd 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB);
 8001306:	22db      	movs	r2, #219	@ 0xdb
 8001308:	2100      	movs	r1, #0
 800130a:	2078      	movs	r0, #120	@ 0x78
 800130c:	f000 f9f8 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 8001310:	2220      	movs	r2, #32
 8001312:	2100      	movs	r1, #0
 8001314:	2078      	movs	r0, #120	@ 0x78
 8001316:	f000 f9f3 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D);
 800131a:	228d      	movs	r2, #141	@ 0x8d
 800131c:	2100      	movs	r1, #0
 800131e:	2078      	movs	r0, #120	@ 0x78
 8001320:	f000 f9ee 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14);
 8001324:	2214      	movs	r2, #20
 8001326:	2100      	movs	r1, #0
 8001328:	2078      	movs	r0, #120	@ 0x78
 800132a:	f000 f9e9 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF);
 800132e:	22af      	movs	r2, #175	@ 0xaf
 8001330:	2100      	movs	r1, #0
 8001332:	2078      	movs	r0, #120	@ 0x78
 8001334:	f000 f9e4 	bl	8001700 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001338:	222e      	movs	r2, #46	@ 0x2e
 800133a:	2100      	movs	r1, #0
 800133c:	2078      	movs	r0, #120	@ 0x78
 800133e:	f000 f9df 	bl	8001700 <ssd1306_I2C_Write>

	SSD1306_Fill(BLACK);
 8001342:	2000      	movs	r0, #0
 8001344:	f000 f83e 	bl	80013c4 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8001348:	f000 f80e 	bl	8001368 <SSD1306_UpdateScreen>
	SSD1306.CurrentX = 0;
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <SSD1306_Init+0x148>)
 800134e:	2200      	movs	r2, #0
 8001350:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001352:	4b04      	ldr	r3, [pc, #16]	@ (8001364 <SSD1306_Init+0x148>)
 8001354:	2200      	movs	r2, #0
 8001356:	805a      	strh	r2, [r3, #2]
	SSD1306.Initialized = 1;
 8001358:	4b02      	ldr	r3, [pc, #8]	@ (8001364 <SSD1306_Init+0x148>)
 800135a:	2201      	movs	r2, #1
 800135c:	715a      	strb	r2, [r3, #5]
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000758 	.word	0x20000758

08001368 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
	uint8_t m;
	for(m=0; m<8; m++)
 800136e:	2300      	movs	r3, #0
 8001370:	71fb      	strb	r3, [r7, #7]
 8001372:	e01d      	b.n	80013b0 <SSD1306_UpdateScreen+0x48>
	{
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	3b50      	subs	r3, #80	@ 0x50
 8001378:	b2db      	uxtb	r3, r3
 800137a:	461a      	mov	r2, r3
 800137c:	2100      	movs	r1, #0
 800137e:	2078      	movs	r0, #120	@ 0x78
 8001380:	f000 f9be 	bl	8001700 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001384:	2200      	movs	r2, #0
 8001386:	2100      	movs	r1, #0
 8001388:	2078      	movs	r0, #120	@ 0x78
 800138a:	f000 f9b9 	bl	8001700 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800138e:	2210      	movs	r2, #16
 8001390:	2100      	movs	r1, #0
 8001392:	2078      	movs	r0, #120	@ 0x78
 8001394:	f000 f9b4 	bl	8001700 <ssd1306_I2C_Write>
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	01db      	lsls	r3, r3, #7
 800139c:	4a08      	ldr	r2, [pc, #32]	@ (80013c0 <SSD1306_UpdateScreen+0x58>)
 800139e:	441a      	add	r2, r3
 80013a0:	2380      	movs	r3, #128	@ 0x80
 80013a2:	2140      	movs	r1, #64	@ 0x40
 80013a4:	2078      	movs	r0, #120	@ 0x78
 80013a6:	f000 f947 	bl	8001638 <ssd1306_I2C_WriteMulti>
	for(m=0; m<8; m++)
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	3301      	adds	r3, #1
 80013ae:	71fb      	strb	r3, [r7, #7]
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	2b07      	cmp	r3, #7
 80013b4:	d9de      	bls.n	8001374 <SSD1306_UpdateScreen+0xc>
	}
}
 80013b6:	bf00      	nop
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20000350 	.word	0x20000350

080013c4 <SSD1306_Fill>:
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
	memset(SSD1306_Buffer, (color == BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d101      	bne.n	80013d8 <SSD1306_Fill+0x14>
 80013d4:	2300      	movs	r3, #0
 80013d6:	e000      	b.n	80013da <SSD1306_Fill+0x16>
 80013d8:	23ff      	movs	r3, #255	@ 0xff
 80013da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013de:	4619      	mov	r1, r3
 80013e0:	4803      	ldr	r0, [pc, #12]	@ (80013f0 <SSD1306_Fill+0x2c>)
 80013e2:	f009 ffa3 	bl	800b32c <memset>
}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000350 	.word	0x20000350

080013f4 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	80fb      	strh	r3, [r7, #6]
 80013fe:	460b      	mov	r3, r1
 8001400:	80bb      	strh	r3, [r7, #4]
 8001402:	4613      	mov	r3, r2
 8001404:	70fb      	strb	r3, [r7, #3]
	if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT){
 8001406:	88fb      	ldrh	r3, [r7, #6]
 8001408:	2b7f      	cmp	r3, #127	@ 0x7f
 800140a:	d848      	bhi.n	800149e <SSD1306_DrawPixel+0xaa>
 800140c:	88bb      	ldrh	r3, [r7, #4]
 800140e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001410:	d845      	bhi.n	800149e <SSD1306_DrawPixel+0xaa>
		return;
	}

	if(SSD1306.Inverted){
 8001412:	4b26      	ldr	r3, [pc, #152]	@ (80014ac <SSD1306_DrawPixel+0xb8>)
 8001414:	791b      	ldrb	r3, [r3, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d006      	beq.n	8001428 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800141a:	78fb      	ldrb	r3, [r7, #3]
 800141c:	2b00      	cmp	r3, #0
 800141e:	bf0c      	ite	eq
 8001420:	2301      	moveq	r3, #1
 8001422:	2300      	movne	r3, #0
 8001424:	b2db      	uxtb	r3, r3
 8001426:	70fb      	strb	r3, [r7, #3]
	}

	if(color == WHITE){
 8001428:	78fb      	ldrb	r3, [r7, #3]
 800142a:	2b01      	cmp	r3, #1
 800142c:	d11a      	bne.n	8001464 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800142e:	88fa      	ldrh	r2, [r7, #6]
 8001430:	88bb      	ldrh	r3, [r7, #4]
 8001432:	08db      	lsrs	r3, r3, #3
 8001434:	b298      	uxth	r0, r3
 8001436:	4603      	mov	r3, r0
 8001438:	01db      	lsls	r3, r3, #7
 800143a:	4413      	add	r3, r2
 800143c:	4a1c      	ldr	r2, [pc, #112]	@ (80014b0 <SSD1306_DrawPixel+0xbc>)
 800143e:	5cd3      	ldrb	r3, [r2, r3]
 8001440:	b25a      	sxtb	r2, r3
 8001442:	88bb      	ldrh	r3, [r7, #4]
 8001444:	f003 0307 	and.w	r3, r3, #7
 8001448:	2101      	movs	r1, #1
 800144a:	fa01 f303 	lsl.w	r3, r1, r3
 800144e:	b25b      	sxtb	r3, r3
 8001450:	4313      	orrs	r3, r2
 8001452:	b259      	sxtb	r1, r3
 8001454:	88fa      	ldrh	r2, [r7, #6]
 8001456:	4603      	mov	r3, r0
 8001458:	01db      	lsls	r3, r3, #7
 800145a:	4413      	add	r3, r2
 800145c:	b2c9      	uxtb	r1, r1
 800145e:	4a14      	ldr	r2, [pc, #80]	@ (80014b0 <SSD1306_DrawPixel+0xbc>)
 8001460:	54d1      	strb	r1, [r2, r3]
 8001462:	e01d      	b.n	80014a0 <SSD1306_DrawPixel+0xac>
	}else{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001464:	88fa      	ldrh	r2, [r7, #6]
 8001466:	88bb      	ldrh	r3, [r7, #4]
 8001468:	08db      	lsrs	r3, r3, #3
 800146a:	b298      	uxth	r0, r3
 800146c:	4603      	mov	r3, r0
 800146e:	01db      	lsls	r3, r3, #7
 8001470:	4413      	add	r3, r2
 8001472:	4a0f      	ldr	r2, [pc, #60]	@ (80014b0 <SSD1306_DrawPixel+0xbc>)
 8001474:	5cd3      	ldrb	r3, [r2, r3]
 8001476:	b25a      	sxtb	r2, r3
 8001478:	88bb      	ldrh	r3, [r7, #4]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	2101      	movs	r1, #1
 8001480:	fa01 f303 	lsl.w	r3, r1, r3
 8001484:	b25b      	sxtb	r3, r3
 8001486:	43db      	mvns	r3, r3
 8001488:	b25b      	sxtb	r3, r3
 800148a:	4013      	ands	r3, r2
 800148c:	b259      	sxtb	r1, r3
 800148e:	88fa      	ldrh	r2, [r7, #6]
 8001490:	4603      	mov	r3, r0
 8001492:	01db      	lsls	r3, r3, #7
 8001494:	4413      	add	r3, r2
 8001496:	b2c9      	uxtb	r1, r1
 8001498:	4a05      	ldr	r2, [pc, #20]	@ (80014b0 <SSD1306_DrawPixel+0xbc>)
 800149a:	54d1      	strb	r1, [r2, r3]
 800149c:	e000      	b.n	80014a0 <SSD1306_DrawPixel+0xac>
		return;
 800149e:	bf00      	nop
	}
}
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	20000758 	.word	0x20000758
 80014b0:	20000350 	.word	0x20000350

080014b4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	460a      	mov	r2, r1
 80014be:	80fb      	strh	r3, [r7, #6]
 80014c0:	4613      	mov	r3, r2
 80014c2:	80bb      	strh	r3, [r7, #4]
	SSD1306.CurrentX = x;
 80014c4:	4a05      	ldr	r2, [pc, #20]	@ (80014dc <SSD1306_GotoXY+0x28>)
 80014c6:	88fb      	ldrh	r3, [r7, #6]
 80014c8:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80014ca:	4a04      	ldr	r2, [pc, #16]	@ (80014dc <SSD1306_GotoXY+0x28>)
 80014cc:	88bb      	ldrh	r3, [r7, #4]
 80014ce:	8053      	strh	r3, [r2, #2]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	20000758 	.word	0x20000758

080014e0 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	6039      	str	r1, [r7, #0]
 80014ea:	71fb      	strb	r3, [r7, #7]
 80014ec:	4613      	mov	r3, r2
 80014ee:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	if(SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) || SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)){
 80014f0:	4b39      	ldr	r3, [pc, #228]	@ (80015d8 <SSD1306_Putc+0xf8>)
 80014f2:	881b      	ldrh	r3, [r3, #0]
 80014f4:	461a      	mov	r2, r3
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	4413      	add	r3, r2
 80014fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80014fe:	dc07      	bgt.n	8001510 <SSD1306_Putc+0x30>
 8001500:	4b35      	ldr	r3, [pc, #212]	@ (80015d8 <SSD1306_Putc+0xf8>)
 8001502:	885b      	ldrh	r3, [r3, #2]
 8001504:	461a      	mov	r2, r3
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	785b      	ldrb	r3, [r3, #1]
 800150a:	4413      	add	r3, r2
 800150c:	2b3f      	cmp	r3, #63	@ 0x3f
 800150e:	dd01      	ble.n	8001514 <SSD1306_Putc+0x34>
		return 0;
 8001510:	2300      	movs	r3, #0
 8001512:	e05d      	b.n	80015d0 <SSD1306_Putc+0xf0>
	}

	for(i=0; i<Font->FontHeight; i++){
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]
 8001518:	e04b      	b.n	80015b2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	3b20      	subs	r3, #32
 8001522:	6839      	ldr	r1, [r7, #0]
 8001524:	7849      	ldrb	r1, [r1, #1]
 8001526:	fb01 f303 	mul.w	r3, r1, r3
 800152a:	4619      	mov	r1, r3
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	440b      	add	r3, r1
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	4413      	add	r3, r2
 8001534:	881b      	ldrh	r3, [r3, #0]
 8001536:	60fb      	str	r3, [r7, #12]
		for(j=0; j<Font->FontWidth; j++){
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
 800153c:	e030      	b.n	80015a0 <SSD1306_Putc+0xc0>
			if((b << j) & 0x8000){
 800153e:	68fa      	ldr	r2, [r7, #12]
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d010      	beq.n	8001570 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800154e:	4b22      	ldr	r3, [pc, #136]	@ (80015d8 <SSD1306_Putc+0xf8>)
 8001550:	881a      	ldrh	r2, [r3, #0]
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	b29b      	uxth	r3, r3
 8001556:	4413      	add	r3, r2
 8001558:	b298      	uxth	r0, r3
 800155a:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <SSD1306_Putc+0xf8>)
 800155c:	885a      	ldrh	r2, [r3, #2]
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	b29b      	uxth	r3, r3
 8001562:	4413      	add	r3, r2
 8001564:	b29b      	uxth	r3, r3
 8001566:	79ba      	ldrb	r2, [r7, #6]
 8001568:	4619      	mov	r1, r3
 800156a:	f7ff ff43 	bl	80013f4 <SSD1306_DrawPixel>
 800156e:	e014      	b.n	800159a <SSD1306_Putc+0xba>
			}else{
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001570:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <SSD1306_Putc+0xf8>)
 8001572:	881a      	ldrh	r2, [r3, #0]
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	b29b      	uxth	r3, r3
 8001578:	4413      	add	r3, r2
 800157a:	b298      	uxth	r0, r3
 800157c:	4b16      	ldr	r3, [pc, #88]	@ (80015d8 <SSD1306_Putc+0xf8>)
 800157e:	885a      	ldrh	r2, [r3, #2]
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	b29b      	uxth	r3, r3
 8001584:	4413      	add	r3, r2
 8001586:	b299      	uxth	r1, r3
 8001588:	79bb      	ldrb	r3, [r7, #6]
 800158a:	2b00      	cmp	r3, #0
 800158c:	bf0c      	ite	eq
 800158e:	2301      	moveq	r3, #1
 8001590:	2300      	movne	r3, #0
 8001592:	b2db      	uxtb	r3, r3
 8001594:	461a      	mov	r2, r3
 8001596:	f7ff ff2d 	bl	80013f4 <SSD1306_DrawPixel>
		for(j=0; j<Font->FontWidth; j++){
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	3301      	adds	r3, #1
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	461a      	mov	r2, r3
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d3c8      	bcc.n	800153e <SSD1306_Putc+0x5e>
	for(i=0; i<Font->FontHeight; i++){
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	3301      	adds	r3, #1
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	785b      	ldrb	r3, [r3, #1]
 80015b6:	461a      	mov	r2, r3
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d3ad      	bcc.n	800151a <SSD1306_Putc+0x3a>
			}
		}
	}
	SSD1306.CurrentX += Font->FontWidth;
 80015be:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <SSD1306_Putc+0xf8>)
 80015c0:	881b      	ldrh	r3, [r3, #0]
 80015c2:	683a      	ldr	r2, [r7, #0]
 80015c4:	7812      	ldrb	r2, [r2, #0]
 80015c6:	4413      	add	r3, r2
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	4b03      	ldr	r3, [pc, #12]	@ (80015d8 <SSD1306_Putc+0xf8>)
 80015cc:	801a      	strh	r2, [r3, #0]
	return ch;
 80015ce:	79fb      	ldrb	r3, [r7, #7]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000758 	.word	0x20000758

080015dc <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	4613      	mov	r3, r2
 80015e8:	71fb      	strb	r3, [r7, #7]
	while(*str)
 80015ea:	e012      	b.n	8001612 <SSD1306_Puts+0x36>
	{
		if(SSD1306_Putc(*str, Font, color) != *str){
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	79fa      	ldrb	r2, [r7, #7]
 80015f2:	68b9      	ldr	r1, [r7, #8]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff ff73 	bl	80014e0 <SSD1306_Putc>
 80015fa:	4603      	mov	r3, r0
 80015fc:	461a      	mov	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	429a      	cmp	r2, r3
 8001604:	d002      	beq.n	800160c <SSD1306_Puts+0x30>
			return *str;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	e008      	b.n	800161e <SSD1306_Puts+0x42>
		}
		str++;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	3301      	adds	r3, #1
 8001610:	60fb      	str	r3, [r7, #12]
	while(*str)
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1e8      	bne.n	80015ec <SSD1306_Puts+0x10>
	}
	return *str;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	781b      	ldrb	r3, [r3, #0]
}
 800161e:	4618      	mov	r0, r3
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <SSD1306_Clear>:
        SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
    }
}

void SSD1306_Clear(void)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 800162a:	2000      	movs	r0, #0
 800162c:	f7ff feca 	bl	80013c4 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001630:	f7ff fe9a 	bl	8001368 <SSD1306_UpdateScreen>
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}

08001638 <ssd1306_I2C_WriteMulti>:
	SSD1306_WRITECOMMAND(0x8D);
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b0c5      	sub	sp, #276	@ 0x114
 800163c:	af00      	add	r7, sp, #0
 800163e:	4604      	mov	r4, r0
 8001640:	4608      	mov	r0, r1
 8001642:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001646:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800164a:	600a      	str	r2, [r1, #0]
 800164c:	4619      	mov	r1, r3
 800164e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001652:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001656:	4622      	mov	r2, r4
 8001658:	701a      	strb	r2, [r3, #0]
 800165a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800165e:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001662:	4602      	mov	r2, r0
 8001664:	701a      	strb	r2, [r3, #0]
 8001666:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800166a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800166e:	460a      	mov	r2, r1
 8001670:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8001672:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001676:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800167a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800167e:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001682:	7812      	ldrb	r2, [r2, #0]
 8001684:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8001686:	2300      	movs	r3, #0
 8001688:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800168c:	e015      	b.n	80016ba <ssd1306_I2C_WriteMulti+0x82>
		dt[i+1] = data[i];
 800168e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001692:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001696:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800169a:	6812      	ldr	r2, [r2, #0]
 800169c:	441a      	add	r2, r3
 800169e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80016a2:	3301      	adds	r3, #1
 80016a4:	7811      	ldrb	r1, [r2, #0]
 80016a6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80016aa:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80016ae:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 80016b0:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80016b4:	3301      	adds	r3, #1
 80016b6:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80016ba:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80016be:	b29b      	uxth	r3, r3
 80016c0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80016c4:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80016c8:	8812      	ldrh	r2, [r2, #0]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d8df      	bhi.n	800168e <ssd1306_I2C_WriteMulti+0x56>
	I2C_Master_Transmit(address, dt, count+1);
 80016ce:	4b0b      	ldr	r3, [pc, #44]	@ (80016fc <ssd1306_I2C_WriteMulti+0xc4>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80016d6:	f2a2 1209 	subw	r2, r2, #265	@ 0x109
 80016da:	7812      	ldrb	r2, [r2, #0]
 80016dc:	b290      	uxth	r0, r2
 80016de:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80016e2:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80016e6:	8812      	ldrh	r2, [r2, #0]
 80016e8:	3201      	adds	r2, #1
 80016ea:	b292      	uxth	r2, r2
 80016ec:	f107 010c 	add.w	r1, r7, #12
 80016f0:	4798      	blx	r3
}
 80016f2:	bf00      	nop
 80016f4:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd90      	pop	{r4, r7, pc}
 80016fc:	20000750 	.word	0x20000750

08001700 <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data){
 8001700:	b590      	push	{r4, r7, lr}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	71fb      	strb	r3, [r7, #7]
 800170a:	460b      	mov	r3, r1
 800170c:	71bb      	strb	r3, [r7, #6]
 800170e:	4613      	mov	r3, r2
 8001710:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001712:	79bb      	ldrb	r3, [r7, #6]
 8001714:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001716:	797b      	ldrb	r3, [r7, #5]
 8001718:	737b      	strb	r3, [r7, #13]
	I2C_Master_Transmit_Blocking(address, dt, 2, 10);
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <ssd1306_I2C_Write+0x34>)
 800171c:	681c      	ldr	r4, [r3, #0]
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	b298      	uxth	r0, r3
 8001722:	f107 010c 	add.w	r1, r7, #12
 8001726:	230a      	movs	r3, #10
 8001728:	2202      	movs	r2, #2
 800172a:	47a0      	blx	r4
}
 800172c:	bf00      	nop
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	bd90      	pop	{r4, r7, pc}
 8001734:	20000754 	.word	0x20000754

08001738 <Display_Set_I2C_Master_Transmit>:

void Display_Set_I2C_Master_Transmit(void (*Master_Transmit)(uint16_t DevAddress, uint8_t *pData, uint16_t Size),void (*Master_Transmit_Blocking)(uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)){
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
	I2C_Master_Transmit = Master_Transmit;
 8001742:	4a06      	ldr	r2, [pc, #24]	@ (800175c <Display_Set_I2C_Master_Transmit+0x24>)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6013      	str	r3, [r2, #0]
	I2C_Master_Transmit_Blocking = Master_Transmit_Blocking;
 8001748:	4a05      	ldr	r2, [pc, #20]	@ (8001760 <Display_Set_I2C_Master_Transmit+0x28>)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	6013      	str	r3, [r2, #0]
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	20000750 	.word	0x20000750
 8001760:	20000754 	.word	0x20000754

08001764 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <HAL_MspInit+0x4c>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001772:	4a0f      	ldr	r2, [pc, #60]	@ (80017b0 <HAL_MspInit+0x4c>)
 8001774:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001778:	6453      	str	r3, [r2, #68]	@ 0x44
 800177a:	4b0d      	ldr	r3, [pc, #52]	@ (80017b0 <HAL_MspInit+0x4c>)
 800177c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001782:	607b      	str	r3, [r7, #4]
 8001784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	603b      	str	r3, [r7, #0]
 800178a:	4b09      	ldr	r3, [pc, #36]	@ (80017b0 <HAL_MspInit+0x4c>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178e:	4a08      	ldr	r2, [pc, #32]	@ (80017b0 <HAL_MspInit+0x4c>)
 8001790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001794:	6413      	str	r3, [r2, #64]	@ 0x40
 8001796:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <HAL_MspInit+0x4c>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	40023800 	.word	0x40023800

080017b4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08a      	sub	sp, #40	@ 0x28
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 0314 	add.w	r3, r7, #20
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a28      	ldr	r2, [pc, #160]	@ (8001874 <HAL_ADC_MspInit+0xc0>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d149      	bne.n	800186a <HAL_ADC_MspInit+0xb6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	613b      	str	r3, [r7, #16]
 80017da:	4b27      	ldr	r3, [pc, #156]	@ (8001878 <HAL_ADC_MspInit+0xc4>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017de:	4a26      	ldr	r2, [pc, #152]	@ (8001878 <HAL_ADC_MspInit+0xc4>)
 80017e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017e6:	4b24      	ldr	r3, [pc, #144]	@ (8001878 <HAL_ADC_MspInit+0xc4>)
 80017e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ee:	613b      	str	r3, [r7, #16]
 80017f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	60fb      	str	r3, [r7, #12]
 80017f6:	4b20      	ldr	r3, [pc, #128]	@ (8001878 <HAL_ADC_MspInit+0xc4>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001878 <HAL_ADC_MspInit+0xc4>)
 80017fc:	f043 0301 	orr.w	r3, r3, #1
 8001800:	6313      	str	r3, [r2, #48]	@ 0x30
 8001802:	4b1d      	ldr	r3, [pc, #116]	@ (8001878 <HAL_ADC_MspInit+0xc4>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	4b19      	ldr	r3, [pc, #100]	@ (8001878 <HAL_ADC_MspInit+0xc4>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	4a18      	ldr	r2, [pc, #96]	@ (8001878 <HAL_ADC_MspInit+0xc4>)
 8001818:	f043 0302 	orr.w	r3, r3, #2
 800181c:	6313      	str	r3, [r2, #48]	@ 0x30
 800181e:	4b16      	ldr	r3, [pc, #88]	@ (8001878 <HAL_ADC_MspInit+0xc4>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	60bb      	str	r3, [r7, #8]
 8001828:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800182a:	23fe      	movs	r3, #254	@ 0xfe
 800182c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800182e:	2303      	movs	r3, #3
 8001830:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	4619      	mov	r1, r3
 800183c:	480f      	ldr	r0, [pc, #60]	@ (800187c <HAL_ADC_MspInit+0xc8>)
 800183e:	f001 fad3 	bl	8002de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001842:	2301      	movs	r3, #1
 8001844:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001846:	2303      	movs	r3, #3
 8001848:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	4619      	mov	r1, r3
 8001854:	480a      	ldr	r0, [pc, #40]	@ (8001880 <HAL_ADC_MspInit+0xcc>)
 8001856:	f001 fac7 	bl	8002de8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800185a:	2200      	movs	r2, #0
 800185c:	2100      	movs	r1, #0
 800185e:	2012      	movs	r0, #18
 8001860:	f000 feed 	bl	800263e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001864:	2012      	movs	r0, #18
 8001866:	f000 ff06 	bl	8002676 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800186a:	bf00      	nop
 800186c:	3728      	adds	r7, #40	@ 0x28
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40012000 	.word	0x40012000
 8001878:	40023800 	.word	0x40023800
 800187c:	40020000 	.word	0x40020000
 8001880:	40020400 	.word	0x40020400

08001884 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b08a      	sub	sp, #40	@ 0x28
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188c:	f107 0314 	add.w	r3, r7, #20
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a2f      	ldr	r2, [pc, #188]	@ (8001960 <HAL_I2C_MspInit+0xdc>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d158      	bne.n	8001958 <HAL_I2C_MspInit+0xd4>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	613b      	str	r3, [r7, #16]
 80018aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001964 <HAL_I2C_MspInit+0xe0>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	4a2d      	ldr	r2, [pc, #180]	@ (8001964 <HAL_I2C_MspInit+0xe0>)
 80018b0:	f043 0302 	orr.w	r3, r3, #2
 80018b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001964 <HAL_I2C_MspInit+0xe0>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	613b      	str	r3, [r7, #16]
 80018c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018c2:	23c0      	movs	r3, #192	@ 0xc0
 80018c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c6:	2312      	movs	r3, #18
 80018c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ce:	2303      	movs	r3, #3
 80018d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018d2:	2304      	movs	r3, #4
 80018d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	4619      	mov	r1, r3
 80018dc:	4822      	ldr	r0, [pc, #136]	@ (8001968 <HAL_I2C_MspInit+0xe4>)
 80018de:	f001 fa83 	bl	8002de8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001964 <HAL_I2C_MspInit+0xe0>)
 80018e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001964 <HAL_I2C_MspInit+0xe0>)
 80018ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001964 <HAL_I2C_MspInit+0xe0>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 80018fe:	4b1b      	ldr	r3, [pc, #108]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 8001900:	4a1b      	ldr	r2, [pc, #108]	@ (8001970 <HAL_I2C_MspInit+0xec>)
 8001902:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8001904:	4b19      	ldr	r3, [pc, #100]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 8001906:	2200      	movs	r2, #0
 8001908:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800190a:	4b18      	ldr	r3, [pc, #96]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 800190c:	2240      	movs	r2, #64	@ 0x40
 800190e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001910:	4b16      	ldr	r3, [pc, #88]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 8001912:	2200      	movs	r2, #0
 8001914:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001916:	4b15      	ldr	r3, [pc, #84]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 8001918:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800191c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800191e:	4b13      	ldr	r3, [pc, #76]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 8001920:	2200      	movs	r2, #0
 8001922:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001924:	4b11      	ldr	r3, [pc, #68]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 8001926:	2200      	movs	r2, #0
 8001928:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800192a:	4b10      	ldr	r3, [pc, #64]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 800192c:	2200      	movs	r2, #0
 800192e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001930:	4b0e      	ldr	r3, [pc, #56]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 8001932:	2200      	movs	r2, #0
 8001934:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001936:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 8001938:	2200      	movs	r2, #0
 800193a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800193c:	480b      	ldr	r0, [pc, #44]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 800193e:	f000 feb5 	bl	80026ac <HAL_DMA_Init>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 8001948:	f7ff fc62 	bl	8001210 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a07      	ldr	r2, [pc, #28]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 8001950:	635a      	str	r2, [r3, #52]	@ 0x34
 8001952:	4a06      	ldr	r2, [pc, #24]	@ (800196c <HAL_I2C_MspInit+0xe8>)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001958:	bf00      	nop
 800195a:	3728      	adds	r7, #40	@ 0x28
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40005400 	.word	0x40005400
 8001964:	40023800 	.word	0x40023800
 8001968:	40020400 	.word	0x40020400
 800196c:	20000228 	.word	0x20000228
 8001970:	40026028 	.word	0x40026028

08001974 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a1c      	ldr	r2, [pc, #112]	@ (80019f4 <HAL_TIM_Base_MspInit+0x80>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d116      	bne.n	80019b4 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	4b1b      	ldr	r3, [pc, #108]	@ (80019f8 <HAL_TIM_Base_MspInit+0x84>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198e:	4a1a      	ldr	r2, [pc, #104]	@ (80019f8 <HAL_TIM_Base_MspInit+0x84>)
 8001990:	f043 0302 	orr.w	r3, r3, #2
 8001994:	6413      	str	r3, [r2, #64]	@ 0x40
 8001996:	4b18      	ldr	r3, [pc, #96]	@ (80019f8 <HAL_TIM_Base_MspInit+0x84>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019a2:	2200      	movs	r2, #0
 80019a4:	2100      	movs	r1, #0
 80019a6:	201d      	movs	r0, #29
 80019a8:	f000 fe49 	bl	800263e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019ac:	201d      	movs	r0, #29
 80019ae:	f000 fe62 	bl	8002676 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 80019b2:	e01a      	b.n	80019ea <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a10      	ldr	r2, [pc, #64]	@ (80019fc <HAL_TIM_Base_MspInit+0x88>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d115      	bne.n	80019ea <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	60bb      	str	r3, [r7, #8]
 80019c2:	4b0d      	ldr	r3, [pc, #52]	@ (80019f8 <HAL_TIM_Base_MspInit+0x84>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c6:	4a0c      	ldr	r2, [pc, #48]	@ (80019f8 <HAL_TIM_Base_MspInit+0x84>)
 80019c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ce:	4b0a      	ldr	r3, [pc, #40]	@ (80019f8 <HAL_TIM_Base_MspInit+0x84>)
 80019d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80019da:	2200      	movs	r2, #0
 80019dc:	2100      	movs	r1, #0
 80019de:	201a      	movs	r0, #26
 80019e0:	f000 fe2d 	bl	800263e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80019e4:	201a      	movs	r0, #26
 80019e6:	f000 fe46 	bl	8002676 <HAL_NVIC_EnableIRQ>
}
 80019ea:	bf00      	nop
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40000400 	.word	0x40000400
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40014800 	.word	0x40014800

08001a00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b088      	sub	sp, #32
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a08:	f107 030c 	add.w	r3, r7, #12
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	609a      	str	r2, [r3, #8]
 8001a14:	60da      	str	r2, [r3, #12]
 8001a16:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a12      	ldr	r2, [pc, #72]	@ (8001a68 <HAL_TIM_MspPostInit+0x68>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d11d      	bne.n	8001a5e <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <HAL_TIM_MspPostInit+0x6c>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2a:	4a10      	ldr	r2, [pc, #64]	@ (8001a6c <HAL_TIM_MspPostInit+0x6c>)
 8001a2c:	f043 0302 	orr.w	r3, r3, #2
 8001a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a32:	4b0e      	ldr	r3, [pc, #56]	@ (8001a6c <HAL_TIM_MspPostInit+0x6c>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Eng2PWM_Pin|Eng1PWM_Pin;
 8001a3e:	2330      	movs	r3, #48	@ 0x30
 8001a40:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a42:	2302      	movs	r3, #2
 8001a44:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a52:	f107 030c 	add.w	r3, r7, #12
 8001a56:	4619      	mov	r1, r3
 8001a58:	4805      	ldr	r0, [pc, #20]	@ (8001a70 <HAL_TIM_MspPostInit+0x70>)
 8001a5a:	f001 f9c5 	bl	8002de8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001a5e:	bf00      	nop
 8001a60:	3720      	adds	r7, #32
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40000400 	.word	0x40000400
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	40020400 	.word	0x40020400

08001a74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <NMI_Handler+0x4>

08001a7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <HardFault_Handler+0x4>

08001a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <MemManage_Handler+0x4>

08001a8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <BusFault_Handler+0x4>

08001a94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <UsageFault_Handler+0x4>

08001a9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aca:	f000 f8f9 	bl	8001cc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001ad8:	4802      	ldr	r0, [pc, #8]	@ (8001ae4 <DMA1_Stream1_IRQHandler+0x10>)
 8001ada:	f000 ff0f 	bl	80028fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001ade:	bf00      	nop
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	20000228 	.word	0x20000228

08001ae8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001aec:	4802      	ldr	r0, [pc, #8]	@ (8001af8 <ADC_IRQHandler+0x10>)
 8001aee:	f000 f96e 	bl	8001dce <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	2000018c 	.word	0x2000018c

08001afc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001b00:	4802      	ldr	r0, [pc, #8]	@ (8001b0c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001b02:	f004 fc89 	bl	8006418 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	200002d0 	.word	0x200002d0

08001b10 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b14:	4802      	ldr	r0, [pc, #8]	@ (8001b20 <TIM3_IRQHandler+0x10>)
 8001b16:	f004 fc7f 	bl	8006418 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	20000288 	.word	0x20000288

08001b24 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001b28:	4802      	ldr	r0, [pc, #8]	@ (8001b34 <OTG_FS_IRQHandler+0x10>)
 8001b2a:	f002 fd66 	bl	80045fa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	2000104c 	.word	0x2000104c

08001b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b40:	4a14      	ldr	r2, [pc, #80]	@ (8001b94 <_sbrk+0x5c>)
 8001b42:	4b15      	ldr	r3, [pc, #84]	@ (8001b98 <_sbrk+0x60>)
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b4c:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <_sbrk+0x64>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b54:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <_sbrk+0x64>)
 8001b56:	4a12      	ldr	r2, [pc, #72]	@ (8001ba0 <_sbrk+0x68>)
 8001b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5a:	4b10      	ldr	r3, [pc, #64]	@ (8001b9c <_sbrk+0x64>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d207      	bcs.n	8001b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b68:	f009 fbf8 	bl	800b35c <__errno>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	220c      	movs	r2, #12
 8001b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295
 8001b76:	e009      	b.n	8001b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b78:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b7e:	4b07      	ldr	r3, [pc, #28]	@ (8001b9c <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	4a05      	ldr	r2, [pc, #20]	@ (8001b9c <_sbrk+0x64>)
 8001b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20020000 	.word	0x20020000
 8001b98:	00000400 	.word	0x00000400
 8001b9c:	20000760 	.word	0x20000760
 8001ba0:	20001898 	.word	0x20001898

08001ba4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <SystemInit+0x20>)
 8001baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bae:	4a05      	ldr	r2, [pc, #20]	@ (8001bc4 <SystemInit+0x20>)
 8001bb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c00 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001bcc:	f7ff ffea 	bl	8001ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bd0:	480c      	ldr	r0, [pc, #48]	@ (8001c04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bd2:	490d      	ldr	r1, [pc, #52]	@ (8001c08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8001c0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bd8:	e002      	b.n	8001be0 <LoopCopyDataInit>

08001bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bde:	3304      	adds	r3, #4

08001be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001be4:	d3f9      	bcc.n	8001bda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001be6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001be8:	4c0a      	ldr	r4, [pc, #40]	@ (8001c14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bec:	e001      	b.n	8001bf2 <LoopFillZerobss>

08001bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf0:	3204      	adds	r2, #4

08001bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bf4:	d3fb      	bcc.n	8001bee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bf6:	f009 fbb7 	bl	800b368 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bfa:	f7fe ffd5 	bl	8000ba8 <main>
  bx  lr    
 8001bfe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c08:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 8001c0c:	0800c908 	.word	0x0800c908
  ldr r2, =_sbss
 8001c10:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8001c14:	20001898 	.word	0x20001898

08001c18 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c18:	e7fe      	b.n	8001c18 <DMA1_Stream0_IRQHandler>
	...

08001c1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c20:	4b0e      	ldr	r3, [pc, #56]	@ (8001c5c <HAL_Init+0x40>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a0d      	ldr	r2, [pc, #52]	@ (8001c5c <HAL_Init+0x40>)
 8001c26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c5c <HAL_Init+0x40>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a0a      	ldr	r2, [pc, #40]	@ (8001c5c <HAL_Init+0x40>)
 8001c32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c38:	4b08      	ldr	r3, [pc, #32]	@ (8001c5c <HAL_Init+0x40>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a07      	ldr	r2, [pc, #28]	@ (8001c5c <HAL_Init+0x40>)
 8001c3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c44:	2003      	movs	r0, #3
 8001c46:	f000 fcef 	bl	8002628 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c4a:	200f      	movs	r0, #15
 8001c4c:	f000 f808 	bl	8001c60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c50:	f7ff fd88 	bl	8001764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40023c00 	.word	0x40023c00

08001c60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c68:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <HAL_InitTick+0x54>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4b12      	ldr	r3, [pc, #72]	@ (8001cb8 <HAL_InitTick+0x58>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	4619      	mov	r1, r3
 8001c72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 fd07 	bl	8002692 <HAL_SYSTICK_Config>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e00e      	b.n	8001cac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2b0f      	cmp	r3, #15
 8001c92:	d80a      	bhi.n	8001caa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c94:	2200      	movs	r2, #0
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	f04f 30ff 	mov.w	r0, #4294967295
 8001c9c:	f000 fccf 	bl	800263e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ca0:	4a06      	ldr	r2, [pc, #24]	@ (8001cbc <HAL_InitTick+0x5c>)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	e000      	b.n	8001cac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	2000000c 	.word	0x2000000c
 8001cb8:	20000014 	.word	0x20000014
 8001cbc:	20000010 	.word	0x20000010

08001cc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cc4:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <HAL_IncTick+0x20>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <HAL_IncTick+0x24>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4413      	add	r3, r2
 8001cd0:	4a04      	ldr	r2, [pc, #16]	@ (8001ce4 <HAL_IncTick+0x24>)
 8001cd2:	6013      	str	r3, [r2, #0]
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	20000014 	.word	0x20000014
 8001ce4:	20000764 	.word	0x20000764

08001ce8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return uwTick;
 8001cec:	4b03      	ldr	r3, [pc, #12]	@ (8001cfc <HAL_GetTick+0x14>)
 8001cee:	681b      	ldr	r3, [r3, #0]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	20000764 	.word	0x20000764

08001d00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d08:	f7ff ffee 	bl	8001ce8 <HAL_GetTick>
 8001d0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d18:	d005      	beq.n	8001d26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d44 <HAL_Delay+0x44>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	461a      	mov	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	4413      	add	r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d26:	bf00      	nop
 8001d28:	f7ff ffde 	bl	8001ce8 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d8f7      	bhi.n	8001d28 <HAL_Delay+0x28>
  {
  }
}
 8001d38:	bf00      	nop
 8001d3a:	bf00      	nop
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000014 	.word	0x20000014

08001d48 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d50:	2300      	movs	r3, #0
 8001d52:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e033      	b.n	8001dc6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d109      	bne.n	8001d7a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f7ff fd24 	bl	80017b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	f003 0310 	and.w	r3, r3, #16
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d118      	bne.n	8001db8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d8e:	f023 0302 	bic.w	r3, r3, #2
 8001d92:	f043 0202 	orr.w	r2, r3, #2
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 fa6e 	bl	800227c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	f023 0303 	bic.w	r3, r3, #3
 8001dae:	f043 0201 	orr.w	r2, r3, #1
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001db6:	e001      	b.n	8001dbc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b086      	sub	sp, #24
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	2300      	movs	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f003 0302 	and.w	r3, r3, #2
 8001df4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	f003 0320 	and.w	r3, r3, #32
 8001dfc:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d049      	beq.n	8001e98 <HAL_ADC_IRQHandler+0xca>
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d046      	beq.n	8001e98 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	f003 0310 	and.w	r3, r3, #16
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d105      	bne.n	8001e22 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d12b      	bne.n	8001e88 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d127      	bne.n	8001e88 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d006      	beq.n	8001e54 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d119      	bne.n	8001e88 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 0220 	bic.w	r2, r2, #32
 8001e62:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e80:	f043 0201 	orr.w	r2, r3, #1
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7fe fe13 	bl	8000ab4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f06f 0212 	mvn.w	r2, #18
 8001e96:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f003 0304 	and.w	r3, r3, #4
 8001e9e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ea6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d057      	beq.n	8001f5e <HAL_ADC_IRQHandler+0x190>
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d054      	beq.n	8001f5e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb8:	f003 0310 	and.w	r3, r3, #16
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d105      	bne.n	8001ecc <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d139      	bne.n	8001f4e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ee0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d006      	beq.n	8001ef6 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d12b      	bne.n	8001f4e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d124      	bne.n	8001f4e <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d11d      	bne.n	8001f4e <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d119      	bne.n	8001f4e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	685a      	ldr	r2, [r3, #4]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f28:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d105      	bne.n	8001f4e <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f46:	f043 0201 	orr.w	r2, r3, #1
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 fa90 	bl	8002474 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f06f 020c 	mvn.w	r2, #12
 8001f5c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f6c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d017      	beq.n	8001fa4 <HAL_ADC_IRQHandler+0x1d6>
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d014      	beq.n	8001fa4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d10d      	bne.n	8001fa4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 f82a 	bl	8001fee <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f06f 0201 	mvn.w	r2, #1
 8001fa2:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001fb2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d015      	beq.n	8001fe6 <HAL_ADC_IRQHandler+0x218>
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d012      	beq.n	8001fe6 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc4:	f043 0202 	orr.w	r2, r3, #2
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f06f 0220 	mvn.w	r2, #32
 8001fd4:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f813 	bl	8002002 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f06f 0220 	mvn.w	r2, #32
 8001fe4:	601a      	str	r2, [r3, #0]
  }
}
 8001fe6:	bf00      	nop
 8001fe8:	3718      	adds	r7, #24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b083      	sub	sp, #12
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001ff6:	bf00      	nop
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
	...

08002018 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002022:	2300      	movs	r3, #0
 8002024:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800202c:	2b01      	cmp	r3, #1
 800202e:	d101      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x1c>
 8002030:	2302      	movs	r3, #2
 8002032:	e113      	b.n	800225c <HAL_ADC_ConfigChannel+0x244>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b09      	cmp	r3, #9
 8002042:	d925      	bls.n	8002090 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	68d9      	ldr	r1, [r3, #12]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	b29b      	uxth	r3, r3
 8002050:	461a      	mov	r2, r3
 8002052:	4613      	mov	r3, r2
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	4413      	add	r3, r2
 8002058:	3b1e      	subs	r3, #30
 800205a:	2207      	movs	r2, #7
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43da      	mvns	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	400a      	ands	r2, r1
 8002068:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	68d9      	ldr	r1, [r3, #12]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	b29b      	uxth	r3, r3
 800207a:	4618      	mov	r0, r3
 800207c:	4603      	mov	r3, r0
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	4403      	add	r3, r0
 8002082:	3b1e      	subs	r3, #30
 8002084:	409a      	lsls	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	60da      	str	r2, [r3, #12]
 800208e:	e022      	b.n	80020d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6919      	ldr	r1, [r3, #16]
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	b29b      	uxth	r3, r3
 800209c:	461a      	mov	r2, r3
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	2207      	movs	r2, #7
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43da      	mvns	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	400a      	ands	r2, r1
 80020b2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	6919      	ldr	r1, [r3, #16]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	4618      	mov	r0, r3
 80020c6:	4603      	mov	r3, r0
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	4403      	add	r3, r0
 80020cc:	409a      	lsls	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b06      	cmp	r3, #6
 80020dc:	d824      	bhi.n	8002128 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685a      	ldr	r2, [r3, #4]
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	3b05      	subs	r3, #5
 80020f0:	221f      	movs	r2, #31
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43da      	mvns	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	400a      	ands	r2, r1
 80020fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	b29b      	uxth	r3, r3
 800210c:	4618      	mov	r0, r3
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685a      	ldr	r2, [r3, #4]
 8002112:	4613      	mov	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	3b05      	subs	r3, #5
 800211a:	fa00 f203 	lsl.w	r2, r0, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	430a      	orrs	r2, r1
 8002124:	635a      	str	r2, [r3, #52]	@ 0x34
 8002126:	e04c      	b.n	80021c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2b0c      	cmp	r3, #12
 800212e:	d824      	bhi.n	800217a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	3b23      	subs	r3, #35	@ 0x23
 8002142:	221f      	movs	r2, #31
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	43da      	mvns	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	400a      	ands	r2, r1
 8002150:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	b29b      	uxth	r3, r3
 800215e:	4618      	mov	r0, r3
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	4613      	mov	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	3b23      	subs	r3, #35	@ 0x23
 800216c:	fa00 f203 	lsl.w	r2, r0, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	430a      	orrs	r2, r1
 8002176:	631a      	str	r2, [r3, #48]	@ 0x30
 8002178:	e023      	b.n	80021c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	3b41      	subs	r3, #65	@ 0x41
 800218c:	221f      	movs	r2, #31
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43da      	mvns	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	400a      	ands	r2, r1
 800219a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	4618      	mov	r0, r3
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	4413      	add	r3, r2
 80021b4:	3b41      	subs	r3, #65	@ 0x41
 80021b6:	fa00 f203 	lsl.w	r2, r0, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	430a      	orrs	r2, r1
 80021c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021c2:	4b29      	ldr	r3, [pc, #164]	@ (8002268 <HAL_ADC_ConfigChannel+0x250>)
 80021c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a28      	ldr	r2, [pc, #160]	@ (800226c <HAL_ADC_ConfigChannel+0x254>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d10f      	bne.n	80021f0 <HAL_ADC_ConfigChannel+0x1d8>
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2b12      	cmp	r3, #18
 80021d6:	d10b      	bne.n	80021f0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a1d      	ldr	r2, [pc, #116]	@ (800226c <HAL_ADC_ConfigChannel+0x254>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d12b      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x23a>
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002270 <HAL_ADC_ConfigChannel+0x258>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d003      	beq.n	800220c <HAL_ADC_ConfigChannel+0x1f4>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b11      	cmp	r3, #17
 800220a:	d122      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a11      	ldr	r2, [pc, #68]	@ (8002270 <HAL_ADC_ConfigChannel+0x258>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d111      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800222e:	4b11      	ldr	r3, [pc, #68]	@ (8002274 <HAL_ADC_ConfigChannel+0x25c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a11      	ldr	r2, [pc, #68]	@ (8002278 <HAL_ADC_ConfigChannel+0x260>)
 8002234:	fba2 2303 	umull	r2, r3, r2, r3
 8002238:	0c9a      	lsrs	r2, r3, #18
 800223a:	4613      	mov	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002244:	e002      	b.n	800224c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	3b01      	subs	r3, #1
 800224a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1f9      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	40012300 	.word	0x40012300
 800226c:	40012000 	.word	0x40012000
 8002270:	10000012 	.word	0x10000012
 8002274:	2000000c 	.word	0x2000000c
 8002278:	431bde83 	.word	0x431bde83

0800227c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002284:	4b79      	ldr	r3, [pc, #484]	@ (800246c <ADC_Init+0x1f0>)
 8002286:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	431a      	orrs	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6859      	ldr	r1, [r3, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	021a      	lsls	r2, r3, #8
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80022d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6859      	ldr	r1, [r3, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689a      	ldr	r2, [r3, #8]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6899      	ldr	r1, [r3, #8]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	68da      	ldr	r2, [r3, #12]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230e:	4a58      	ldr	r2, [pc, #352]	@ (8002470 <ADC_Init+0x1f4>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d022      	beq.n	800235a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002322:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6899      	ldr	r1, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002344:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6899      	ldr	r1, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	e00f      	b.n	800237a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002368:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002378:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0202 	bic.w	r2, r2, #2
 8002388:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6899      	ldr	r1, [r3, #8]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	7e1b      	ldrb	r3, [r3, #24]
 8002394:	005a      	lsls	r2, r3, #1
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d01b      	beq.n	80023e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023b6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80023c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6859      	ldr	r1, [r3, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d2:	3b01      	subs	r3, #1
 80023d4:	035a      	lsls	r2, r3, #13
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	e007      	b.n	80023f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023ee:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80023fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	3b01      	subs	r3, #1
 800240c:	051a      	lsls	r2, r3, #20
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002424:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6899      	ldr	r1, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002432:	025a      	lsls	r2, r3, #9
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800244a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6899      	ldr	r1, [r3, #8]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	029a      	lsls	r2, r3, #10
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	430a      	orrs	r2, r1
 800245e:	609a      	str	r2, [r3, #8]
}
 8002460:	bf00      	nop
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	40012300 	.word	0x40012300
 8002470:	0f000001 	.word	0x0f000001

08002474 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002498:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <__NVIC_SetPriorityGrouping+0x44>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800249e:	68ba      	ldr	r2, [r7, #8]
 80024a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024a4:	4013      	ands	r3, r2
 80024a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ba:	4a04      	ldr	r2, [pc, #16]	@ (80024cc <__NVIC_SetPriorityGrouping+0x44>)
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	60d3      	str	r3, [r2, #12]
}
 80024c0:	bf00      	nop
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	e000ed00 	.word	0xe000ed00

080024d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024d4:	4b04      	ldr	r3, [pc, #16]	@ (80024e8 <__NVIC_GetPriorityGrouping+0x18>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	0a1b      	lsrs	r3, r3, #8
 80024da:	f003 0307 	and.w	r3, r3, #7
}
 80024de:	4618      	mov	r0, r3
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	e000ed00 	.word	0xe000ed00

080024ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	db0b      	blt.n	8002516 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	f003 021f 	and.w	r2, r3, #31
 8002504:	4907      	ldr	r1, [pc, #28]	@ (8002524 <__NVIC_EnableIRQ+0x38>)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	095b      	lsrs	r3, r3, #5
 800250c:	2001      	movs	r0, #1
 800250e:	fa00 f202 	lsl.w	r2, r0, r2
 8002512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002516:	bf00      	nop
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	e000e100 	.word	0xe000e100

08002528 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	4603      	mov	r3, r0
 8002530:	6039      	str	r1, [r7, #0]
 8002532:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002538:	2b00      	cmp	r3, #0
 800253a:	db0a      	blt.n	8002552 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	b2da      	uxtb	r2, r3
 8002540:	490c      	ldr	r1, [pc, #48]	@ (8002574 <__NVIC_SetPriority+0x4c>)
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	0112      	lsls	r2, r2, #4
 8002548:	b2d2      	uxtb	r2, r2
 800254a:	440b      	add	r3, r1
 800254c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002550:	e00a      	b.n	8002568 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	b2da      	uxtb	r2, r3
 8002556:	4908      	ldr	r1, [pc, #32]	@ (8002578 <__NVIC_SetPriority+0x50>)
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	f003 030f 	and.w	r3, r3, #15
 800255e:	3b04      	subs	r3, #4
 8002560:	0112      	lsls	r2, r2, #4
 8002562:	b2d2      	uxtb	r2, r2
 8002564:	440b      	add	r3, r1
 8002566:	761a      	strb	r2, [r3, #24]
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	e000e100 	.word	0xe000e100
 8002578:	e000ed00 	.word	0xe000ed00

0800257c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800257c:	b480      	push	{r7}
 800257e:	b089      	sub	sp, #36	@ 0x24
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	f1c3 0307 	rsb	r3, r3, #7
 8002596:	2b04      	cmp	r3, #4
 8002598:	bf28      	it	cs
 800259a:	2304      	movcs	r3, #4
 800259c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	3304      	adds	r3, #4
 80025a2:	2b06      	cmp	r3, #6
 80025a4:	d902      	bls.n	80025ac <NVIC_EncodePriority+0x30>
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	3b03      	subs	r3, #3
 80025aa:	e000      	b.n	80025ae <NVIC_EncodePriority+0x32>
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b0:	f04f 32ff 	mov.w	r2, #4294967295
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43da      	mvns	r2, r3
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	401a      	ands	r2, r3
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025c4:	f04f 31ff 	mov.w	r1, #4294967295
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	fa01 f303 	lsl.w	r3, r1, r3
 80025ce:	43d9      	mvns	r1, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d4:	4313      	orrs	r3, r2
         );
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3724      	adds	r7, #36	@ 0x24
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
	...

080025e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025f4:	d301      	bcc.n	80025fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025f6:	2301      	movs	r3, #1
 80025f8:	e00f      	b.n	800261a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002624 <SysTick_Config+0x40>)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3b01      	subs	r3, #1
 8002600:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002602:	210f      	movs	r1, #15
 8002604:	f04f 30ff 	mov.w	r0, #4294967295
 8002608:	f7ff ff8e 	bl	8002528 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800260c:	4b05      	ldr	r3, [pc, #20]	@ (8002624 <SysTick_Config+0x40>)
 800260e:	2200      	movs	r2, #0
 8002610:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002612:	4b04      	ldr	r3, [pc, #16]	@ (8002624 <SysTick_Config+0x40>)
 8002614:	2207      	movs	r2, #7
 8002616:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	e000e010 	.word	0xe000e010

08002628 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f7ff ff29 	bl	8002488 <__NVIC_SetPriorityGrouping>
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800263e:	b580      	push	{r7, lr}
 8002640:	b086      	sub	sp, #24
 8002642:	af00      	add	r7, sp, #0
 8002644:	4603      	mov	r3, r0
 8002646:	60b9      	str	r1, [r7, #8]
 8002648:	607a      	str	r2, [r7, #4]
 800264a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800264c:	2300      	movs	r3, #0
 800264e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002650:	f7ff ff3e 	bl	80024d0 <__NVIC_GetPriorityGrouping>
 8002654:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	68b9      	ldr	r1, [r7, #8]
 800265a:	6978      	ldr	r0, [r7, #20]
 800265c:	f7ff ff8e 	bl	800257c <NVIC_EncodePriority>
 8002660:	4602      	mov	r2, r0
 8002662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002666:	4611      	mov	r1, r2
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff ff5d 	bl	8002528 <__NVIC_SetPriority>
}
 800266e:	bf00      	nop
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b082      	sub	sp, #8
 800267a:	af00      	add	r7, sp, #0
 800267c:	4603      	mov	r3, r0
 800267e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff ff31 	bl	80024ec <__NVIC_EnableIRQ>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002692:	b580      	push	{r7, lr}
 8002694:	b082      	sub	sp, #8
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7ff ffa2 	bl	80025e4 <SysTick_Config>
 80026a0:	4603      	mov	r3, r0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
	...

080026ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026b8:	f7ff fb16 	bl	8001ce8 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d101      	bne.n	80026c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e099      	b.n	80027fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2202      	movs	r2, #2
 80026cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0201 	bic.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026e8:	e00f      	b.n	800270a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026ea:	f7ff fafd 	bl	8001ce8 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b05      	cmp	r3, #5
 80026f6:	d908      	bls.n	800270a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2220      	movs	r2, #32
 80026fc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2203      	movs	r2, #3
 8002702:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e078      	b.n	80027fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1e8      	bne.n	80026ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	4b38      	ldr	r3, [pc, #224]	@ (8002804 <HAL_DMA_Init+0x158>)
 8002724:	4013      	ands	r3, r2
 8002726:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002736:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002742:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800274e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	4313      	orrs	r3, r2
 800275a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002760:	2b04      	cmp	r3, #4
 8002762:	d107      	bne.n	8002774 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276c:	4313      	orrs	r3, r2
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	4313      	orrs	r3, r2
 8002772:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f023 0307 	bic.w	r3, r3, #7
 800278a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	4313      	orrs	r3, r2
 8002794:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	2b04      	cmp	r3, #4
 800279c:	d117      	bne.n	80027ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00e      	beq.n	80027ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 fa9d 	bl	8002cf0 <DMA_CheckFifoParam>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d008      	beq.n	80027ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2240      	movs	r2, #64	@ 0x40
 80027c0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2201      	movs	r2, #1
 80027c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80027ca:	2301      	movs	r3, #1
 80027cc:	e016      	b.n	80027fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 fa54 	bl	8002c84 <DMA_CalcBaseAndBitshift>
 80027dc:	4603      	mov	r3, r0
 80027de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e4:	223f      	movs	r2, #63	@ 0x3f
 80027e6:	409a      	lsls	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	f010803f 	.word	0xf010803f

08002808 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
 8002814:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002826:	2b01      	cmp	r3, #1
 8002828:	d101      	bne.n	800282e <HAL_DMA_Start_IT+0x26>
 800282a:	2302      	movs	r3, #2
 800282c:	e040      	b.n	80028b0 <HAL_DMA_Start_IT+0xa8>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b01      	cmp	r3, #1
 8002840:	d12f      	bne.n	80028a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2202      	movs	r2, #2
 8002846:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f000 f9e6 	bl	8002c28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002860:	223f      	movs	r2, #63	@ 0x3f
 8002862:	409a      	lsls	r2, r3
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0216 	orr.w	r2, r2, #22
 8002876:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0208 	orr.w	r2, r2, #8
 800288e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f042 0201 	orr.w	r2, r2, #1
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	e005      	b.n	80028ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028aa:	2302      	movs	r3, #2
 80028ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d004      	beq.n	80028d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2280      	movs	r2, #128	@ 0x80
 80028d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e00c      	b.n	80028f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2205      	movs	r2, #5
 80028da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 0201 	bic.w	r2, r2, #1
 80028ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002904:	2300      	movs	r3, #0
 8002906:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002908:	4b8e      	ldr	r3, [pc, #568]	@ (8002b44 <HAL_DMA_IRQHandler+0x248>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a8e      	ldr	r2, [pc, #568]	@ (8002b48 <HAL_DMA_IRQHandler+0x24c>)
 800290e:	fba2 2303 	umull	r2, r3, r2, r3
 8002912:	0a9b      	lsrs	r3, r3, #10
 8002914:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002926:	2208      	movs	r2, #8
 8002928:	409a      	lsls	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4013      	ands	r3, r2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d01a      	beq.n	8002968 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b00      	cmp	r3, #0
 800293e:	d013      	beq.n	8002968 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0204 	bic.w	r2, r2, #4
 800294e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002954:	2208      	movs	r2, #8
 8002956:	409a      	lsls	r2, r3
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002960:	f043 0201 	orr.w	r2, r3, #1
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800296c:	2201      	movs	r2, #1
 800296e:	409a      	lsls	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4013      	ands	r3, r2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d012      	beq.n	800299e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00b      	beq.n	800299e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298a:	2201      	movs	r2, #1
 800298c:	409a      	lsls	r2, r3
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002996:	f043 0202 	orr.w	r2, r3, #2
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a2:	2204      	movs	r2, #4
 80029a4:	409a      	lsls	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	4013      	ands	r3, r2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d012      	beq.n	80029d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00b      	beq.n	80029d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c0:	2204      	movs	r2, #4
 80029c2:	409a      	lsls	r2, r3
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029cc:	f043 0204 	orr.w	r2, r3, #4
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d8:	2210      	movs	r2, #16
 80029da:	409a      	lsls	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4013      	ands	r3, r2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d043      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d03c      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f6:	2210      	movs	r2, #16
 80029f8:	409a      	lsls	r2, r3
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d018      	beq.n	8002a3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d108      	bne.n	8002a2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d024      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	4798      	blx	r3
 8002a2a:	e01f      	b.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01b      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	4798      	blx	r3
 8002a3c:	e016      	b.n	8002a6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d107      	bne.n	8002a5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0208 	bic.w	r2, r2, #8
 8002a5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d003      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a70:	2220      	movs	r2, #32
 8002a72:	409a      	lsls	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4013      	ands	r3, r2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f000 808f 	beq.w	8002b9c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0310 	and.w	r3, r3, #16
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 8087 	beq.w	8002b9c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a92:	2220      	movs	r2, #32
 8002a94:	409a      	lsls	r2, r3
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b05      	cmp	r3, #5
 8002aa4:	d136      	bne.n	8002b14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 0216 	bic.w	r2, r2, #22
 8002ab4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	695a      	ldr	r2, [r3, #20]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ac4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d103      	bne.n	8002ad6 <HAL_DMA_IRQHandler+0x1da>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d007      	beq.n	8002ae6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0208 	bic.w	r2, r2, #8
 8002ae4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aea:	223f      	movs	r2, #63	@ 0x3f
 8002aec:	409a      	lsls	r2, r3
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d07e      	beq.n	8002c08 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	4798      	blx	r3
        }
        return;
 8002b12:	e079      	b.n	8002c08 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d01d      	beq.n	8002b5e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10d      	bne.n	8002b4c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d031      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	4798      	blx	r3
 8002b40:	e02c      	b.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
 8002b42:	bf00      	nop
 8002b44:	2000000c 	.word	0x2000000c
 8002b48:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d023      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	4798      	blx	r3
 8002b5c:	e01e      	b.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10f      	bne.n	8002b8c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f022 0210 	bic.w	r2, r2, #16
 8002b7a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d032      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba8:	f003 0301 	and.w	r3, r3, #1
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d022      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2205      	movs	r2, #5
 8002bb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 0201 	bic.w	r2, r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	60bb      	str	r3, [r7, #8]
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d307      	bcc.n	8002be4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1f2      	bne.n	8002bc8 <HAL_DMA_IRQHandler+0x2cc>
 8002be2:	e000      	b.n	8002be6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002be4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d005      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	4798      	blx	r3
 8002c06:	e000      	b.n	8002c0a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c08:	bf00      	nop
    }
  }
}
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
 8002c34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	2b40      	cmp	r3, #64	@ 0x40
 8002c54:	d108      	bne.n	8002c68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c66:	e007      	b.n	8002c78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	60da      	str	r2, [r3, #12]
}
 8002c78:	bf00      	nop
 8002c7a:	3714      	adds	r7, #20
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	3b10      	subs	r3, #16
 8002c94:	4a14      	ldr	r2, [pc, #80]	@ (8002ce8 <DMA_CalcBaseAndBitshift+0x64>)
 8002c96:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9a:	091b      	lsrs	r3, r3, #4
 8002c9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c9e:	4a13      	ldr	r2, [pc, #76]	@ (8002cec <DMA_CalcBaseAndBitshift+0x68>)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b03      	cmp	r3, #3
 8002cb0:	d909      	bls.n	8002cc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002cba:	f023 0303 	bic.w	r3, r3, #3
 8002cbe:	1d1a      	adds	r2, r3, #4
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	659a      	str	r2, [r3, #88]	@ 0x58
 8002cc4:	e007      	b.n	8002cd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002cce:	f023 0303 	bic.w	r3, r3, #3
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3714      	adds	r7, #20
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	aaaaaaab 	.word	0xaaaaaaab
 8002cec:	0800c8bc 	.word	0x0800c8bc

08002cf0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d11f      	bne.n	8002d4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	2b03      	cmp	r3, #3
 8002d0e:	d856      	bhi.n	8002dbe <DMA_CheckFifoParam+0xce>
 8002d10:	a201      	add	r2, pc, #4	@ (adr r2, 8002d18 <DMA_CheckFifoParam+0x28>)
 8002d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d16:	bf00      	nop
 8002d18:	08002d29 	.word	0x08002d29
 8002d1c:	08002d3b 	.word	0x08002d3b
 8002d20:	08002d29 	.word	0x08002d29
 8002d24:	08002dbf 	.word	0x08002dbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d046      	beq.n	8002dc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d38:	e043      	b.n	8002dc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d3e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d42:	d140      	bne.n	8002dc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d48:	e03d      	b.n	8002dc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d52:	d121      	bne.n	8002d98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	2b03      	cmp	r3, #3
 8002d58:	d837      	bhi.n	8002dca <DMA_CheckFifoParam+0xda>
 8002d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d60 <DMA_CheckFifoParam+0x70>)
 8002d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d60:	08002d71 	.word	0x08002d71
 8002d64:	08002d77 	.word	0x08002d77
 8002d68:	08002d71 	.word	0x08002d71
 8002d6c:	08002d89 	.word	0x08002d89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	73fb      	strb	r3, [r7, #15]
      break;
 8002d74:	e030      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d025      	beq.n	8002dce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d86:	e022      	b.n	8002dce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d90:	d11f      	bne.n	8002dd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d96:	e01c      	b.n	8002dd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d903      	bls.n	8002da6 <DMA_CheckFifoParam+0xb6>
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	2b03      	cmp	r3, #3
 8002da2:	d003      	beq.n	8002dac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002da4:	e018      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	73fb      	strb	r3, [r7, #15]
      break;
 8002daa:	e015      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00e      	beq.n	8002dd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	73fb      	strb	r3, [r7, #15]
      break;
 8002dbc:	e00b      	b.n	8002dd6 <DMA_CheckFifoParam+0xe6>
      break;
 8002dbe:	bf00      	nop
 8002dc0:	e00a      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dc2:	bf00      	nop
 8002dc4:	e008      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dc6:	bf00      	nop
 8002dc8:	e006      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dca:	bf00      	nop
 8002dcc:	e004      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dce:	bf00      	nop
 8002dd0:	e002      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002dd2:	bf00      	nop
 8002dd4:	e000      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dd6:	bf00      	nop
    }
  } 
  
  return status; 
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop

08002de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b089      	sub	sp, #36	@ 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002df6:	2300      	movs	r3, #0
 8002df8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61fb      	str	r3, [r7, #28]
 8002e02:	e159      	b.n	80030b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e04:	2201      	movs	r2, #1
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	4013      	ands	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	f040 8148 	bne.w	80030b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f003 0303 	and.w	r3, r3, #3
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d005      	beq.n	8002e3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d130      	bne.n	8002e9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	2203      	movs	r2, #3
 8002e46:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4a:	43db      	mvns	r3, r3
 8002e4c:	69ba      	ldr	r2, [r7, #24]
 8002e4e:	4013      	ands	r3, r2
 8002e50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	68da      	ldr	r2, [r3, #12]
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e70:	2201      	movs	r2, #1
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	f003 0201 	and.w	r2, r3, #1
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 0303 	and.w	r3, r3, #3
 8002ea4:	2b03      	cmp	r3, #3
 8002ea6:	d017      	beq.n	8002ed8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	2203      	movs	r2, #3
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	689a      	ldr	r2, [r3, #8]
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d123      	bne.n	8002f2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	08da      	lsrs	r2, r3, #3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3208      	adds	r2, #8
 8002eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	f003 0307 	and.w	r3, r3, #7
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	220f      	movs	r2, #15
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	43db      	mvns	r3, r3
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4013      	ands	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	691a      	ldr	r2, [r3, #16]
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	08da      	lsrs	r2, r3, #3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3208      	adds	r2, #8
 8002f26:	69b9      	ldr	r1, [r7, #24]
 8002f28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	2203      	movs	r2, #3
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4013      	ands	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 0203 	and.w	r2, r3, #3
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f000 80a2 	beq.w	80030b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	4b57      	ldr	r3, [pc, #348]	@ (80030d0 <HAL_GPIO_Init+0x2e8>)
 8002f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f76:	4a56      	ldr	r2, [pc, #344]	@ (80030d0 <HAL_GPIO_Init+0x2e8>)
 8002f78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f7e:	4b54      	ldr	r3, [pc, #336]	@ (80030d0 <HAL_GPIO_Init+0x2e8>)
 8002f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f86:	60fb      	str	r3, [r7, #12]
 8002f88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f8a:	4a52      	ldr	r2, [pc, #328]	@ (80030d4 <HAL_GPIO_Init+0x2ec>)
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	089b      	lsrs	r3, r3, #2
 8002f90:	3302      	adds	r3, #2
 8002f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	f003 0303 	and.w	r3, r3, #3
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	220f      	movs	r2, #15
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4013      	ands	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a49      	ldr	r2, [pc, #292]	@ (80030d8 <HAL_GPIO_Init+0x2f0>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d019      	beq.n	8002fea <HAL_GPIO_Init+0x202>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a48      	ldr	r2, [pc, #288]	@ (80030dc <HAL_GPIO_Init+0x2f4>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d013      	beq.n	8002fe6 <HAL_GPIO_Init+0x1fe>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a47      	ldr	r2, [pc, #284]	@ (80030e0 <HAL_GPIO_Init+0x2f8>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d00d      	beq.n	8002fe2 <HAL_GPIO_Init+0x1fa>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a46      	ldr	r2, [pc, #280]	@ (80030e4 <HAL_GPIO_Init+0x2fc>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d007      	beq.n	8002fde <HAL_GPIO_Init+0x1f6>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a45      	ldr	r2, [pc, #276]	@ (80030e8 <HAL_GPIO_Init+0x300>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d101      	bne.n	8002fda <HAL_GPIO_Init+0x1f2>
 8002fd6:	2304      	movs	r3, #4
 8002fd8:	e008      	b.n	8002fec <HAL_GPIO_Init+0x204>
 8002fda:	2307      	movs	r3, #7
 8002fdc:	e006      	b.n	8002fec <HAL_GPIO_Init+0x204>
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e004      	b.n	8002fec <HAL_GPIO_Init+0x204>
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	e002      	b.n	8002fec <HAL_GPIO_Init+0x204>
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e000      	b.n	8002fec <HAL_GPIO_Init+0x204>
 8002fea:	2300      	movs	r3, #0
 8002fec:	69fa      	ldr	r2, [r7, #28]
 8002fee:	f002 0203 	and.w	r2, r2, #3
 8002ff2:	0092      	lsls	r2, r2, #2
 8002ff4:	4093      	lsls	r3, r2
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ffc:	4935      	ldr	r1, [pc, #212]	@ (80030d4 <HAL_GPIO_Init+0x2ec>)
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	089b      	lsrs	r3, r3, #2
 8003002:	3302      	adds	r3, #2
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800300a:	4b38      	ldr	r3, [pc, #224]	@ (80030ec <HAL_GPIO_Init+0x304>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	43db      	mvns	r3, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4013      	ands	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d003      	beq.n	800302e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	4313      	orrs	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800302e:	4a2f      	ldr	r2, [pc, #188]	@ (80030ec <HAL_GPIO_Init+0x304>)
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003034:	4b2d      	ldr	r3, [pc, #180]	@ (80030ec <HAL_GPIO_Init+0x304>)
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	43db      	mvns	r3, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4013      	ands	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d003      	beq.n	8003058 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003058:	4a24      	ldr	r2, [pc, #144]	@ (80030ec <HAL_GPIO_Init+0x304>)
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800305e:	4b23      	ldr	r3, [pc, #140]	@ (80030ec <HAL_GPIO_Init+0x304>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	43db      	mvns	r3, r3
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	4013      	ands	r3, r2
 800306c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	4313      	orrs	r3, r2
 8003080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003082:	4a1a      	ldr	r2, [pc, #104]	@ (80030ec <HAL_GPIO_Init+0x304>)
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003088:	4b18      	ldr	r3, [pc, #96]	@ (80030ec <HAL_GPIO_Init+0x304>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	43db      	mvns	r3, r3
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4013      	ands	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030ac:	4a0f      	ldr	r2, [pc, #60]	@ (80030ec <HAL_GPIO_Init+0x304>)
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	3301      	adds	r3, #1
 80030b6:	61fb      	str	r3, [r7, #28]
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	2b0f      	cmp	r3, #15
 80030bc:	f67f aea2 	bls.w	8002e04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030c0:	bf00      	nop
 80030c2:	bf00      	nop
 80030c4:	3724      	adds	r7, #36	@ 0x24
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40023800 	.word	0x40023800
 80030d4:	40013800 	.word	0x40013800
 80030d8:	40020000 	.word	0x40020000
 80030dc:	40020400 	.word	0x40020400
 80030e0:	40020800 	.word	0x40020800
 80030e4:	40020c00 	.word	0x40020c00
 80030e8:	40021000 	.word	0x40021000
 80030ec:	40013c00 	.word	0x40013c00

080030f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	807b      	strh	r3, [r7, #2]
 80030fc:	4613      	mov	r3, r2
 80030fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003100:	787b      	ldrb	r3, [r7, #1]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003106:	887a      	ldrh	r2, [r7, #2]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800310c:	e003      	b.n	8003116 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800310e:	887b      	ldrh	r3, [r7, #2]
 8003110:	041a      	lsls	r2, r3, #16
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	619a      	str	r2, [r3, #24]
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr

08003122 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003122:	b480      	push	{r7}
 8003124:	b085      	sub	sp, #20
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
 800312a:	460b      	mov	r3, r1
 800312c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003134:	887a      	ldrh	r2, [r7, #2]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	4013      	ands	r3, r2
 800313a:	041a      	lsls	r2, r3, #16
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	43d9      	mvns	r1, r3
 8003140:	887b      	ldrh	r3, [r7, #2]
 8003142:	400b      	ands	r3, r1
 8003144:	431a      	orrs	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	619a      	str	r2, [r3, #24]
}
 800314a:	bf00      	nop
 800314c:	3714      	adds	r7, #20
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
	...

08003158 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e12b      	b.n	80033c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d106      	bne.n	8003184 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7fe fb80 	bl	8001884 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2224      	movs	r2, #36	@ 0x24
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 0201 	bic.w	r2, r2, #1
 800319a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031bc:	f002 ff5c 	bl	8006078 <HAL_RCC_GetPCLK1Freq>
 80031c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	4a81      	ldr	r2, [pc, #516]	@ (80033cc <HAL_I2C_Init+0x274>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d807      	bhi.n	80031dc <HAL_I2C_Init+0x84>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	4a80      	ldr	r2, [pc, #512]	@ (80033d0 <HAL_I2C_Init+0x278>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	bf94      	ite	ls
 80031d4:	2301      	movls	r3, #1
 80031d6:	2300      	movhi	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	e006      	b.n	80031ea <HAL_I2C_Init+0x92>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	4a7d      	ldr	r2, [pc, #500]	@ (80033d4 <HAL_I2C_Init+0x27c>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	bf94      	ite	ls
 80031e4:	2301      	movls	r3, #1
 80031e6:	2300      	movhi	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e0e7      	b.n	80033c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	4a78      	ldr	r2, [pc, #480]	@ (80033d8 <HAL_I2C_Init+0x280>)
 80031f6:	fba2 2303 	umull	r2, r3, r2, r3
 80031fa:	0c9b      	lsrs	r3, r3, #18
 80031fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	430a      	orrs	r2, r1
 8003210:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	4a6a      	ldr	r2, [pc, #424]	@ (80033cc <HAL_I2C_Init+0x274>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d802      	bhi.n	800322c <HAL_I2C_Init+0xd4>
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	3301      	adds	r3, #1
 800322a:	e009      	b.n	8003240 <HAL_I2C_Init+0xe8>
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003232:	fb02 f303 	mul.w	r3, r2, r3
 8003236:	4a69      	ldr	r2, [pc, #420]	@ (80033dc <HAL_I2C_Init+0x284>)
 8003238:	fba2 2303 	umull	r2, r3, r2, r3
 800323c:	099b      	lsrs	r3, r3, #6
 800323e:	3301      	adds	r3, #1
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	430b      	orrs	r3, r1
 8003246:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003252:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	495c      	ldr	r1, [pc, #368]	@ (80033cc <HAL_I2C_Init+0x274>)
 800325c:	428b      	cmp	r3, r1
 800325e:	d819      	bhi.n	8003294 <HAL_I2C_Init+0x13c>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	1e59      	subs	r1, r3, #1
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	fbb1 f3f3 	udiv	r3, r1, r3
 800326e:	1c59      	adds	r1, r3, #1
 8003270:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003274:	400b      	ands	r3, r1
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00a      	beq.n	8003290 <HAL_I2C_Init+0x138>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	1e59      	subs	r1, r3, #1
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	fbb1 f3f3 	udiv	r3, r1, r3
 8003288:	3301      	adds	r3, #1
 800328a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800328e:	e051      	b.n	8003334 <HAL_I2C_Init+0x1dc>
 8003290:	2304      	movs	r3, #4
 8003292:	e04f      	b.n	8003334 <HAL_I2C_Init+0x1dc>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d111      	bne.n	80032c0 <HAL_I2C_Init+0x168>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	1e58      	subs	r0, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6859      	ldr	r1, [r3, #4]
 80032a4:	460b      	mov	r3, r1
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	440b      	add	r3, r1
 80032aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ae:	3301      	adds	r3, #1
 80032b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	bf0c      	ite	eq
 80032b8:	2301      	moveq	r3, #1
 80032ba:	2300      	movne	r3, #0
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	e012      	b.n	80032e6 <HAL_I2C_Init+0x18e>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	1e58      	subs	r0, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6859      	ldr	r1, [r3, #4]
 80032c8:	460b      	mov	r3, r1
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	440b      	add	r3, r1
 80032ce:	0099      	lsls	r1, r3, #2
 80032d0:	440b      	add	r3, r1
 80032d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032d6:	3301      	adds	r3, #1
 80032d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032dc:	2b00      	cmp	r3, #0
 80032de:	bf0c      	ite	eq
 80032e0:	2301      	moveq	r3, #1
 80032e2:	2300      	movne	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <HAL_I2C_Init+0x196>
 80032ea:	2301      	movs	r3, #1
 80032ec:	e022      	b.n	8003334 <HAL_I2C_Init+0x1dc>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d10e      	bne.n	8003314 <HAL_I2C_Init+0x1bc>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	1e58      	subs	r0, r3, #1
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6859      	ldr	r1, [r3, #4]
 80032fe:	460b      	mov	r3, r1
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	440b      	add	r3, r1
 8003304:	fbb0 f3f3 	udiv	r3, r0, r3
 8003308:	3301      	adds	r3, #1
 800330a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800330e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003312:	e00f      	b.n	8003334 <HAL_I2C_Init+0x1dc>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	1e58      	subs	r0, r3, #1
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6859      	ldr	r1, [r3, #4]
 800331c:	460b      	mov	r3, r1
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	440b      	add	r3, r1
 8003322:	0099      	lsls	r1, r3, #2
 8003324:	440b      	add	r3, r1
 8003326:	fbb0 f3f3 	udiv	r3, r0, r3
 800332a:	3301      	adds	r3, #1
 800332c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003330:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	6809      	ldr	r1, [r1, #0]
 8003338:	4313      	orrs	r3, r2
 800333a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	69da      	ldr	r2, [r3, #28]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	431a      	orrs	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003362:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	6911      	ldr	r1, [r2, #16]
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	68d2      	ldr	r2, [r2, #12]
 800336e:	4311      	orrs	r1, r2
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6812      	ldr	r2, [r2, #0]
 8003374:	430b      	orrs	r3, r1
 8003376:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	695a      	ldr	r2, [r3, #20]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f042 0201 	orr.w	r2, r2, #1
 80033a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2220      	movs	r2, #32
 80033ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	000186a0 	.word	0x000186a0
 80033d0:	001e847f 	.word	0x001e847f
 80033d4:	003d08ff 	.word	0x003d08ff
 80033d8:	431bde83 	.word	0x431bde83
 80033dc:	10624dd3 	.word	0x10624dd3

080033e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b088      	sub	sp, #32
 80033e4:	af02      	add	r7, sp, #8
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	607a      	str	r2, [r7, #4]
 80033ea:	461a      	mov	r2, r3
 80033ec:	460b      	mov	r3, r1
 80033ee:	817b      	strh	r3, [r7, #10]
 80033f0:	4613      	mov	r3, r2
 80033f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033f4:	f7fe fc78 	bl	8001ce8 <HAL_GetTick>
 80033f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b20      	cmp	r3, #32
 8003404:	f040 80e0 	bne.w	80035c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	2319      	movs	r3, #25
 800340e:	2201      	movs	r2, #1
 8003410:	4970      	ldr	r1, [pc, #448]	@ (80035d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f000 fdd4 	bl	8003fc0 <I2C_WaitOnFlagUntilTimeout>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800341e:	2302      	movs	r3, #2
 8003420:	e0d3      	b.n	80035ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003428:	2b01      	cmp	r3, #1
 800342a:	d101      	bne.n	8003430 <HAL_I2C_Master_Transmit+0x50>
 800342c:	2302      	movs	r3, #2
 800342e:	e0cc      	b.n	80035ca <HAL_I2C_Master_Transmit+0x1ea>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b01      	cmp	r3, #1
 8003444:	d007      	beq.n	8003456 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f042 0201 	orr.w	r2, r2, #1
 8003454:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003464:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2221      	movs	r2, #33	@ 0x21
 800346a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2210      	movs	r2, #16
 8003472:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	893a      	ldrh	r2, [r7, #8]
 8003486:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	4a50      	ldr	r2, [pc, #320]	@ (80035d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003496:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003498:	8979      	ldrh	r1, [r7, #10]
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	6a3a      	ldr	r2, [r7, #32]
 800349e:	68f8      	ldr	r0, [r7, #12]
 80034a0:	f000 fb5a 	bl	8003b58 <I2C_MasterRequestWrite>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e08d      	b.n	80035ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ae:	2300      	movs	r3, #0
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	613b      	str	r3, [r7, #16]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	699b      	ldr	r3, [r3, #24]
 80034c0:	613b      	str	r3, [r7, #16]
 80034c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80034c4:	e066      	b.n	8003594 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034c6:	697a      	ldr	r2, [r7, #20]
 80034c8:	6a39      	ldr	r1, [r7, #32]
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f000 fe92 	bl	80041f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00d      	beq.n	80034f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034da:	2b04      	cmp	r3, #4
 80034dc:	d107      	bne.n	80034ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e06b      	b.n	80035ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f6:	781a      	ldrb	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003502:	1c5a      	adds	r2, r3, #1
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800350c:	b29b      	uxth	r3, r3
 800350e:	3b01      	subs	r3, #1
 8003510:	b29a      	uxth	r2, r3
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800351a:	3b01      	subs	r3, #1
 800351c:	b29a      	uxth	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	f003 0304 	and.w	r3, r3, #4
 800352c:	2b04      	cmp	r3, #4
 800352e:	d11b      	bne.n	8003568 <HAL_I2C_Master_Transmit+0x188>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003534:	2b00      	cmp	r3, #0
 8003536:	d017      	beq.n	8003568 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353c:	781a      	ldrb	r2, [r3, #0]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003548:	1c5a      	adds	r2, r3, #1
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003552:	b29b      	uxth	r3, r3
 8003554:	3b01      	subs	r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003560:	3b01      	subs	r3, #1
 8003562:	b29a      	uxth	r2, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003568:	697a      	ldr	r2, [r7, #20]
 800356a:	6a39      	ldr	r1, [r7, #32]
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 fe89 	bl	8004284 <I2C_WaitOnBTFFlagUntilTimeout>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00d      	beq.n	8003594 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357c:	2b04      	cmp	r3, #4
 800357e:	d107      	bne.n	8003590 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800358e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e01a      	b.n	80035ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003598:	2b00      	cmp	r3, #0
 800359a:	d194      	bne.n	80034c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2220      	movs	r2, #32
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80035c4:	2300      	movs	r3, #0
 80035c6:	e000      	b.n	80035ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80035c8:	2302      	movs	r3, #2
  }
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3718      	adds	r7, #24
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	00100002 	.word	0x00100002
 80035d8:	ffff0000 	.word	0xffff0000

080035dc <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b08a      	sub	sp, #40	@ 0x28
 80035e0:	af02      	add	r7, sp, #8
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	4608      	mov	r0, r1
 80035e6:	4611      	mov	r1, r2
 80035e8:	461a      	mov	r2, r3
 80035ea:	4603      	mov	r3, r0
 80035ec:	817b      	strh	r3, [r7, #10]
 80035ee:	460b      	mov	r3, r1
 80035f0:	813b      	strh	r3, [r7, #8]
 80035f2:	4613      	mov	r3, r2
 80035f4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80035f6:	2300      	movs	r3, #0
 80035f8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035fa:	f7fe fb75 	bl	8001ce8 <HAL_GetTick>
 80035fe:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b20      	cmp	r3, #32
 800360a:	f040 8136 	bne.w	800387a <HAL_I2C_Mem_Write_DMA+0x29e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800360e:	4b9d      	ldr	r3, [pc, #628]	@ (8003884 <HAL_I2C_Mem_Write_DMA+0x2a8>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	08db      	lsrs	r3, r3, #3
 8003614:	4a9c      	ldr	r2, [pc, #624]	@ (8003888 <HAL_I2C_Mem_Write_DMA+0x2ac>)
 8003616:	fba2 2303 	umull	r2, r3, r2, r3
 800361a:	0a1a      	lsrs	r2, r3, #8
 800361c:	4613      	mov	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	4413      	add	r3, r2
 8003622:	009a      	lsls	r2, r3, #2
 8003624:	4413      	add	r3, r2
 8003626:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	3b01      	subs	r3, #1
 800362c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d112      	bne.n	800365a <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2220      	movs	r2, #32
 800363e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364e:	f043 0220 	orr.w	r2, r3, #32
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003656:	2302      	movs	r3, #2
 8003658:	e110      	b.n	800387c <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	f003 0302 	and.w	r3, r3, #2
 8003664:	2b02      	cmp	r3, #2
 8003666:	d0df      	beq.n	8003628 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800366e:	2b01      	cmp	r3, #1
 8003670:	d101      	bne.n	8003676 <HAL_I2C_Mem_Write_DMA+0x9a>
 8003672:	2302      	movs	r3, #2
 8003674:	e102      	b.n	800387c <HAL_I2C_Mem_Write_DMA+0x2a0>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b01      	cmp	r3, #1
 800368a:	d007      	beq.n	800369c <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f042 0201 	orr.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2221      	movs	r2, #33	@ 0x21
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2240      	movs	r2, #64	@ 0x40
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80036cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4a6c      	ldr	r2, [pc, #432]	@ (800388c <HAL_I2C_Mem_Write_DMA+0x2b0>)
 80036dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80036de:	897a      	ldrh	r2, [r7, #10]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80036e4:	893a      	ldrh	r2, [r7, #8]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80036ea:	88fa      	ldrh	r2, [r7, #6]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f000 80a9 	beq.w	8003852 <HAL_I2C_Mem_Write_DMA+0x276>
    {
      if (hi2c->hdmatx != NULL)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003704:	2b00      	cmp	r3, #0
 8003706:	d02a      	beq.n	800375e <HAL_I2C_Mem_Write_DMA+0x182>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800370c:	4a60      	ldr	r2, [pc, #384]	@ (8003890 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 800370e:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003714:	4a5f      	ldr	r2, [pc, #380]	@ (8003894 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 8003716:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800371c:	2200      	movs	r2, #0
 800371e:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003724:	2200      	movs	r2, #0
 8003726:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800372c:	2200      	movs	r2, #0
 800372e:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003734:	2200      	movs	r2, #0
 8003736:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	4619      	mov	r1, r3
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	3310      	adds	r3, #16
 8003748:	461a      	mov	r2, r3
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800374e:	f7ff f85b 	bl	8002808 <HAL_DMA_Start_IT>
 8003752:	4603      	mov	r3, r0
 8003754:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003756:	7efb      	ldrb	r3, [r7, #27]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d166      	bne.n	800382a <HAL_I2C_Mem_Write_DMA+0x24e>
 800375c:	e013      	b.n	8003786 <HAL_I2C_Mem_Write_DMA+0x1aa>
        hi2c->State     = HAL_I2C_STATE_READY;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2220      	movs	r2, #32
 8003762:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003772:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e07a      	b.n	800387c <HAL_I2C_Mem_Write_DMA+0x2a0>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003786:	88f8      	ldrh	r0, [r7, #6]
 8003788:	893a      	ldrh	r2, [r7, #8]
 800378a:	8979      	ldrh	r1, [r7, #10]
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	9301      	str	r3, [sp, #4]
 8003790:	2323      	movs	r3, #35	@ 0x23
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	4603      	mov	r3, r0
 8003796:	68f8      	ldr	r0, [r7, #12]
 8003798:	f000 fa60 	bl	8003c5c <I2C_RequestMemoryWrite>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d022      	beq.n	80037e8 <HAL_I2C_Mem_Write_DMA+0x20c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7ff f886 	bl	80028b8 <HAL_DMA_Abort_IT>
 80037ac:	4603      	mov	r3, r0
 80037ae:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037b4:	2200      	movs	r2, #0
 80037b6:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037c6:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0201 	bic.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e049      	b.n	800387c <HAL_I2C_Mem_Write_DMA+0x2a0>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037e8:	2300      	movs	r3, #0
 80037ea:	613b      	str	r3, [r7, #16]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	613b      	str	r3, [r7, #16]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	613b      	str	r3, [r7, #16]
 80037fc:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003814:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	685a      	ldr	r2, [r3, #4]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003824:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8003826:	2300      	movs	r3, #0
 8003828:	e028      	b.n	800387c <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2220      	movs	r2, #32
 800382e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	f043 0210 	orr.w	r2, r3, #16
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e014      	b.n	800387c <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2220      	movs	r2, #32
 8003856:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003866:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e000      	b.n	800387c <HAL_I2C_Mem_Write_DMA+0x2a0>
    }
  }
  else
  {
    return HAL_BUSY;
 800387a:	2302      	movs	r3, #2
  }
}
 800387c:	4618      	mov	r0, r3
 800387e:	3720      	adds	r7, #32
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	2000000c 	.word	0x2000000c
 8003888:	14f8b589 	.word	0x14f8b589
 800388c:	ffff0000 	.word	0xffff0000
 8003890:	08003d89 	.word	0x08003d89
 8003894:	08003f47 	.word	0x08003f47

08003898 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b08a      	sub	sp, #40	@ 0x28
 800389c:	af02      	add	r7, sp, #8
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	607a      	str	r2, [r7, #4]
 80038a2:	603b      	str	r3, [r7, #0]
 80038a4:	460b      	mov	r3, r1
 80038a6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80038a8:	f7fe fa1e 	bl	8001ce8 <HAL_GetTick>
 80038ac:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b20      	cmp	r3, #32
 80038bc:	f040 8111 	bne.w	8003ae2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	2319      	movs	r3, #25
 80038c6:	2201      	movs	r2, #1
 80038c8:	4988      	ldr	r1, [pc, #544]	@ (8003aec <HAL_I2C_IsDeviceReady+0x254>)
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f000 fb78 	bl	8003fc0 <I2C_WaitOnFlagUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80038d6:	2302      	movs	r3, #2
 80038d8:	e104      	b.n	8003ae4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d101      	bne.n	80038e8 <HAL_I2C_IsDeviceReady+0x50>
 80038e4:	2302      	movs	r3, #2
 80038e6:	e0fd      	b.n	8003ae4 <HAL_I2C_IsDeviceReady+0x24c>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d007      	beq.n	800390e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f042 0201 	orr.w	r2, r2, #1
 800390c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800391c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2224      	movs	r2, #36	@ 0x24
 8003922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4a70      	ldr	r2, [pc, #448]	@ (8003af0 <HAL_I2C_IsDeviceReady+0x258>)
 8003930:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003940:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	2200      	movs	r2, #0
 800394a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f000 fb36 	bl	8003fc0 <I2C_WaitOnFlagUntilTimeout>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00d      	beq.n	8003976 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003964:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003968:	d103      	bne.n	8003972 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003970:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e0b6      	b.n	8003ae4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003976:	897b      	ldrh	r3, [r7, #10]
 8003978:	b2db      	uxtb	r3, r3
 800397a:	461a      	mov	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003984:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003986:	f7fe f9af 	bl	8001ce8 <HAL_GetTick>
 800398a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b02      	cmp	r3, #2
 8003998:	bf0c      	ite	eq
 800399a:	2301      	moveq	r3, #1
 800399c:	2300      	movne	r3, #0
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b0:	bf0c      	ite	eq
 80039b2:	2301      	moveq	r3, #1
 80039b4:	2300      	movne	r3, #0
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80039ba:	e025      	b.n	8003a08 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80039bc:	f7fe f994 	bl	8001ce8 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	683a      	ldr	r2, [r7, #0]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d302      	bcc.n	80039d2 <HAL_I2C_IsDeviceReady+0x13a>
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d103      	bne.n	80039da <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	22a0      	movs	r2, #160	@ 0xa0
 80039d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	695b      	ldr	r3, [r3, #20]
 80039e0:	f003 0302 	and.w	r3, r3, #2
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	bf0c      	ite	eq
 80039e8:	2301      	moveq	r3, #1
 80039ea:	2300      	movne	r3, #0
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039fe:	bf0c      	ite	eq
 8003a00:	2301      	moveq	r3, #1
 8003a02:	2300      	movne	r3, #0
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	2ba0      	cmp	r3, #160	@ 0xa0
 8003a12:	d005      	beq.n	8003a20 <HAL_I2C_IsDeviceReady+0x188>
 8003a14:	7dfb      	ldrb	r3, [r7, #23]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d102      	bne.n	8003a20 <HAL_I2C_IsDeviceReady+0x188>
 8003a1a:	7dbb      	ldrb	r3, [r7, #22]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0cd      	beq.n	80039bc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2220      	movs	r2, #32
 8003a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d129      	bne.n	8003a8a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a44:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a46:	2300      	movs	r3, #0
 8003a48:	613b      	str	r3, [r7, #16]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	613b      	str	r3, [r7, #16]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	613b      	str	r3, [r7, #16]
 8003a5a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	2319      	movs	r3, #25
 8003a62:	2201      	movs	r2, #1
 8003a64:	4921      	ldr	r1, [pc, #132]	@ (8003aec <HAL_I2C_IsDeviceReady+0x254>)
 8003a66:	68f8      	ldr	r0, [r7, #12]
 8003a68:	f000 faaa 	bl	8003fc0 <I2C_WaitOnFlagUntilTimeout>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e036      	b.n	8003ae4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2220      	movs	r2, #32
 8003a7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003a86:	2300      	movs	r3, #0
 8003a88:	e02c      	b.n	8003ae4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a98:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003aa2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	2319      	movs	r3, #25
 8003aaa:	2201      	movs	r2, #1
 8003aac:	490f      	ldr	r1, [pc, #60]	@ (8003aec <HAL_I2C_IsDeviceReady+0x254>)
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f000 fa86 	bl	8003fc0 <I2C_WaitOnFlagUntilTimeout>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e012      	b.n	8003ae4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	f4ff af32 	bcc.w	8003932 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e000      	b.n	8003ae4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003ae2:	2302      	movs	r3, #2
  }
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3720      	adds	r7, #32
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	00100002 	.word	0x00100002
 8003af0:	ffff0000 	.word	0xffff0000

08003af4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003b4c:	bf00      	nop
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b088      	sub	sp, #32
 8003b5c:	af02      	add	r7, sp, #8
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	607a      	str	r2, [r7, #4]
 8003b62:	603b      	str	r3, [r7, #0]
 8003b64:	460b      	mov	r3, r1
 8003b66:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d006      	beq.n	8003b82 <I2C_MasterRequestWrite+0x2a>
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d003      	beq.n	8003b82 <I2C_MasterRequestWrite+0x2a>
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b80:	d108      	bne.n	8003b94 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b90:	601a      	str	r2, [r3, #0]
 8003b92:	e00b      	b.n	8003bac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b98:	2b12      	cmp	r3, #18
 8003b9a:	d107      	bne.n	8003bac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003baa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f000 fa01 	bl	8003fc0 <I2C_WaitOnFlagUntilTimeout>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00d      	beq.n	8003be0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bd2:	d103      	bne.n	8003bdc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bda:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e035      	b.n	8003c4c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	691b      	ldr	r3, [r3, #16]
 8003be4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003be8:	d108      	bne.n	8003bfc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bea:	897b      	ldrh	r3, [r7, #10]
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	461a      	mov	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003bf8:	611a      	str	r2, [r3, #16]
 8003bfa:	e01b      	b.n	8003c34 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003bfc:	897b      	ldrh	r3, [r7, #10]
 8003bfe:	11db      	asrs	r3, r3, #7
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	f003 0306 	and.w	r3, r3, #6
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	f063 030f 	orn	r3, r3, #15
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	490e      	ldr	r1, [pc, #56]	@ (8003c54 <I2C_MasterRequestWrite+0xfc>)
 8003c1a:	68f8      	ldr	r0, [r7, #12]
 8003c1c:	f000 fa4a 	bl	80040b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e010      	b.n	8003c4c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c2a:	897b      	ldrh	r3, [r7, #10]
 8003c2c:	b2da      	uxtb	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	4907      	ldr	r1, [pc, #28]	@ (8003c58 <I2C_MasterRequestWrite+0x100>)
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f000 fa3a 	bl	80040b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e000      	b.n	8003c4c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3718      	adds	r7, #24
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	00010008 	.word	0x00010008
 8003c58:	00010002 	.word	0x00010002

08003c5c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b088      	sub	sp, #32
 8003c60:	af02      	add	r7, sp, #8
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	4608      	mov	r0, r1
 8003c66:	4611      	mov	r1, r2
 8003c68:	461a      	mov	r2, r3
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	817b      	strh	r3, [r7, #10]
 8003c6e:	460b      	mov	r3, r1
 8003c70:	813b      	strh	r3, [r7, #8]
 8003c72:	4613      	mov	r3, r2
 8003c74:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c84:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	6a3b      	ldr	r3, [r7, #32]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f000 f994 	bl	8003fc0 <I2C_WaitOnFlagUntilTimeout>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00d      	beq.n	8003cba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cac:	d103      	bne.n	8003cb6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cb4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e05f      	b.n	8003d7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cba:	897b      	ldrh	r3, [r7, #10]
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003cc8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	6a3a      	ldr	r2, [r7, #32]
 8003cce:	492d      	ldr	r1, [pc, #180]	@ (8003d84 <I2C_RequestMemoryWrite+0x128>)
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 f9ef 	bl	80040b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e04c      	b.n	8003d7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	617b      	str	r3, [r7, #20]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	617b      	str	r3, [r7, #20]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	617b      	str	r3, [r7, #20]
 8003cf4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cf8:	6a39      	ldr	r1, [r7, #32]
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 fa7a 	bl	80041f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00d      	beq.n	8003d22 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0a:	2b04      	cmp	r3, #4
 8003d0c:	d107      	bne.n	8003d1e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d1c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e02b      	b.n	8003d7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d22:	88fb      	ldrh	r3, [r7, #6]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d105      	bne.n	8003d34 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d28:	893b      	ldrh	r3, [r7, #8]
 8003d2a:	b2da      	uxtb	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	611a      	str	r2, [r3, #16]
 8003d32:	e021      	b.n	8003d78 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d34:	893b      	ldrh	r3, [r7, #8]
 8003d36:	0a1b      	lsrs	r3, r3, #8
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	b2da      	uxtb	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d44:	6a39      	ldr	r1, [r7, #32]
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 fa54 	bl	80041f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00d      	beq.n	8003d6e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d56:	2b04      	cmp	r3, #4
 8003d58:	d107      	bne.n	8003d6a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d68:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e005      	b.n	8003d7a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d6e:	893b      	ldrh	r3, [r7, #8]
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3718      	adds	r7, #24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	00010002 	.word	0x00010002

08003d88 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d94:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d9c:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003da4:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	685a      	ldr	r2, [r3, #4]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003dba:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d003      	beq.n	8003dcc <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc8:	2200      	movs	r2, #0
 8003dca:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd8:	2200      	movs	r2, #0
 8003dda:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8003ddc:	7cfb      	ldrb	r3, [r7, #19]
 8003dde:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003de2:	2b21      	cmp	r3, #33	@ 0x21
 8003de4:	d007      	beq.n	8003df6 <I2C_DMAXferCplt+0x6e>
 8003de6:	7cfb      	ldrb	r3, [r7, #19]
 8003de8:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8003dec:	2b22      	cmp	r3, #34	@ 0x22
 8003dee:	d131      	bne.n	8003e54 <I2C_DMAXferCplt+0xcc>
 8003df0:	7cbb      	ldrb	r3, [r7, #18]
 8003df2:	2b20      	cmp	r3, #32
 8003df4:	d12e      	bne.n	8003e54 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e04:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003e0c:	7cfb      	ldrb	r3, [r7, #19]
 8003e0e:	2b29      	cmp	r3, #41	@ 0x29
 8003e10:	d10a      	bne.n	8003e28 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	2221      	movs	r2, #33	@ 0x21
 8003e16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	2228      	movs	r2, #40	@ 0x28
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003e20:	6978      	ldr	r0, [r7, #20]
 8003e22:	f7ff fe71 	bl	8003b08 <HAL_I2C_SlaveTxCpltCallback>
 8003e26:	e00c      	b.n	8003e42 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003e28:	7cfb      	ldrb	r3, [r7, #19]
 8003e2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e2c:	d109      	bne.n	8003e42 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	2222      	movs	r2, #34	@ 0x22
 8003e32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	2228      	movs	r2, #40	@ 0x28
 8003e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e3c:	6978      	ldr	r0, [r7, #20]
 8003e3e:	f7ff fe6d 	bl	8003b1c <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003e50:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003e52:	e074      	b.n	8003f3e <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d06e      	beq.n	8003f3e <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d107      	bne.n	8003e7a <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e78:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003e88:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e90:	d009      	beq.n	8003ea6 <I2C_DMAXferCplt+0x11e>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2b08      	cmp	r3, #8
 8003e96:	d006      	beq.n	8003ea6 <I2C_DMAXferCplt+0x11e>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003e9e:	d002      	beq.n	8003ea6 <I2C_DMAXferCplt+0x11e>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2b20      	cmp	r3, #32
 8003ea4:	d107      	bne.n	8003eb6 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eb4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ec4:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	685a      	ldr	r2, [r3, #4]
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ed4:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d003      	beq.n	8003eec <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8003ee4:	6978      	ldr	r0, [r7, #20]
 8003ee6:	f7ff fe2d 	bl	8003b44 <HAL_I2C_ErrorCallback>
}
 8003eea:	e028      	b.n	8003f3e <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	2b40      	cmp	r3, #64	@ 0x40
 8003efe:	d10a      	bne.n	8003f16 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003f0e:	6978      	ldr	r0, [r7, #20]
 8003f10:	f7ff fe0e 	bl	8003b30 <HAL_I2C_MemRxCpltCallback>
}
 8003f14:	e013      	b.n	8003f3e <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2b08      	cmp	r3, #8
 8003f22:	d002      	beq.n	8003f2a <I2C_DMAXferCplt+0x1a2>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2b20      	cmp	r3, #32
 8003f28:	d103      	bne.n	8003f32 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f30:	e002      	b.n	8003f38 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2212      	movs	r2, #18
 8003f36:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003f38:	6978      	ldr	r0, [r7, #20]
 8003f3a:	f7ff fddb 	bl	8003af4 <HAL_I2C_MasterRxCpltCallback>
}
 8003f3e:	bf00      	nop
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b084      	sub	sp, #16
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f52:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d003      	beq.n	8003f64 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f60:	2200      	movs	r2, #0
 8003f62:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d003      	beq.n	8003f74 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f70:	2200      	movs	r2, #0
 8003f72:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f7fe fe4b 	bl	8002c10 <HAL_DMA_GetError>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d01b      	beq.n	8003fb8 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f8e:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2220      	movs	r2, #32
 8003f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003faa:	f043 0210 	orr.w	r2, r3, #16
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f7ff fdc6 	bl	8003b44 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003fb8:	bf00      	nop
 8003fba:	3710      	adds	r7, #16
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	603b      	str	r3, [r7, #0]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fd0:	e048      	b.n	8004064 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd8:	d044      	beq.n	8004064 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fda:	f7fd fe85 	bl	8001ce8 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d302      	bcc.n	8003ff0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d139      	bne.n	8004064 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	0c1b      	lsrs	r3, r3, #16
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d10d      	bne.n	8004016 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	43da      	mvns	r2, r3
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	4013      	ands	r3, r2
 8004006:	b29b      	uxth	r3, r3
 8004008:	2b00      	cmp	r3, #0
 800400a:	bf0c      	ite	eq
 800400c:	2301      	moveq	r3, #1
 800400e:	2300      	movne	r3, #0
 8004010:	b2db      	uxtb	r3, r3
 8004012:	461a      	mov	r2, r3
 8004014:	e00c      	b.n	8004030 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	43da      	mvns	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	4013      	ands	r3, r2
 8004022:	b29b      	uxth	r3, r3
 8004024:	2b00      	cmp	r3, #0
 8004026:	bf0c      	ite	eq
 8004028:	2301      	moveq	r3, #1
 800402a:	2300      	movne	r3, #0
 800402c:	b2db      	uxtb	r3, r3
 800402e:	461a      	mov	r2, r3
 8004030:	79fb      	ldrb	r3, [r7, #7]
 8004032:	429a      	cmp	r2, r3
 8004034:	d116      	bne.n	8004064 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004050:	f043 0220 	orr.w	r2, r3, #32
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e023      	b.n	80040ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	0c1b      	lsrs	r3, r3, #16
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b01      	cmp	r3, #1
 800406c:	d10d      	bne.n	800408a <I2C_WaitOnFlagUntilTimeout+0xca>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	43da      	mvns	r2, r3
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	4013      	ands	r3, r2
 800407a:	b29b      	uxth	r3, r3
 800407c:	2b00      	cmp	r3, #0
 800407e:	bf0c      	ite	eq
 8004080:	2301      	moveq	r3, #1
 8004082:	2300      	movne	r3, #0
 8004084:	b2db      	uxtb	r3, r3
 8004086:	461a      	mov	r2, r3
 8004088:	e00c      	b.n	80040a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	43da      	mvns	r2, r3
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	4013      	ands	r3, r2
 8004096:	b29b      	uxth	r3, r3
 8004098:	2b00      	cmp	r3, #0
 800409a:	bf0c      	ite	eq
 800409c:	2301      	moveq	r3, #1
 800409e:	2300      	movne	r3, #0
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	461a      	mov	r2, r3
 80040a4:	79fb      	ldrb	r3, [r7, #7]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d093      	beq.n	8003fd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
 80040c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040c2:	e071      	b.n	80041a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040d2:	d123      	bne.n	800411c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004108:	f043 0204 	orr.w	r2, r3, #4
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e067      	b.n	80041ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004122:	d041      	beq.n	80041a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004124:	f7fd fde0 	bl	8001ce8 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	429a      	cmp	r2, r3
 8004132:	d302      	bcc.n	800413a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d136      	bne.n	80041a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	0c1b      	lsrs	r3, r3, #16
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b01      	cmp	r3, #1
 8004142:	d10c      	bne.n	800415e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	43da      	mvns	r2, r3
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	4013      	ands	r3, r2
 8004150:	b29b      	uxth	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	bf14      	ite	ne
 8004156:	2301      	movne	r3, #1
 8004158:	2300      	moveq	r3, #0
 800415a:	b2db      	uxtb	r3, r3
 800415c:	e00b      	b.n	8004176 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	43da      	mvns	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	4013      	ands	r3, r2
 800416a:	b29b      	uxth	r3, r3
 800416c:	2b00      	cmp	r3, #0
 800416e:	bf14      	ite	ne
 8004170:	2301      	movne	r3, #1
 8004172:	2300      	moveq	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d016      	beq.n	80041a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2220      	movs	r2, #32
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004194:	f043 0220 	orr.w	r2, r3, #32
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e021      	b.n	80041ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	0c1b      	lsrs	r3, r3, #16
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d10c      	bne.n	80041cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	43da      	mvns	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4013      	ands	r3, r2
 80041be:	b29b      	uxth	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bf14      	ite	ne
 80041c4:	2301      	movne	r3, #1
 80041c6:	2300      	moveq	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	e00b      	b.n	80041e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	43da      	mvns	r2, r3
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	4013      	ands	r3, r2
 80041d8:	b29b      	uxth	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	bf14      	ite	ne
 80041de:	2301      	movne	r3, #1
 80041e0:	2300      	moveq	r3, #0
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f47f af6d 	bne.w	80040c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004200:	e034      	b.n	800426c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f000 f886 	bl	8004314 <I2C_IsAcknowledgeFailed>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e034      	b.n	800427c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004218:	d028      	beq.n	800426c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800421a:	f7fd fd65 	bl	8001ce8 <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	429a      	cmp	r2, r3
 8004228:	d302      	bcc.n	8004230 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d11d      	bne.n	800426c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800423a:	2b80      	cmp	r3, #128	@ 0x80
 800423c:	d016      	beq.n	800426c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004258:	f043 0220 	orr.w	r2, r3, #32
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e007      	b.n	800427c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004276:	2b80      	cmp	r3, #128	@ 0x80
 8004278:	d1c3      	bne.n	8004202 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004290:	e034      	b.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 f83e 	bl	8004314 <I2C_IsAcknowledgeFailed>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d001      	beq.n	80042a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e034      	b.n	800430c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a8:	d028      	beq.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042aa:	f7fd fd1d 	bl	8001ce8 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	68ba      	ldr	r2, [r7, #8]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d302      	bcc.n	80042c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d11d      	bne.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	f003 0304 	and.w	r3, r3, #4
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	d016      	beq.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2220      	movs	r2, #32
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e8:	f043 0220 	orr.w	r2, r3, #32
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e007      	b.n	800430c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	f003 0304 	and.w	r3, r3, #4
 8004306:	2b04      	cmp	r3, #4
 8004308:	d1c3      	bne.n	8004292 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004326:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800432a:	d11b      	bne.n	8004364 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004334:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2220      	movs	r2, #32
 8004340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004350:	f043 0204 	orr.w	r2, r3, #4
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e000      	b.n	8004366 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b086      	sub	sp, #24
 8004376:	af02      	add	r7, sp, #8
 8004378:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d101      	bne.n	8004384 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e101      	b.n	8004588 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f006 fbe2 	bl	800ab68 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2203      	movs	r2, #3
 80043a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043b2:	d102      	bne.n	80043ba <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4618      	mov	r0, r3
 80043c0:	f002 ff37 	bl	8007232 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6818      	ldr	r0, [r3, #0]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	7c1a      	ldrb	r2, [r3, #16]
 80043cc:	f88d 2000 	strb.w	r2, [sp]
 80043d0:	3304      	adds	r3, #4
 80043d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043d4:	f002 fe16 	bl	8007004 <USB_CoreInit>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d005      	beq.n	80043ea <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2202      	movs	r2, #2
 80043e2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e0ce      	b.n	8004588 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2100      	movs	r1, #0
 80043f0:	4618      	mov	r0, r3
 80043f2:	f002 ff2f 	bl	8007254 <USB_SetCurrentMode>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d005      	beq.n	8004408 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0bf      	b.n	8004588 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004408:	2300      	movs	r3, #0
 800440a:	73fb      	strb	r3, [r7, #15]
 800440c:	e04a      	b.n	80044a4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800440e:	7bfa      	ldrb	r2, [r7, #15]
 8004410:	6879      	ldr	r1, [r7, #4]
 8004412:	4613      	mov	r3, r2
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	4413      	add	r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	440b      	add	r3, r1
 800441c:	3315      	adds	r3, #21
 800441e:	2201      	movs	r2, #1
 8004420:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004422:	7bfa      	ldrb	r2, [r7, #15]
 8004424:	6879      	ldr	r1, [r7, #4]
 8004426:	4613      	mov	r3, r2
 8004428:	00db      	lsls	r3, r3, #3
 800442a:	4413      	add	r3, r2
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	440b      	add	r3, r1
 8004430:	3314      	adds	r3, #20
 8004432:	7bfa      	ldrb	r2, [r7, #15]
 8004434:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004436:	7bfa      	ldrb	r2, [r7, #15]
 8004438:	7bfb      	ldrb	r3, [r7, #15]
 800443a:	b298      	uxth	r0, r3
 800443c:	6879      	ldr	r1, [r7, #4]
 800443e:	4613      	mov	r3, r2
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	4413      	add	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	440b      	add	r3, r1
 8004448:	332e      	adds	r3, #46	@ 0x2e
 800444a:	4602      	mov	r2, r0
 800444c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800444e:	7bfa      	ldrb	r2, [r7, #15]
 8004450:	6879      	ldr	r1, [r7, #4]
 8004452:	4613      	mov	r3, r2
 8004454:	00db      	lsls	r3, r3, #3
 8004456:	4413      	add	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	440b      	add	r3, r1
 800445c:	3318      	adds	r3, #24
 800445e:	2200      	movs	r2, #0
 8004460:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004462:	7bfa      	ldrb	r2, [r7, #15]
 8004464:	6879      	ldr	r1, [r7, #4]
 8004466:	4613      	mov	r3, r2
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	4413      	add	r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	440b      	add	r3, r1
 8004470:	331c      	adds	r3, #28
 8004472:	2200      	movs	r2, #0
 8004474:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004476:	7bfa      	ldrb	r2, [r7, #15]
 8004478:	6879      	ldr	r1, [r7, #4]
 800447a:	4613      	mov	r3, r2
 800447c:	00db      	lsls	r3, r3, #3
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	3320      	adds	r3, #32
 8004486:	2200      	movs	r2, #0
 8004488:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800448a:	7bfa      	ldrb	r2, [r7, #15]
 800448c:	6879      	ldr	r1, [r7, #4]
 800448e:	4613      	mov	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	3324      	adds	r3, #36	@ 0x24
 800449a:	2200      	movs	r2, #0
 800449c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800449e:	7bfb      	ldrb	r3, [r7, #15]
 80044a0:	3301      	adds	r3, #1
 80044a2:	73fb      	strb	r3, [r7, #15]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	791b      	ldrb	r3, [r3, #4]
 80044a8:	7bfa      	ldrb	r2, [r7, #15]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d3af      	bcc.n	800440e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044ae:	2300      	movs	r3, #0
 80044b0:	73fb      	strb	r3, [r7, #15]
 80044b2:	e044      	b.n	800453e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80044b4:	7bfa      	ldrb	r2, [r7, #15]
 80044b6:	6879      	ldr	r1, [r7, #4]
 80044b8:	4613      	mov	r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	4413      	add	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	440b      	add	r3, r1
 80044c2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80044c6:	2200      	movs	r2, #0
 80044c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80044ca:	7bfa      	ldrb	r2, [r7, #15]
 80044cc:	6879      	ldr	r1, [r7, #4]
 80044ce:	4613      	mov	r3, r2
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	4413      	add	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	440b      	add	r3, r1
 80044d8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80044dc:	7bfa      	ldrb	r2, [r7, #15]
 80044de:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80044e0:	7bfa      	ldrb	r2, [r7, #15]
 80044e2:	6879      	ldr	r1, [r7, #4]
 80044e4:	4613      	mov	r3, r2
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	4413      	add	r3, r2
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	440b      	add	r3, r1
 80044ee:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80044f2:	2200      	movs	r2, #0
 80044f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80044f6:	7bfa      	ldrb	r2, [r7, #15]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	00db      	lsls	r3, r3, #3
 80044fe:	4413      	add	r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800450c:	7bfa      	ldrb	r2, [r7, #15]
 800450e:	6879      	ldr	r1, [r7, #4]
 8004510:	4613      	mov	r3, r2
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	4413      	add	r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	440b      	add	r3, r1
 800451a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800451e:	2200      	movs	r2, #0
 8004520:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004522:	7bfa      	ldrb	r2, [r7, #15]
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	4613      	mov	r3, r2
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	4413      	add	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004534:	2200      	movs	r2, #0
 8004536:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004538:	7bfb      	ldrb	r3, [r7, #15]
 800453a:	3301      	adds	r3, #1
 800453c:	73fb      	strb	r3, [r7, #15]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	791b      	ldrb	r3, [r3, #4]
 8004542:	7bfa      	ldrb	r2, [r7, #15]
 8004544:	429a      	cmp	r2, r3
 8004546:	d3b5      	bcc.n	80044b4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6818      	ldr	r0, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	7c1a      	ldrb	r2, [r3, #16]
 8004550:	f88d 2000 	strb.w	r2, [sp]
 8004554:	3304      	adds	r3, #4
 8004556:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004558:	f002 fec8 	bl	80072ec <USB_DevInit>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d005      	beq.n	800456e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2202      	movs	r2, #2
 8004566:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e00c      	b.n	8004588 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f003 ff12 	bl	80083aa <USB_DevDisconnect>

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3710      	adds	r7, #16
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d101      	bne.n	80045ac <HAL_PCD_Start+0x1c>
 80045a8:	2302      	movs	r3, #2
 80045aa:	e022      	b.n	80045f2 <HAL_PCD_Start+0x62>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d009      	beq.n	80045d4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d105      	bne.n	80045d4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045cc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f002 fe19 	bl	8007210 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f003 fec0 	bl	8008368 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80045fa:	b590      	push	{r4, r7, lr}
 80045fc:	b08d      	sub	sp, #52	@ 0x34
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4618      	mov	r0, r3
 8004612:	f003 ff7e 	bl	8008512 <USB_GetMode>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	f040 848c 	bne.w	8004f36 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4618      	mov	r0, r3
 8004624:	f003 fee2 	bl	80083ec <USB_ReadInterrupts>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	f000 8482 	beq.w	8004f34 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	0a1b      	lsrs	r3, r3, #8
 800463a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4618      	mov	r0, r3
 800464a:	f003 fecf 	bl	80083ec <USB_ReadInterrupts>
 800464e:	4603      	mov	r3, r0
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b02      	cmp	r3, #2
 8004656:	d107      	bne.n	8004668 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	695a      	ldr	r2, [r3, #20]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f002 0202 	and.w	r2, r2, #2
 8004666:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4618      	mov	r0, r3
 800466e:	f003 febd 	bl	80083ec <USB_ReadInterrupts>
 8004672:	4603      	mov	r3, r0
 8004674:	f003 0310 	and.w	r3, r3, #16
 8004678:	2b10      	cmp	r3, #16
 800467a:	d161      	bne.n	8004740 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	699a      	ldr	r2, [r3, #24]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 0210 	bic.w	r2, r2, #16
 800468a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800468c:	6a3b      	ldr	r3, [r7, #32]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	f003 020f 	and.w	r2, r3, #15
 8004698:	4613      	mov	r3, r2
 800469a:	00db      	lsls	r3, r3, #3
 800469c:	4413      	add	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	4413      	add	r3, r2
 80046a8:	3304      	adds	r3, #4
 80046aa:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80046b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046b6:	d124      	bne.n	8004702 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80046b8:	69ba      	ldr	r2, [r7, #24]
 80046ba:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80046be:	4013      	ands	r3, r2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d035      	beq.n	8004730 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	091b      	lsrs	r3, r3, #4
 80046cc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80046ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	461a      	mov	r2, r3
 80046d6:	6a38      	ldr	r0, [r7, #32]
 80046d8:	f003 fcf4 	bl	80080c4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	68da      	ldr	r2, [r3, #12]
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	091b      	lsrs	r3, r3, #4
 80046e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046e8:	441a      	add	r2, r3
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	695a      	ldr	r2, [r3, #20]
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	091b      	lsrs	r3, r3, #4
 80046f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046fa:	441a      	add	r2, r3
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	615a      	str	r2, [r3, #20]
 8004700:	e016      	b.n	8004730 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004708:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800470c:	d110      	bne.n	8004730 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004714:	2208      	movs	r2, #8
 8004716:	4619      	mov	r1, r3
 8004718:	6a38      	ldr	r0, [r7, #32]
 800471a:	f003 fcd3 	bl	80080c4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	695a      	ldr	r2, [r3, #20]
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	091b      	lsrs	r3, r3, #4
 8004726:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800472a:	441a      	add	r2, r3
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	699a      	ldr	r2, [r3, #24]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f042 0210 	orr.w	r2, r2, #16
 800473e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4618      	mov	r0, r3
 8004746:	f003 fe51 	bl	80083ec <USB_ReadInterrupts>
 800474a:	4603      	mov	r3, r0
 800474c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004750:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004754:	f040 80a7 	bne.w	80048a6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004758:	2300      	movs	r3, #0
 800475a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4618      	mov	r0, r3
 8004762:	f003 fe56 	bl	8008412 <USB_ReadDevAllOutEpInterrupt>
 8004766:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004768:	e099      	b.n	800489e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800476a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800476c:	f003 0301 	and.w	r3, r3, #1
 8004770:	2b00      	cmp	r3, #0
 8004772:	f000 808e 	beq.w	8004892 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800477c:	b2d2      	uxtb	r2, r2
 800477e:	4611      	mov	r1, r2
 8004780:	4618      	mov	r0, r3
 8004782:	f003 fe7a 	bl	800847a <USB_ReadDevOutEPInterrupt>
 8004786:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00c      	beq.n	80047ac <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004794:	015a      	lsls	r2, r3, #5
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	4413      	add	r3, r2
 800479a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800479e:	461a      	mov	r2, r3
 80047a0:	2301      	movs	r3, #1
 80047a2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80047a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 fea4 	bl	80054f4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f003 0308 	and.w	r3, r3, #8
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00c      	beq.n	80047d0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80047b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b8:	015a      	lsls	r2, r3, #5
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	4413      	add	r3, r2
 80047be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047c2:	461a      	mov	r2, r3
 80047c4:	2308      	movs	r3, #8
 80047c6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80047c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 ff7a 	bl	80056c4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	f003 0310 	and.w	r3, r3, #16
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d008      	beq.n	80047ec <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80047da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047dc:	015a      	lsls	r2, r3, #5
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	4413      	add	r3, r2
 80047e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047e6:	461a      	mov	r2, r3
 80047e8:	2310      	movs	r3, #16
 80047ea:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d030      	beq.n	8004858 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80047f6:	6a3b      	ldr	r3, [r7, #32]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047fe:	2b80      	cmp	r3, #128	@ 0x80
 8004800:	d109      	bne.n	8004816 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	69fa      	ldr	r2, [r7, #28]
 800480c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004810:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004814:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004818:	4613      	mov	r3, r2
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	4413      	add	r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	4413      	add	r3, r2
 8004828:	3304      	adds	r3, #4
 800482a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	78db      	ldrb	r3, [r3, #3]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d108      	bne.n	8004846 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	2200      	movs	r2, #0
 8004838:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800483a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483c:	b2db      	uxtb	r3, r3
 800483e:	4619      	mov	r1, r3
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f006 fa8d 	bl	800ad60 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004848:	015a      	lsls	r2, r3, #5
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	4413      	add	r3, r2
 800484e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004852:	461a      	mov	r2, r3
 8004854:	2302      	movs	r3, #2
 8004856:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	f003 0320 	and.w	r3, r3, #32
 800485e:	2b00      	cmp	r3, #0
 8004860:	d008      	beq.n	8004874 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004864:	015a      	lsls	r2, r3, #5
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	4413      	add	r3, r2
 800486a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800486e:	461a      	mov	r2, r3
 8004870:	2320      	movs	r3, #32
 8004872:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d009      	beq.n	8004892 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800487e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004880:	015a      	lsls	r2, r3, #5
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	4413      	add	r3, r2
 8004886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800488a:	461a      	mov	r2, r3
 800488c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004890:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004894:	3301      	adds	r3, #1
 8004896:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800489a:	085b      	lsrs	r3, r3, #1
 800489c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800489e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f47f af62 	bne.w	800476a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f003 fd9e 	bl	80083ec <USB_ReadInterrupts>
 80048b0:	4603      	mov	r3, r0
 80048b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048ba:	f040 80db 	bne.w	8004a74 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4618      	mov	r0, r3
 80048c4:	f003 fdbf 	bl	8008446 <USB_ReadDevAllInEpInterrupt>
 80048c8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80048ca:	2300      	movs	r3, #0
 80048cc:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80048ce:	e0cd      	b.n	8004a6c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80048d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f000 80c2 	beq.w	8004a60 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048e2:	b2d2      	uxtb	r2, r2
 80048e4:	4611      	mov	r1, r2
 80048e6:	4618      	mov	r0, r3
 80048e8:	f003 fde5 	bl	80084b6 <USB_ReadDevInEPInterrupt>
 80048ec:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d057      	beq.n	80049a8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80048f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fa:	f003 030f 	and.w	r3, r3, #15
 80048fe:	2201      	movs	r2, #1
 8004900:	fa02 f303 	lsl.w	r3, r2, r3
 8004904:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800490c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	43db      	mvns	r3, r3
 8004912:	69f9      	ldr	r1, [r7, #28]
 8004914:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004918:	4013      	ands	r3, r2
 800491a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800491c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491e:	015a      	lsls	r2, r3, #5
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	4413      	add	r3, r2
 8004924:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004928:	461a      	mov	r2, r3
 800492a:	2301      	movs	r3, #1
 800492c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	799b      	ldrb	r3, [r3, #6]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d132      	bne.n	800499c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004936:	6879      	ldr	r1, [r7, #4]
 8004938:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800493a:	4613      	mov	r3, r2
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	4413      	add	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	440b      	add	r3, r1
 8004944:	3320      	adds	r3, #32
 8004946:	6819      	ldr	r1, [r3, #0]
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800494c:	4613      	mov	r3, r2
 800494e:	00db      	lsls	r3, r3, #3
 8004950:	4413      	add	r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	4403      	add	r3, r0
 8004956:	331c      	adds	r3, #28
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4419      	add	r1, r3
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004960:	4613      	mov	r3, r2
 8004962:	00db      	lsls	r3, r3, #3
 8004964:	4413      	add	r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	4403      	add	r3, r0
 800496a:	3320      	adds	r3, #32
 800496c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	2b00      	cmp	r3, #0
 8004972:	d113      	bne.n	800499c <HAL_PCD_IRQHandler+0x3a2>
 8004974:	6879      	ldr	r1, [r7, #4]
 8004976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004978:	4613      	mov	r3, r2
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	4413      	add	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	3324      	adds	r3, #36	@ 0x24
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d108      	bne.n	800499c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6818      	ldr	r0, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004994:	461a      	mov	r2, r3
 8004996:	2101      	movs	r1, #1
 8004998:	f003 fdec 	bl	8008574 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800499c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	4619      	mov	r1, r3
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f006 f961 	bl	800ac6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	f003 0308 	and.w	r3, r3, #8
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d008      	beq.n	80049c4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80049b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b4:	015a      	lsls	r2, r3, #5
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	4413      	add	r3, r2
 80049ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049be:	461a      	mov	r2, r3
 80049c0:	2308      	movs	r3, #8
 80049c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	f003 0310 	and.w	r3, r3, #16
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d008      	beq.n	80049e0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80049ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d0:	015a      	lsls	r2, r3, #5
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	4413      	add	r3, r2
 80049d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049da:	461a      	mov	r2, r3
 80049dc:	2310      	movs	r3, #16
 80049de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d008      	beq.n	80049fc <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80049ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ec:	015a      	lsls	r2, r3, #5
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	4413      	add	r3, r2
 80049f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049f6:	461a      	mov	r2, r3
 80049f8:	2340      	movs	r3, #64	@ 0x40
 80049fa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d023      	beq.n	8004a4e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004a06:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a08:	6a38      	ldr	r0, [r7, #32]
 8004a0a:	f002 fdd3 	bl	80075b4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004a0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a10:	4613      	mov	r3, r2
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	4413      	add	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	3310      	adds	r3, #16
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	3304      	adds	r3, #4
 8004a20:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	78db      	ldrb	r3, [r3, #3]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d108      	bne.n	8004a3c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	4619      	mov	r1, r3
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f006 f9a4 	bl	800ad84 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3e:	015a      	lsls	r2, r3, #5
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	4413      	add	r3, r2
 8004a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a48:	461a      	mov	r2, r3
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d003      	beq.n	8004a60 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004a58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 fcbd 	bl	80053da <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a62:	3301      	adds	r3, #1
 8004a64:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a68:	085b      	lsrs	r3, r3, #1
 8004a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f47f af2e 	bne.w	80048d0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f003 fcb7 	bl	80083ec <USB_ReadInterrupts>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a88:	d122      	bne.n	8004ad0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	69fa      	ldr	r2, [r7, #28]
 8004a94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a98:	f023 0301 	bic.w	r3, r3, #1
 8004a9c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d108      	bne.n	8004aba <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 fea4 	bl	8005800 <HAL_PCDEx_LPM_Callback>
 8004ab8:	e002      	b.n	8004ac0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f006 f942 	bl	800ad44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	695a      	ldr	r2, [r3, #20]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004ace:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f003 fc89 	bl	80083ec <USB_ReadInterrupts>
 8004ada:	4603      	mov	r3, r0
 8004adc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ae0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ae4:	d112      	bne.n	8004b0c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d102      	bne.n	8004afc <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f006 f8fe 	bl	800acf8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695a      	ldr	r2, [r3, #20]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004b0a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f003 fc6b 	bl	80083ec <USB_ReadInterrupts>
 8004b16:	4603      	mov	r3, r0
 8004b18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b20:	f040 80b7 	bne.w	8004c92 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	69fa      	ldr	r2, [r7, #28]
 8004b2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b32:	f023 0301 	bic.w	r3, r3, #1
 8004b36:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2110      	movs	r1, #16
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f002 fd38 	bl	80075b4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b44:	2300      	movs	r3, #0
 8004b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b48:	e046      	b.n	8004bd8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b4c:	015a      	lsls	r2, r3, #5
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	4413      	add	r3, r2
 8004b52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b56:	461a      	mov	r2, r3
 8004b58:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004b5c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b60:	015a      	lsls	r2, r3, #5
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	4413      	add	r3, r2
 8004b66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b6e:	0151      	lsls	r1, r2, #5
 8004b70:	69fa      	ldr	r2, [r7, #28]
 8004b72:	440a      	add	r2, r1
 8004b74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b78:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004b7c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b80:	015a      	lsls	r2, r3, #5
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	4413      	add	r3, r2
 8004b86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004b90:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004b92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b94:	015a      	lsls	r2, r3, #5
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	4413      	add	r3, r2
 8004b9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ba2:	0151      	lsls	r1, r2, #5
 8004ba4:	69fa      	ldr	r2, [r7, #28]
 8004ba6:	440a      	add	r2, r1
 8004ba8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004bac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004bb0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bb4:	015a      	lsls	r2, r3, #5
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	4413      	add	r3, r2
 8004bba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bc2:	0151      	lsls	r1, r2, #5
 8004bc4:	69fa      	ldr	r2, [r7, #28]
 8004bc6:	440a      	add	r2, r1
 8004bc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004bcc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004bd0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	791b      	ldrb	r3, [r3, #4]
 8004bdc:	461a      	mov	r2, r3
 8004bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d3b2      	bcc.n	8004b4a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bea:	69db      	ldr	r3, [r3, #28]
 8004bec:	69fa      	ldr	r2, [r7, #28]
 8004bee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bf2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004bf6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	7bdb      	ldrb	r3, [r3, #15]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d016      	beq.n	8004c2e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c0a:	69fa      	ldr	r2, [r7, #28]
 8004c0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c10:	f043 030b 	orr.w	r3, r3, #11
 8004c14:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c20:	69fa      	ldr	r2, [r7, #28]
 8004c22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c26:	f043 030b 	orr.w	r3, r3, #11
 8004c2a:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c2c:	e015      	b.n	8004c5a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	69fa      	ldr	r2, [r7, #28]
 8004c38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c3c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004c40:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004c44:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	69fa      	ldr	r2, [r7, #28]
 8004c50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c54:	f043 030b 	orr.w	r3, r3, #11
 8004c58:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	69fa      	ldr	r2, [r7, #28]
 8004c64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c68:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004c6c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6818      	ldr	r0, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	f003 fc79 	bl	8008574 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	695a      	ldr	r2, [r3, #20]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004c90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f003 fba8 	bl	80083ec <USB_ReadInterrupts>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ca2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ca6:	d123      	bne.n	8004cf0 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4618      	mov	r0, r3
 8004cae:	f003 fc3e 	bl	800852e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f002 fcf5 	bl	80076a6 <USB_GetDevSpeed>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681c      	ldr	r4, [r3, #0]
 8004cc8:	f001 f9ca 	bl	8006060 <HAL_RCC_GetHCLKFreq>
 8004ccc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	4620      	mov	r0, r4
 8004cd6:	f002 f9f9 	bl	80070cc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f005 ffed 	bl	800acba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	695a      	ldr	r2, [r3, #20]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004cee:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f003 fb79 	bl	80083ec <USB_ReadInterrupts>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	f003 0308 	and.w	r3, r3, #8
 8004d00:	2b08      	cmp	r3, #8
 8004d02:	d10a      	bne.n	8004d1a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f005 ffca 	bl	800ac9e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	695a      	ldr	r2, [r3, #20]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f002 0208 	and.w	r2, r2, #8
 8004d18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f003 fb64 	bl	80083ec <USB_ReadInterrupts>
 8004d24:	4603      	mov	r3, r0
 8004d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d2a:	2b80      	cmp	r3, #128	@ 0x80
 8004d2c:	d123      	bne.n	8004d76 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004d2e:	6a3b      	ldr	r3, [r7, #32]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d36:	6a3b      	ldr	r3, [r7, #32]
 8004d38:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d3e:	e014      	b.n	8004d6a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004d40:	6879      	ldr	r1, [r7, #4]
 8004d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d44:	4613      	mov	r3, r2
 8004d46:	00db      	lsls	r3, r3, #3
 8004d48:	4413      	add	r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	440b      	add	r3, r1
 8004d4e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d105      	bne.n	8004d64 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	4619      	mov	r1, r3
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 fb0a 	bl	8005378 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d66:	3301      	adds	r3, #1
 8004d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	791b      	ldrb	r3, [r3, #4]
 8004d6e:	461a      	mov	r2, r3
 8004d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d3e4      	bcc.n	8004d40 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f003 fb36 	bl	80083ec <USB_ReadInterrupts>
 8004d80:	4603      	mov	r3, r0
 8004d82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d8a:	d13c      	bne.n	8004e06 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d90:	e02b      	b.n	8004dea <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	015a      	lsls	r2, r3, #5
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	4413      	add	r3, r2
 8004d9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004da2:	6879      	ldr	r1, [r7, #4]
 8004da4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004da6:	4613      	mov	r3, r2
 8004da8:	00db      	lsls	r3, r3, #3
 8004daa:	4413      	add	r3, r2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	440b      	add	r3, r1
 8004db0:	3318      	adds	r3, #24
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d115      	bne.n	8004de4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004db8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	da12      	bge.n	8004de4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004dbe:	6879      	ldr	r1, [r7, #4]
 8004dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	00db      	lsls	r3, r3, #3
 8004dc6:	4413      	add	r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	440b      	add	r3, r1
 8004dcc:	3317      	adds	r3, #23
 8004dce:	2201      	movs	r2, #1
 8004dd0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	4619      	mov	r1, r3
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 faca 	bl	8005378 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de6:	3301      	adds	r3, #1
 8004de8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	791b      	ldrb	r3, [r3, #4]
 8004dee:	461a      	mov	r2, r3
 8004df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d3cd      	bcc.n	8004d92 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695a      	ldr	r2, [r3, #20]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004e04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f003 faee 	bl	80083ec <USB_ReadInterrupts>
 8004e10:	4603      	mov	r3, r0
 8004e12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e1a:	d156      	bne.n	8004eca <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e20:	e045      	b.n	8004eae <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e24:	015a      	lsls	r2, r3, #5
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	4413      	add	r3, r2
 8004e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e32:	6879      	ldr	r1, [r7, #4]
 8004e34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e36:	4613      	mov	r3, r2
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	4413      	add	r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	440b      	add	r3, r1
 8004e40:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004e44:	781b      	ldrb	r3, [r3, #0]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d12e      	bne.n	8004ea8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004e4a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	da2b      	bge.n	8004ea8 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	0c1a      	lsrs	r2, r3, #16
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004e5a:	4053      	eors	r3, r2
 8004e5c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d121      	bne.n	8004ea8 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004e64:	6879      	ldr	r1, [r7, #4]
 8004e66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e68:	4613      	mov	r3, r2
 8004e6a:	00db      	lsls	r3, r3, #3
 8004e6c:	4413      	add	r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	440b      	add	r3, r1
 8004e72:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004e76:	2201      	movs	r2, #1
 8004e78:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004e7a:	6a3b      	ldr	r3, [r7, #32]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004e82:	6a3b      	ldr	r3, [r7, #32]
 8004e84:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004e86:	6a3b      	ldr	r3, [r7, #32]
 8004e88:	695b      	ldr	r3, [r3, #20]
 8004e8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d10a      	bne.n	8004ea8 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	69fa      	ldr	r2, [r7, #28]
 8004e9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ea0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ea4:	6053      	str	r3, [r2, #4]
            break;
 8004ea6:	e008      	b.n	8004eba <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eaa:	3301      	adds	r3, #1
 8004eac:	627b      	str	r3, [r7, #36]	@ 0x24
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	791b      	ldrb	r3, [r3, #4]
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d3b3      	bcc.n	8004e22 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	695a      	ldr	r2, [r3, #20]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004ec8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f003 fa8c 	bl	80083ec <USB_ReadInterrupts>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ede:	d10a      	bne.n	8004ef6 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f005 ff61 	bl	800ada8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	695a      	ldr	r2, [r3, #20]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004ef4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4618      	mov	r0, r3
 8004efc:	f003 fa76 	bl	80083ec <USB_ReadInterrupts>
 8004f00:	4603      	mov	r3, r0
 8004f02:	f003 0304 	and.w	r3, r3, #4
 8004f06:	2b04      	cmp	r3, #4
 8004f08:	d115      	bne.n	8004f36 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	f003 0304 	and.w	r3, r3, #4
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d002      	beq.n	8004f22 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f005 ff51 	bl	800adc4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	6859      	ldr	r1, [r3, #4]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	69ba      	ldr	r2, [r7, #24]
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	605a      	str	r2, [r3, #4]
 8004f32:	e000      	b.n	8004f36 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004f34:	bf00      	nop
    }
  }
}
 8004f36:	3734      	adds	r7, #52	@ 0x34
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd90      	pop	{r4, r7, pc}

08004f3c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	460b      	mov	r3, r1
 8004f46:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d101      	bne.n	8004f56 <HAL_PCD_SetAddress+0x1a>
 8004f52:	2302      	movs	r3, #2
 8004f54:	e012      	b.n	8004f7c <HAL_PCD_SetAddress+0x40>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	78fa      	ldrb	r2, [r7, #3]
 8004f62:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	78fa      	ldrb	r2, [r7, #3]
 8004f6a:	4611      	mov	r1, r2
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f003 f9d5 	bl	800831c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3708      	adds	r7, #8
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	4608      	mov	r0, r1
 8004f8e:	4611      	mov	r1, r2
 8004f90:	461a      	mov	r2, r3
 8004f92:	4603      	mov	r3, r0
 8004f94:	70fb      	strb	r3, [r7, #3]
 8004f96:	460b      	mov	r3, r1
 8004f98:	803b      	strh	r3, [r7, #0]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004fa2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	da0f      	bge.n	8004fca <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004faa:	78fb      	ldrb	r3, [r7, #3]
 8004fac:	f003 020f 	and.w	r2, r3, #15
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	00db      	lsls	r3, r3, #3
 8004fb4:	4413      	add	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	3310      	adds	r3, #16
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	3304      	adds	r3, #4
 8004fc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	705a      	strb	r2, [r3, #1]
 8004fc8:	e00f      	b.n	8004fea <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004fca:	78fb      	ldrb	r3, [r7, #3]
 8004fcc:	f003 020f 	and.w	r2, r3, #15
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	00db      	lsls	r3, r3, #3
 8004fd4:	4413      	add	r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	4413      	add	r3, r2
 8004fe0:	3304      	adds	r3, #4
 8004fe2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004fea:	78fb      	ldrb	r3, [r7, #3]
 8004fec:	f003 030f 	and.w	r3, r3, #15
 8004ff0:	b2da      	uxtb	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004ff6:	883b      	ldrh	r3, [r7, #0]
 8004ff8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	78ba      	ldrb	r2, [r7, #2]
 8005004:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	785b      	ldrb	r3, [r3, #1]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d004      	beq.n	8005018 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	461a      	mov	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005018:	78bb      	ldrb	r3, [r7, #2]
 800501a:	2b02      	cmp	r3, #2
 800501c:	d102      	bne.n	8005024 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800502a:	2b01      	cmp	r3, #1
 800502c:	d101      	bne.n	8005032 <HAL_PCD_EP_Open+0xae>
 800502e:	2302      	movs	r3, #2
 8005030:	e00e      	b.n	8005050 <HAL_PCD_EP_Open+0xcc>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2201      	movs	r2, #1
 8005036:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68f9      	ldr	r1, [r7, #12]
 8005040:	4618      	mov	r0, r3
 8005042:	f002 fb55 	bl	80076f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800504e:	7afb      	ldrb	r3, [r7, #11]
}
 8005050:	4618      	mov	r0, r3
 8005052:	3710      	adds	r7, #16
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	460b      	mov	r3, r1
 8005062:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005064:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005068:	2b00      	cmp	r3, #0
 800506a:	da0f      	bge.n	800508c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800506c:	78fb      	ldrb	r3, [r7, #3]
 800506e:	f003 020f 	and.w	r2, r3, #15
 8005072:	4613      	mov	r3, r2
 8005074:	00db      	lsls	r3, r3, #3
 8005076:	4413      	add	r3, r2
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	3310      	adds	r3, #16
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	4413      	add	r3, r2
 8005080:	3304      	adds	r3, #4
 8005082:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2201      	movs	r2, #1
 8005088:	705a      	strb	r2, [r3, #1]
 800508a:	e00f      	b.n	80050ac <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800508c:	78fb      	ldrb	r3, [r7, #3]
 800508e:	f003 020f 	and.w	r2, r3, #15
 8005092:	4613      	mov	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	4413      	add	r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	4413      	add	r3, r2
 80050a2:	3304      	adds	r3, #4
 80050a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80050ac:	78fb      	ldrb	r3, [r7, #3]
 80050ae:	f003 030f 	and.w	r3, r3, #15
 80050b2:	b2da      	uxtb	r2, r3
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d101      	bne.n	80050c6 <HAL_PCD_EP_Close+0x6e>
 80050c2:	2302      	movs	r3, #2
 80050c4:	e00e      	b.n	80050e4 <HAL_PCD_EP_Close+0x8c>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68f9      	ldr	r1, [r7, #12]
 80050d4:	4618      	mov	r0, r3
 80050d6:	f002 fb93 	bl	8007800 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80050e2:	2300      	movs	r3, #0
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	607a      	str	r2, [r7, #4]
 80050f6:	603b      	str	r3, [r7, #0]
 80050f8:	460b      	mov	r3, r1
 80050fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050fc:	7afb      	ldrb	r3, [r7, #11]
 80050fe:	f003 020f 	and.w	r2, r3, #15
 8005102:	4613      	mov	r3, r2
 8005104:	00db      	lsls	r3, r3, #3
 8005106:	4413      	add	r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800510e:	68fa      	ldr	r2, [r7, #12]
 8005110:	4413      	add	r3, r2
 8005112:	3304      	adds	r3, #4
 8005114:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	683a      	ldr	r2, [r7, #0]
 8005120:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	2200      	movs	r2, #0
 8005126:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	2200      	movs	r2, #0
 800512c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800512e:	7afb      	ldrb	r3, [r7, #11]
 8005130:	f003 030f 	and.w	r3, r3, #15
 8005134:	b2da      	uxtb	r2, r3
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	799b      	ldrb	r3, [r3, #6]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d102      	bne.n	8005148 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6818      	ldr	r0, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	799b      	ldrb	r3, [r3, #6]
 8005150:	461a      	mov	r2, r3
 8005152:	6979      	ldr	r1, [r7, #20]
 8005154:	f002 fc30 	bl	80079b8 <USB_EPStartXfer>

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3718      	adds	r7, #24
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005162:	b480      	push	{r7}
 8005164:	b083      	sub	sp, #12
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
 800516a:	460b      	mov	r3, r1
 800516c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800516e:	78fb      	ldrb	r3, [r7, #3]
 8005170:	f003 020f 	and.w	r2, r3, #15
 8005174:	6879      	ldr	r1, [r7, #4]
 8005176:	4613      	mov	r3, r2
 8005178:	00db      	lsls	r3, r3, #3
 800517a:	4413      	add	r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	440b      	add	r3, r1
 8005180:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005184:	681b      	ldr	r3, [r3, #0]
}
 8005186:	4618      	mov	r0, r3
 8005188:	370c      	adds	r7, #12
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr

08005192 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005192:	b580      	push	{r7, lr}
 8005194:	b086      	sub	sp, #24
 8005196:	af00      	add	r7, sp, #0
 8005198:	60f8      	str	r0, [r7, #12]
 800519a:	607a      	str	r2, [r7, #4]
 800519c:	603b      	str	r3, [r7, #0]
 800519e:	460b      	mov	r3, r1
 80051a0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051a2:	7afb      	ldrb	r3, [r7, #11]
 80051a4:	f003 020f 	and.w	r2, r3, #15
 80051a8:	4613      	mov	r3, r2
 80051aa:	00db      	lsls	r3, r3, #3
 80051ac:	4413      	add	r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	3310      	adds	r3, #16
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	4413      	add	r3, r2
 80051b6:	3304      	adds	r3, #4
 80051b8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	2200      	movs	r2, #0
 80051ca:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	2201      	movs	r2, #1
 80051d0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051d2:	7afb      	ldrb	r3, [r7, #11]
 80051d4:	f003 030f 	and.w	r3, r3, #15
 80051d8:	b2da      	uxtb	r2, r3
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	799b      	ldrb	r3, [r3, #6]
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d102      	bne.n	80051ec <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6818      	ldr	r0, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	799b      	ldrb	r3, [r3, #6]
 80051f4:	461a      	mov	r2, r3
 80051f6:	6979      	ldr	r1, [r7, #20]
 80051f8:	f002 fbde 	bl	80079b8 <USB_EPStartXfer>

  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3718      	adds	r7, #24
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005206:	b580      	push	{r7, lr}
 8005208:	b084      	sub	sp, #16
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
 800520e:	460b      	mov	r3, r1
 8005210:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005212:	78fb      	ldrb	r3, [r7, #3]
 8005214:	f003 030f 	and.w	r3, r3, #15
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	7912      	ldrb	r2, [r2, #4]
 800521c:	4293      	cmp	r3, r2
 800521e:	d901      	bls.n	8005224 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e04f      	b.n	80052c4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005224:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005228:	2b00      	cmp	r3, #0
 800522a:	da0f      	bge.n	800524c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800522c:	78fb      	ldrb	r3, [r7, #3]
 800522e:	f003 020f 	and.w	r2, r3, #15
 8005232:	4613      	mov	r3, r2
 8005234:	00db      	lsls	r3, r3, #3
 8005236:	4413      	add	r3, r2
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	3310      	adds	r3, #16
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	4413      	add	r3, r2
 8005240:	3304      	adds	r3, #4
 8005242:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2201      	movs	r2, #1
 8005248:	705a      	strb	r2, [r3, #1]
 800524a:	e00d      	b.n	8005268 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800524c:	78fa      	ldrb	r2, [r7, #3]
 800524e:	4613      	mov	r3, r2
 8005250:	00db      	lsls	r3, r3, #3
 8005252:	4413      	add	r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	4413      	add	r3, r2
 800525e:	3304      	adds	r3, #4
 8005260:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2201      	movs	r2, #1
 800526c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800526e:	78fb      	ldrb	r3, [r7, #3]
 8005270:	f003 030f 	and.w	r3, r3, #15
 8005274:	b2da      	uxtb	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005280:	2b01      	cmp	r3, #1
 8005282:	d101      	bne.n	8005288 <HAL_PCD_EP_SetStall+0x82>
 8005284:	2302      	movs	r3, #2
 8005286:	e01d      	b.n	80052c4 <HAL_PCD_EP_SetStall+0xbe>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68f9      	ldr	r1, [r7, #12]
 8005296:	4618      	mov	r0, r3
 8005298:	f002 ff6c 	bl	8008174 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800529c:	78fb      	ldrb	r3, [r7, #3]
 800529e:	f003 030f 	and.w	r3, r3, #15
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d109      	bne.n	80052ba <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6818      	ldr	r0, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	7999      	ldrb	r1, [r3, #6]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80052b4:	461a      	mov	r2, r3
 80052b6:	f003 f95d 	bl	8008574 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80052c2:	2300      	movs	r3, #0
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3710      	adds	r7, #16
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	460b      	mov	r3, r1
 80052d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80052d8:	78fb      	ldrb	r3, [r7, #3]
 80052da:	f003 030f 	and.w	r3, r3, #15
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	7912      	ldrb	r2, [r2, #4]
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d901      	bls.n	80052ea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e042      	b.n	8005370 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80052ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	da0f      	bge.n	8005312 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052f2:	78fb      	ldrb	r3, [r7, #3]
 80052f4:	f003 020f 	and.w	r2, r3, #15
 80052f8:	4613      	mov	r3, r2
 80052fa:	00db      	lsls	r3, r3, #3
 80052fc:	4413      	add	r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	3310      	adds	r3, #16
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	4413      	add	r3, r2
 8005306:	3304      	adds	r3, #4
 8005308:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2201      	movs	r2, #1
 800530e:	705a      	strb	r2, [r3, #1]
 8005310:	e00f      	b.n	8005332 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005312:	78fb      	ldrb	r3, [r7, #3]
 8005314:	f003 020f 	and.w	r2, r3, #15
 8005318:	4613      	mov	r3, r2
 800531a:	00db      	lsls	r3, r3, #3
 800531c:	4413      	add	r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	4413      	add	r3, r2
 8005328:	3304      	adds	r3, #4
 800532a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005338:	78fb      	ldrb	r3, [r7, #3]
 800533a:	f003 030f 	and.w	r3, r3, #15
 800533e:	b2da      	uxtb	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800534a:	2b01      	cmp	r3, #1
 800534c:	d101      	bne.n	8005352 <HAL_PCD_EP_ClrStall+0x86>
 800534e:	2302      	movs	r3, #2
 8005350:	e00e      	b.n	8005370 <HAL_PCD_EP_ClrStall+0xa4>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68f9      	ldr	r1, [r7, #12]
 8005360:	4618      	mov	r0, r3
 8005362:	f002 ff75 	bl	8008250 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3710      	adds	r7, #16
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	460b      	mov	r3, r1
 8005382:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005384:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005388:	2b00      	cmp	r3, #0
 800538a:	da0c      	bge.n	80053a6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800538c:	78fb      	ldrb	r3, [r7, #3]
 800538e:	f003 020f 	and.w	r2, r3, #15
 8005392:	4613      	mov	r3, r2
 8005394:	00db      	lsls	r3, r3, #3
 8005396:	4413      	add	r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	3310      	adds	r3, #16
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	4413      	add	r3, r2
 80053a0:	3304      	adds	r3, #4
 80053a2:	60fb      	str	r3, [r7, #12]
 80053a4:	e00c      	b.n	80053c0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053a6:	78fb      	ldrb	r3, [r7, #3]
 80053a8:	f003 020f 	and.w	r2, r3, #15
 80053ac:	4613      	mov	r3, r2
 80053ae:	00db      	lsls	r3, r3, #3
 80053b0:	4413      	add	r3, r2
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	4413      	add	r3, r2
 80053bc:	3304      	adds	r3, #4
 80053be:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68f9      	ldr	r1, [r7, #12]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f002 fd94 	bl	8007ef4 <USB_EPStopXfer>
 80053cc:	4603      	mov	r3, r0
 80053ce:	72fb      	strb	r3, [r7, #11]

  return ret;
 80053d0:	7afb      	ldrb	r3, [r7, #11]
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3710      	adds	r7, #16
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b08a      	sub	sp, #40	@ 0x28
 80053de:	af02      	add	r7, sp, #8
 80053e0:	6078      	str	r0, [r7, #4]
 80053e2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80053ee:	683a      	ldr	r2, [r7, #0]
 80053f0:	4613      	mov	r3, r2
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	4413      	add	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	3310      	adds	r3, #16
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	4413      	add	r3, r2
 80053fe:	3304      	adds	r3, #4
 8005400:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	695a      	ldr	r2, [r3, #20]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	429a      	cmp	r2, r3
 800540c:	d901      	bls.n	8005412 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e06b      	b.n	80054ea <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	691a      	ldr	r2, [r3, #16]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	69fa      	ldr	r2, [r7, #28]
 8005424:	429a      	cmp	r2, r3
 8005426:	d902      	bls.n	800542e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	3303      	adds	r3, #3
 8005432:	089b      	lsrs	r3, r3, #2
 8005434:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005436:	e02a      	b.n	800548e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	691a      	ldr	r2, [r3, #16]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	69fa      	ldr	r2, [r7, #28]
 800544a:	429a      	cmp	r2, r3
 800544c:	d902      	bls.n	8005454 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	3303      	adds	r3, #3
 8005458:	089b      	lsrs	r3, r3, #2
 800545a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	68d9      	ldr	r1, [r3, #12]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	b2da      	uxtb	r2, r3
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800546c:	9300      	str	r3, [sp, #0]
 800546e:	4603      	mov	r3, r0
 8005470:	6978      	ldr	r0, [r7, #20]
 8005472:	f002 fde9 	bl	8008048 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	441a      	add	r2, r3
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	695a      	ldr	r2, [r3, #20]
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	441a      	add	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	015a      	lsls	r2, r3, #5
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	4413      	add	r3, r2
 8005496:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800549e:	69ba      	ldr	r2, [r7, #24]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d809      	bhi.n	80054b8 <PCD_WriteEmptyTxFifo+0xde>
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	695a      	ldr	r2, [r3, #20]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d203      	bcs.n	80054b8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1bf      	bne.n	8005438 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	691a      	ldr	r2, [r3, #16]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d811      	bhi.n	80054e8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	f003 030f 	and.w	r3, r3, #15
 80054ca:	2201      	movs	r2, #1
 80054cc:	fa02 f303 	lsl.w	r3, r2, r3
 80054d0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	43db      	mvns	r3, r3
 80054de:	6939      	ldr	r1, [r7, #16]
 80054e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054e4:	4013      	ands	r3, r2
 80054e6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3720      	adds	r7, #32
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
	...

080054f4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b088      	sub	sp, #32
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005504:	69fb      	ldr	r3, [r7, #28]
 8005506:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	333c      	adds	r3, #60	@ 0x3c
 800550c:	3304      	adds	r3, #4
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	015a      	lsls	r2, r3, #5
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	4413      	add	r3, r2
 800551a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	799b      	ldrb	r3, [r3, #6]
 8005526:	2b01      	cmp	r3, #1
 8005528:	d17b      	bne.n	8005622 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	f003 0308 	and.w	r3, r3, #8
 8005530:	2b00      	cmp	r3, #0
 8005532:	d015      	beq.n	8005560 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	4a61      	ldr	r2, [pc, #388]	@ (80056bc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005538:	4293      	cmp	r3, r2
 800553a:	f240 80b9 	bls.w	80056b0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 80b3 	beq.w	80056b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	015a      	lsls	r2, r3, #5
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	4413      	add	r3, r2
 8005552:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005556:	461a      	mov	r2, r3
 8005558:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800555c:	6093      	str	r3, [r2, #8]
 800555e:	e0a7      	b.n	80056b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	f003 0320 	and.w	r3, r3, #32
 8005566:	2b00      	cmp	r3, #0
 8005568:	d009      	beq.n	800557e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	015a      	lsls	r2, r3, #5
 800556e:	69bb      	ldr	r3, [r7, #24]
 8005570:	4413      	add	r3, r2
 8005572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005576:	461a      	mov	r2, r3
 8005578:	2320      	movs	r3, #32
 800557a:	6093      	str	r3, [r2, #8]
 800557c:	e098      	b.n	80056b0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005584:	2b00      	cmp	r3, #0
 8005586:	f040 8093 	bne.w	80056b0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	4a4b      	ldr	r2, [pc, #300]	@ (80056bc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d90f      	bls.n	80055b2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00a      	beq.n	80055b2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	015a      	lsls	r2, r3, #5
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	4413      	add	r3, r2
 80055a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055a8:	461a      	mov	r2, r3
 80055aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055ae:	6093      	str	r3, [r2, #8]
 80055b0:	e07e      	b.n	80056b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80055b2:	683a      	ldr	r2, [r7, #0]
 80055b4:	4613      	mov	r3, r2
 80055b6:	00db      	lsls	r3, r3, #3
 80055b8:	4413      	add	r3, r2
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	4413      	add	r3, r2
 80055c4:	3304      	adds	r3, #4
 80055c6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6a1a      	ldr	r2, [r3, #32]
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	0159      	lsls	r1, r3, #5
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	440b      	add	r3, r1
 80055d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055de:	1ad2      	subs	r2, r2, r3
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d114      	bne.n	8005614 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d109      	bne.n	8005606 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6818      	ldr	r0, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80055fc:	461a      	mov	r2, r3
 80055fe:	2101      	movs	r1, #1
 8005600:	f002 ffb8 	bl	8008574 <USB_EP0_OutStart>
 8005604:	e006      	b.n	8005614 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	68da      	ldr	r2, [r3, #12]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	441a      	add	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	b2db      	uxtb	r3, r3
 8005618:	4619      	mov	r1, r3
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f005 fb0a 	bl	800ac34 <HAL_PCD_DataOutStageCallback>
 8005620:	e046      	b.n	80056b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	4a26      	ldr	r2, [pc, #152]	@ (80056c0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d124      	bne.n	8005674 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00a      	beq.n	800564a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	015a      	lsls	r2, r3, #5
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	4413      	add	r3, r2
 800563c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005640:	461a      	mov	r2, r3
 8005642:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005646:	6093      	str	r3, [r2, #8]
 8005648:	e032      	b.n	80056b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	f003 0320 	and.w	r3, r3, #32
 8005650:	2b00      	cmp	r3, #0
 8005652:	d008      	beq.n	8005666 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	015a      	lsls	r2, r3, #5
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	4413      	add	r3, r2
 800565c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005660:	461a      	mov	r2, r3
 8005662:	2320      	movs	r3, #32
 8005664:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	b2db      	uxtb	r3, r3
 800566a:	4619      	mov	r1, r3
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f005 fae1 	bl	800ac34 <HAL_PCD_DataOutStageCallback>
 8005672:	e01d      	b.n	80056b0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d114      	bne.n	80056a4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800567a:	6879      	ldr	r1, [r7, #4]
 800567c:	683a      	ldr	r2, [r7, #0]
 800567e:	4613      	mov	r3, r2
 8005680:	00db      	lsls	r3, r3, #3
 8005682:	4413      	add	r3, r2
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	440b      	add	r3, r1
 8005688:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d108      	bne.n	80056a4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6818      	ldr	r0, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800569c:	461a      	mov	r2, r3
 800569e:	2100      	movs	r1, #0
 80056a0:	f002 ff68 	bl	8008574 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	4619      	mov	r1, r3
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f005 fac2 	bl	800ac34 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3720      	adds	r7, #32
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	4f54300a 	.word	0x4f54300a
 80056c0:	4f54310a 	.word	0x4f54310a

080056c4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b086      	sub	sp, #24
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	333c      	adds	r3, #60	@ 0x3c
 80056dc:	3304      	adds	r3, #4
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	015a      	lsls	r2, r3, #5
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	4413      	add	r3, r2
 80056ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	4a15      	ldr	r2, [pc, #84]	@ (800574c <PCD_EP_OutSetupPacket_int+0x88>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d90e      	bls.n	8005718 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005700:	2b00      	cmp	r3, #0
 8005702:	d009      	beq.n	8005718 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	015a      	lsls	r2, r3, #5
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	4413      	add	r3, r2
 800570c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005710:	461a      	mov	r2, r3
 8005712:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005716:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f005 fa79 	bl	800ac10 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	4a0a      	ldr	r2, [pc, #40]	@ (800574c <PCD_EP_OutSetupPacket_int+0x88>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d90c      	bls.n	8005740 <PCD_EP_OutSetupPacket_int+0x7c>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	799b      	ldrb	r3, [r3, #6]
 800572a:	2b01      	cmp	r3, #1
 800572c:	d108      	bne.n	8005740 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6818      	ldr	r0, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005738:	461a      	mov	r2, r3
 800573a:	2101      	movs	r1, #1
 800573c:	f002 ff1a 	bl	8008574 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3718      	adds	r7, #24
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	4f54300a 	.word	0x4f54300a

08005750 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	460b      	mov	r3, r1
 800575a:	70fb      	strb	r3, [r7, #3]
 800575c:	4613      	mov	r3, r2
 800575e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005766:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005768:	78fb      	ldrb	r3, [r7, #3]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d107      	bne.n	800577e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800576e:	883b      	ldrh	r3, [r7, #0]
 8005770:	0419      	lsls	r1, r3, #16
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	430a      	orrs	r2, r1
 800577a:	629a      	str	r2, [r3, #40]	@ 0x28
 800577c:	e028      	b.n	80057d0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005784:	0c1b      	lsrs	r3, r3, #16
 8005786:	68ba      	ldr	r2, [r7, #8]
 8005788:	4413      	add	r3, r2
 800578a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800578c:	2300      	movs	r3, #0
 800578e:	73fb      	strb	r3, [r7, #15]
 8005790:	e00d      	b.n	80057ae <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	7bfb      	ldrb	r3, [r7, #15]
 8005798:	3340      	adds	r3, #64	@ 0x40
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	4413      	add	r3, r2
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	0c1b      	lsrs	r3, r3, #16
 80057a2:	68ba      	ldr	r2, [r7, #8]
 80057a4:	4413      	add	r3, r2
 80057a6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80057a8:	7bfb      	ldrb	r3, [r7, #15]
 80057aa:	3301      	adds	r3, #1
 80057ac:	73fb      	strb	r3, [r7, #15]
 80057ae:	7bfa      	ldrb	r2, [r7, #15]
 80057b0:	78fb      	ldrb	r3, [r7, #3]
 80057b2:	3b01      	subs	r3, #1
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d3ec      	bcc.n	8005792 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80057b8:	883b      	ldrh	r3, [r7, #0]
 80057ba:	0418      	lsls	r0, r3, #16
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6819      	ldr	r1, [r3, #0]
 80057c0:	78fb      	ldrb	r3, [r7, #3]
 80057c2:	3b01      	subs	r3, #1
 80057c4:	68ba      	ldr	r2, [r7, #8]
 80057c6:	4302      	orrs	r2, r0
 80057c8:	3340      	adds	r3, #64	@ 0x40
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	440b      	add	r3, r1
 80057ce:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3714      	adds	r7, #20
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr

080057de <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80057de:	b480      	push	{r7}
 80057e0:	b083      	sub	sp, #12
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
 80057e6:	460b      	mov	r3, r1
 80057e8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	887a      	ldrh	r2, [r7, #2]
 80057f0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
 8005808:	460b      	mov	r3, r1
 800580a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d101      	bne.n	800582a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e267      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	2b00      	cmp	r3, #0
 8005834:	d075      	beq.n	8005922 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005836:	4b88      	ldr	r3, [pc, #544]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f003 030c 	and.w	r3, r3, #12
 800583e:	2b04      	cmp	r3, #4
 8005840:	d00c      	beq.n	800585c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005842:	4b85      	ldr	r3, [pc, #532]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800584a:	2b08      	cmp	r3, #8
 800584c:	d112      	bne.n	8005874 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800584e:	4b82      	ldr	r3, [pc, #520]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005856:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800585a:	d10b      	bne.n	8005874 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800585c:	4b7e      	ldr	r3, [pc, #504]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d05b      	beq.n	8005920 <HAL_RCC_OscConfig+0x108>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d157      	bne.n	8005920 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e242      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800587c:	d106      	bne.n	800588c <HAL_RCC_OscConfig+0x74>
 800587e:	4b76      	ldr	r3, [pc, #472]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a75      	ldr	r2, [pc, #468]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005888:	6013      	str	r3, [r2, #0]
 800588a:	e01d      	b.n	80058c8 <HAL_RCC_OscConfig+0xb0>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005894:	d10c      	bne.n	80058b0 <HAL_RCC_OscConfig+0x98>
 8005896:	4b70      	ldr	r3, [pc, #448]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a6f      	ldr	r2, [pc, #444]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 800589c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058a0:	6013      	str	r3, [r2, #0]
 80058a2:	4b6d      	ldr	r3, [pc, #436]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a6c      	ldr	r2, [pc, #432]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80058a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058ac:	6013      	str	r3, [r2, #0]
 80058ae:	e00b      	b.n	80058c8 <HAL_RCC_OscConfig+0xb0>
 80058b0:	4b69      	ldr	r3, [pc, #420]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a68      	ldr	r2, [pc, #416]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80058b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058ba:	6013      	str	r3, [r2, #0]
 80058bc:	4b66      	ldr	r3, [pc, #408]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a65      	ldr	r2, [pc, #404]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80058c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d013      	beq.n	80058f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d0:	f7fc fa0a 	bl	8001ce8 <HAL_GetTick>
 80058d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058d6:	e008      	b.n	80058ea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058d8:	f7fc fa06 	bl	8001ce8 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b64      	cmp	r3, #100	@ 0x64
 80058e4:	d901      	bls.n	80058ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e207      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ea:	4b5b      	ldr	r3, [pc, #364]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0f0      	beq.n	80058d8 <HAL_RCC_OscConfig+0xc0>
 80058f6:	e014      	b.n	8005922 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058f8:	f7fc f9f6 	bl	8001ce8 <HAL_GetTick>
 80058fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058fe:	e008      	b.n	8005912 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005900:	f7fc f9f2 	bl	8001ce8 <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	2b64      	cmp	r3, #100	@ 0x64
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e1f3      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005912:	4b51      	ldr	r3, [pc, #324]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d1f0      	bne.n	8005900 <HAL_RCC_OscConfig+0xe8>
 800591e:	e000      	b.n	8005922 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005920:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0302 	and.w	r3, r3, #2
 800592a:	2b00      	cmp	r3, #0
 800592c:	d063      	beq.n	80059f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800592e:	4b4a      	ldr	r3, [pc, #296]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	f003 030c 	and.w	r3, r3, #12
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00b      	beq.n	8005952 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800593a:	4b47      	ldr	r3, [pc, #284]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005942:	2b08      	cmp	r3, #8
 8005944:	d11c      	bne.n	8005980 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005946:	4b44      	ldr	r3, [pc, #272]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d116      	bne.n	8005980 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005952:	4b41      	ldr	r3, [pc, #260]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0302 	and.w	r3, r3, #2
 800595a:	2b00      	cmp	r3, #0
 800595c:	d005      	beq.n	800596a <HAL_RCC_OscConfig+0x152>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d001      	beq.n	800596a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e1c7      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800596a:	4b3b      	ldr	r3, [pc, #236]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	00db      	lsls	r3, r3, #3
 8005978:	4937      	ldr	r1, [pc, #220]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 800597a:	4313      	orrs	r3, r2
 800597c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800597e:	e03a      	b.n	80059f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d020      	beq.n	80059ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005988:	4b34      	ldr	r3, [pc, #208]	@ (8005a5c <HAL_RCC_OscConfig+0x244>)
 800598a:	2201      	movs	r2, #1
 800598c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800598e:	f7fc f9ab 	bl	8001ce8 <HAL_GetTick>
 8005992:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005994:	e008      	b.n	80059a8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005996:	f7fc f9a7 	bl	8001ce8 <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d901      	bls.n	80059a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80059a4:	2303      	movs	r3, #3
 80059a6:	e1a8      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059a8:	4b2b      	ldr	r3, [pc, #172]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d0f0      	beq.n	8005996 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059b4:	4b28      	ldr	r3, [pc, #160]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	00db      	lsls	r3, r3, #3
 80059c2:	4925      	ldr	r1, [pc, #148]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80059c4:	4313      	orrs	r3, r2
 80059c6:	600b      	str	r3, [r1, #0]
 80059c8:	e015      	b.n	80059f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059ca:	4b24      	ldr	r3, [pc, #144]	@ (8005a5c <HAL_RCC_OscConfig+0x244>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d0:	f7fc f98a 	bl	8001ce8 <HAL_GetTick>
 80059d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059d6:	e008      	b.n	80059ea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059d8:	f7fc f986 	bl	8001ce8 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d901      	bls.n	80059ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e187      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059ea:	4b1b      	ldr	r3, [pc, #108]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0302 	and.w	r3, r3, #2
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1f0      	bne.n	80059d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 0308 	and.w	r3, r3, #8
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d036      	beq.n	8005a70 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d016      	beq.n	8005a38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a0a:	4b15      	ldr	r3, [pc, #84]	@ (8005a60 <HAL_RCC_OscConfig+0x248>)
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a10:	f7fc f96a 	bl	8001ce8 <HAL_GetTick>
 8005a14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a16:	e008      	b.n	8005a2a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a18:	f7fc f966 	bl	8001ce8 <HAL_GetTick>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	1ad3      	subs	r3, r2, r3
 8005a22:	2b02      	cmp	r3, #2
 8005a24:	d901      	bls.n	8005a2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e167      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8005a58 <HAL_RCC_OscConfig+0x240>)
 8005a2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a2e:	f003 0302 	and.w	r3, r3, #2
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d0f0      	beq.n	8005a18 <HAL_RCC_OscConfig+0x200>
 8005a36:	e01b      	b.n	8005a70 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a38:	4b09      	ldr	r3, [pc, #36]	@ (8005a60 <HAL_RCC_OscConfig+0x248>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a3e:	f7fc f953 	bl	8001ce8 <HAL_GetTick>
 8005a42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a44:	e00e      	b.n	8005a64 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a46:	f7fc f94f 	bl	8001ce8 <HAL_GetTick>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d907      	bls.n	8005a64 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	e150      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
 8005a58:	40023800 	.word	0x40023800
 8005a5c:	42470000 	.word	0x42470000
 8005a60:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a64:	4b88      	ldr	r3, [pc, #544]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005a66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a68:	f003 0302 	and.w	r3, r3, #2
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d1ea      	bne.n	8005a46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f003 0304 	and.w	r3, r3, #4
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f000 8097 	beq.w	8005bac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a82:	4b81      	ldr	r3, [pc, #516]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d10f      	bne.n	8005aae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a8e:	2300      	movs	r3, #0
 8005a90:	60bb      	str	r3, [r7, #8]
 8005a92:	4b7d      	ldr	r3, [pc, #500]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a96:	4a7c      	ldr	r2, [pc, #496]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005a98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a9e:	4b7a      	ldr	r3, [pc, #488]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aa6:	60bb      	str	r3, [r7, #8]
 8005aa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aae:	4b77      	ldr	r3, [pc, #476]	@ (8005c8c <HAL_RCC_OscConfig+0x474>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d118      	bne.n	8005aec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005aba:	4b74      	ldr	r3, [pc, #464]	@ (8005c8c <HAL_RCC_OscConfig+0x474>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a73      	ldr	r2, [pc, #460]	@ (8005c8c <HAL_RCC_OscConfig+0x474>)
 8005ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ac6:	f7fc f90f 	bl	8001ce8 <HAL_GetTick>
 8005aca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005acc:	e008      	b.n	8005ae0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ace:	f7fc f90b 	bl	8001ce8 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d901      	bls.n	8005ae0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e10c      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ae0:	4b6a      	ldr	r3, [pc, #424]	@ (8005c8c <HAL_RCC_OscConfig+0x474>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d0f0      	beq.n	8005ace <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d106      	bne.n	8005b02 <HAL_RCC_OscConfig+0x2ea>
 8005af4:	4b64      	ldr	r3, [pc, #400]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005af8:	4a63      	ldr	r2, [pc, #396]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005afa:	f043 0301 	orr.w	r3, r3, #1
 8005afe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b00:	e01c      	b.n	8005b3c <HAL_RCC_OscConfig+0x324>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	2b05      	cmp	r3, #5
 8005b08:	d10c      	bne.n	8005b24 <HAL_RCC_OscConfig+0x30c>
 8005b0a:	4b5f      	ldr	r3, [pc, #380]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b0e:	4a5e      	ldr	r2, [pc, #376]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005b10:	f043 0304 	orr.w	r3, r3, #4
 8005b14:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b16:	4b5c      	ldr	r3, [pc, #368]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b1a:	4a5b      	ldr	r2, [pc, #364]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005b1c:	f043 0301 	orr.w	r3, r3, #1
 8005b20:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b22:	e00b      	b.n	8005b3c <HAL_RCC_OscConfig+0x324>
 8005b24:	4b58      	ldr	r3, [pc, #352]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005b26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b28:	4a57      	ldr	r2, [pc, #348]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005b2a:	f023 0301 	bic.w	r3, r3, #1
 8005b2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b30:	4b55      	ldr	r3, [pc, #340]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b34:	4a54      	ldr	r2, [pc, #336]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005b36:	f023 0304 	bic.w	r3, r3, #4
 8005b3a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d015      	beq.n	8005b70 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b44:	f7fc f8d0 	bl	8001ce8 <HAL_GetTick>
 8005b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b4a:	e00a      	b.n	8005b62 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b4c:	f7fc f8cc 	bl	8001ce8 <HAL_GetTick>
 8005b50:	4602      	mov	r2, r0
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	1ad3      	subs	r3, r2, r3
 8005b56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d901      	bls.n	8005b62 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e0cb      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b62:	4b49      	ldr	r3, [pc, #292]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b66:	f003 0302 	and.w	r3, r3, #2
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d0ee      	beq.n	8005b4c <HAL_RCC_OscConfig+0x334>
 8005b6e:	e014      	b.n	8005b9a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b70:	f7fc f8ba 	bl	8001ce8 <HAL_GetTick>
 8005b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b76:	e00a      	b.n	8005b8e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b78:	f7fc f8b6 	bl	8001ce8 <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d901      	bls.n	8005b8e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	e0b5      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b8e:	4b3e      	ldr	r3, [pc, #248]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b92:	f003 0302 	and.w	r3, r3, #2
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1ee      	bne.n	8005b78 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b9a:	7dfb      	ldrb	r3, [r7, #23]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d105      	bne.n	8005bac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ba0:	4b39      	ldr	r3, [pc, #228]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba4:	4a38      	ldr	r2, [pc, #224]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005ba6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005baa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	699b      	ldr	r3, [r3, #24]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f000 80a1 	beq.w	8005cf8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005bb6:	4b34      	ldr	r3, [pc, #208]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f003 030c 	and.w	r3, r3, #12
 8005bbe:	2b08      	cmp	r3, #8
 8005bc0:	d05c      	beq.n	8005c7c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	699b      	ldr	r3, [r3, #24]
 8005bc6:	2b02      	cmp	r3, #2
 8005bc8:	d141      	bne.n	8005c4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bca:	4b31      	ldr	r3, [pc, #196]	@ (8005c90 <HAL_RCC_OscConfig+0x478>)
 8005bcc:	2200      	movs	r2, #0
 8005bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bd0:	f7fc f88a 	bl	8001ce8 <HAL_GetTick>
 8005bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bd6:	e008      	b.n	8005bea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bd8:	f7fc f886 	bl	8001ce8 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d901      	bls.n	8005bea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e087      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bea:	4b27      	ldr	r3, [pc, #156]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1f0      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	69da      	ldr	r2, [r3, #28]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a1b      	ldr	r3, [r3, #32]
 8005bfe:	431a      	orrs	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c04:	019b      	lsls	r3, r3, #6
 8005c06:	431a      	orrs	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0c:	085b      	lsrs	r3, r3, #1
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	041b      	lsls	r3, r3, #16
 8005c12:	431a      	orrs	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c18:	061b      	lsls	r3, r3, #24
 8005c1a:	491b      	ldr	r1, [pc, #108]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c20:	4b1b      	ldr	r3, [pc, #108]	@ (8005c90 <HAL_RCC_OscConfig+0x478>)
 8005c22:	2201      	movs	r2, #1
 8005c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c26:	f7fc f85f 	bl	8001ce8 <HAL_GetTick>
 8005c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c2c:	e008      	b.n	8005c40 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c2e:	f7fc f85b 	bl	8001ce8 <HAL_GetTick>
 8005c32:	4602      	mov	r2, r0
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	1ad3      	subs	r3, r2, r3
 8005c38:	2b02      	cmp	r3, #2
 8005c3a:	d901      	bls.n	8005c40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005c3c:	2303      	movs	r3, #3
 8005c3e:	e05c      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c40:	4b11      	ldr	r3, [pc, #68]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d0f0      	beq.n	8005c2e <HAL_RCC_OscConfig+0x416>
 8005c4c:	e054      	b.n	8005cf8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c4e:	4b10      	ldr	r3, [pc, #64]	@ (8005c90 <HAL_RCC_OscConfig+0x478>)
 8005c50:	2200      	movs	r2, #0
 8005c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c54:	f7fc f848 	bl	8001ce8 <HAL_GetTick>
 8005c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c5a:	e008      	b.n	8005c6e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c5c:	f7fc f844 	bl	8001ce8 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e045      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c6e:	4b06      	ldr	r3, [pc, #24]	@ (8005c88 <HAL_RCC_OscConfig+0x470>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1f0      	bne.n	8005c5c <HAL_RCC_OscConfig+0x444>
 8005c7a:	e03d      	b.n	8005cf8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d107      	bne.n	8005c94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e038      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
 8005c88:	40023800 	.word	0x40023800
 8005c8c:	40007000 	.word	0x40007000
 8005c90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c94:	4b1b      	ldr	r3, [pc, #108]	@ (8005d04 <HAL_RCC_OscConfig+0x4ec>)
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d028      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d121      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d11a      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005cca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d111      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cda:	085b      	lsrs	r3, r3, #1
 8005cdc:	3b01      	subs	r3, #1
 8005cde:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d107      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d001      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e000      	b.n	8005cfa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3718      	adds	r7, #24
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	40023800 	.word	0x40023800

08005d08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d101      	bne.n	8005d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e0cc      	b.n	8005eb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d1c:	4b68      	ldr	r3, [pc, #416]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0307 	and.w	r3, r3, #7
 8005d24:	683a      	ldr	r2, [r7, #0]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d90c      	bls.n	8005d44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d2a:	4b65      	ldr	r3, [pc, #404]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d2c:	683a      	ldr	r2, [r7, #0]
 8005d2e:	b2d2      	uxtb	r2, r2
 8005d30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d32:	4b63      	ldr	r3, [pc, #396]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0307 	and.w	r3, r3, #7
 8005d3a:	683a      	ldr	r2, [r7, #0]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d001      	beq.n	8005d44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e0b8      	b.n	8005eb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0302 	and.w	r3, r3, #2
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d020      	beq.n	8005d92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0304 	and.w	r3, r3, #4
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d005      	beq.n	8005d68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d5c:	4b59      	ldr	r3, [pc, #356]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	4a58      	ldr	r2, [pc, #352]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0308 	and.w	r3, r3, #8
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d005      	beq.n	8005d80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d74:	4b53      	ldr	r3, [pc, #332]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	4a52      	ldr	r2, [pc, #328]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d80:	4b50      	ldr	r3, [pc, #320]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	494d      	ldr	r1, [pc, #308]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0301 	and.w	r3, r3, #1
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d044      	beq.n	8005e28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d107      	bne.n	8005db6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005da6:	4b47      	ldr	r3, [pc, #284]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d119      	bne.n	8005de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e07f      	b.n	8005eb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	d003      	beq.n	8005dc6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dc2:	2b03      	cmp	r3, #3
 8005dc4:	d107      	bne.n	8005dd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dc6:	4b3f      	ldr	r3, [pc, #252]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d109      	bne.n	8005de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e06f      	b.n	8005eb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dd6:	4b3b      	ldr	r3, [pc, #236]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 0302 	and.w	r3, r3, #2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d101      	bne.n	8005de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e067      	b.n	8005eb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005de6:	4b37      	ldr	r3, [pc, #220]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f023 0203 	bic.w	r2, r3, #3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	4934      	ldr	r1, [pc, #208]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005df4:	4313      	orrs	r3, r2
 8005df6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005df8:	f7fb ff76 	bl	8001ce8 <HAL_GetTick>
 8005dfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dfe:	e00a      	b.n	8005e16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e00:	f7fb ff72 	bl	8001ce8 <HAL_GetTick>
 8005e04:	4602      	mov	r2, r0
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d901      	bls.n	8005e16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e04f      	b.n	8005eb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e16:	4b2b      	ldr	r3, [pc, #172]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	f003 020c 	and.w	r2, r3, #12
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d1eb      	bne.n	8005e00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e28:	4b25      	ldr	r3, [pc, #148]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0307 	and.w	r3, r3, #7
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d20c      	bcs.n	8005e50 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e36:	4b22      	ldr	r3, [pc, #136]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	b2d2      	uxtb	r2, r2
 8005e3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e3e:	4b20      	ldr	r3, [pc, #128]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0307 	and.w	r3, r3, #7
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d001      	beq.n	8005e50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e032      	b.n	8005eb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0304 	and.w	r3, r3, #4
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d008      	beq.n	8005e6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e5c:	4b19      	ldr	r3, [pc, #100]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	4916      	ldr	r1, [pc, #88]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0308 	and.w	r3, r3, #8
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d009      	beq.n	8005e8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e7a:	4b12      	ldr	r3, [pc, #72]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	00db      	lsls	r3, r3, #3
 8005e88:	490e      	ldr	r1, [pc, #56]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e8e:	f000 f821 	bl	8005ed4 <HAL_RCC_GetSysClockFreq>
 8005e92:	4602      	mov	r2, r0
 8005e94:	4b0b      	ldr	r3, [pc, #44]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	091b      	lsrs	r3, r3, #4
 8005e9a:	f003 030f 	and.w	r3, r3, #15
 8005e9e:	490a      	ldr	r1, [pc, #40]	@ (8005ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8005ea0:	5ccb      	ldrb	r3, [r1, r3]
 8005ea2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ea6:	4a09      	ldr	r2, [pc, #36]	@ (8005ecc <HAL_RCC_ClockConfig+0x1c4>)
 8005ea8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005eaa:	4b09      	ldr	r3, [pc, #36]	@ (8005ed0 <HAL_RCC_ClockConfig+0x1c8>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7fb fed6 	bl	8001c60 <HAL_InitTick>

  return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3710      	adds	r7, #16
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	40023c00 	.word	0x40023c00
 8005ec4:	40023800 	.word	0x40023800
 8005ec8:	0800c8a4 	.word	0x0800c8a4
 8005ecc:	2000000c 	.word	0x2000000c
 8005ed0:	20000010 	.word	0x20000010

08005ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ed4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ed8:	b090      	sub	sp, #64	@ 0x40
 8005eda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005edc:	2300      	movs	r3, #0
 8005ede:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005eec:	4b59      	ldr	r3, [pc, #356]	@ (8006054 <HAL_RCC_GetSysClockFreq+0x180>)
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f003 030c 	and.w	r3, r3, #12
 8005ef4:	2b08      	cmp	r3, #8
 8005ef6:	d00d      	beq.n	8005f14 <HAL_RCC_GetSysClockFreq+0x40>
 8005ef8:	2b08      	cmp	r3, #8
 8005efa:	f200 80a1 	bhi.w	8006040 <HAL_RCC_GetSysClockFreq+0x16c>
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d002      	beq.n	8005f08 <HAL_RCC_GetSysClockFreq+0x34>
 8005f02:	2b04      	cmp	r3, #4
 8005f04:	d003      	beq.n	8005f0e <HAL_RCC_GetSysClockFreq+0x3a>
 8005f06:	e09b      	b.n	8006040 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f08:	4b53      	ldr	r3, [pc, #332]	@ (8006058 <HAL_RCC_GetSysClockFreq+0x184>)
 8005f0a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f0c:	e09b      	b.n	8006046 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f0e:	4b53      	ldr	r3, [pc, #332]	@ (800605c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f10:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f12:	e098      	b.n	8006046 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f14:	4b4f      	ldr	r3, [pc, #316]	@ (8006054 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f1c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f1e:	4b4d      	ldr	r3, [pc, #308]	@ (8006054 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d028      	beq.n	8005f7c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f2a:	4b4a      	ldr	r3, [pc, #296]	@ (8006054 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	099b      	lsrs	r3, r3, #6
 8005f30:	2200      	movs	r2, #0
 8005f32:	623b      	str	r3, [r7, #32]
 8005f34:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f36:	6a3b      	ldr	r3, [r7, #32]
 8005f38:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005f3c:	2100      	movs	r1, #0
 8005f3e:	4b47      	ldr	r3, [pc, #284]	@ (800605c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f40:	fb03 f201 	mul.w	r2, r3, r1
 8005f44:	2300      	movs	r3, #0
 8005f46:	fb00 f303 	mul.w	r3, r0, r3
 8005f4a:	4413      	add	r3, r2
 8005f4c:	4a43      	ldr	r2, [pc, #268]	@ (800605c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f4e:	fba0 1202 	umull	r1, r2, r0, r2
 8005f52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f54:	460a      	mov	r2, r1
 8005f56:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005f58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f5a:	4413      	add	r3, r2
 8005f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f60:	2200      	movs	r2, #0
 8005f62:	61bb      	str	r3, [r7, #24]
 8005f64:	61fa      	str	r2, [r7, #28]
 8005f66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f6a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005f6e:	f7fa f987 	bl	8000280 <__aeabi_uldivmod>
 8005f72:	4602      	mov	r2, r0
 8005f74:	460b      	mov	r3, r1
 8005f76:	4613      	mov	r3, r2
 8005f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f7a:	e053      	b.n	8006024 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f7c:	4b35      	ldr	r3, [pc, #212]	@ (8006054 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	099b      	lsrs	r3, r3, #6
 8005f82:	2200      	movs	r2, #0
 8005f84:	613b      	str	r3, [r7, #16]
 8005f86:	617a      	str	r2, [r7, #20]
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005f8e:	f04f 0b00 	mov.w	fp, #0
 8005f92:	4652      	mov	r2, sl
 8005f94:	465b      	mov	r3, fp
 8005f96:	f04f 0000 	mov.w	r0, #0
 8005f9a:	f04f 0100 	mov.w	r1, #0
 8005f9e:	0159      	lsls	r1, r3, #5
 8005fa0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fa4:	0150      	lsls	r0, r2, #5
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	460b      	mov	r3, r1
 8005faa:	ebb2 080a 	subs.w	r8, r2, sl
 8005fae:	eb63 090b 	sbc.w	r9, r3, fp
 8005fb2:	f04f 0200 	mov.w	r2, #0
 8005fb6:	f04f 0300 	mov.w	r3, #0
 8005fba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005fbe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005fc2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005fc6:	ebb2 0408 	subs.w	r4, r2, r8
 8005fca:	eb63 0509 	sbc.w	r5, r3, r9
 8005fce:	f04f 0200 	mov.w	r2, #0
 8005fd2:	f04f 0300 	mov.w	r3, #0
 8005fd6:	00eb      	lsls	r3, r5, #3
 8005fd8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005fdc:	00e2      	lsls	r2, r4, #3
 8005fde:	4614      	mov	r4, r2
 8005fe0:	461d      	mov	r5, r3
 8005fe2:	eb14 030a 	adds.w	r3, r4, sl
 8005fe6:	603b      	str	r3, [r7, #0]
 8005fe8:	eb45 030b 	adc.w	r3, r5, fp
 8005fec:	607b      	str	r3, [r7, #4]
 8005fee:	f04f 0200 	mov.w	r2, #0
 8005ff2:	f04f 0300 	mov.w	r3, #0
 8005ff6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ffa:	4629      	mov	r1, r5
 8005ffc:	028b      	lsls	r3, r1, #10
 8005ffe:	4621      	mov	r1, r4
 8006000:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006004:	4621      	mov	r1, r4
 8006006:	028a      	lsls	r2, r1, #10
 8006008:	4610      	mov	r0, r2
 800600a:	4619      	mov	r1, r3
 800600c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800600e:	2200      	movs	r2, #0
 8006010:	60bb      	str	r3, [r7, #8]
 8006012:	60fa      	str	r2, [r7, #12]
 8006014:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006018:	f7fa f932 	bl	8000280 <__aeabi_uldivmod>
 800601c:	4602      	mov	r2, r0
 800601e:	460b      	mov	r3, r1
 8006020:	4613      	mov	r3, r2
 8006022:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006024:	4b0b      	ldr	r3, [pc, #44]	@ (8006054 <HAL_RCC_GetSysClockFreq+0x180>)
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	0c1b      	lsrs	r3, r3, #16
 800602a:	f003 0303 	and.w	r3, r3, #3
 800602e:	3301      	adds	r3, #1
 8006030:	005b      	lsls	r3, r3, #1
 8006032:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006034:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006038:	fbb2 f3f3 	udiv	r3, r2, r3
 800603c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800603e:	e002      	b.n	8006046 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006040:	4b05      	ldr	r3, [pc, #20]	@ (8006058 <HAL_RCC_GetSysClockFreq+0x184>)
 8006042:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006044:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006048:	4618      	mov	r0, r3
 800604a:	3740      	adds	r7, #64	@ 0x40
 800604c:	46bd      	mov	sp, r7
 800604e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006052:	bf00      	nop
 8006054:	40023800 	.word	0x40023800
 8006058:	00f42400 	.word	0x00f42400
 800605c:	017d7840 	.word	0x017d7840

08006060 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006060:	b480      	push	{r7}
 8006062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006064:	4b03      	ldr	r3, [pc, #12]	@ (8006074 <HAL_RCC_GetHCLKFreq+0x14>)
 8006066:	681b      	ldr	r3, [r3, #0]
}
 8006068:	4618      	mov	r0, r3
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	2000000c 	.word	0x2000000c

08006078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800607c:	f7ff fff0 	bl	8006060 <HAL_RCC_GetHCLKFreq>
 8006080:	4602      	mov	r2, r0
 8006082:	4b05      	ldr	r3, [pc, #20]	@ (8006098 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	0a9b      	lsrs	r3, r3, #10
 8006088:	f003 0307 	and.w	r3, r3, #7
 800608c:	4903      	ldr	r1, [pc, #12]	@ (800609c <HAL_RCC_GetPCLK1Freq+0x24>)
 800608e:	5ccb      	ldrb	r3, [r1, r3]
 8006090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006094:	4618      	mov	r0, r3
 8006096:	bd80      	pop	{r7, pc}
 8006098:	40023800 	.word	0x40023800
 800609c:	0800c8b4 	.word	0x0800c8b4

080060a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b082      	sub	sp, #8
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e041      	b.n	8006136 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d106      	bne.n	80060cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fb fc54 	bl	8001974 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2202      	movs	r2, #2
 80060d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	3304      	adds	r3, #4
 80060dc:	4619      	mov	r1, r3
 80060de:	4610      	mov	r0, r2
 80060e0:	f000 fc3c 	bl	800695c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2201      	movs	r2, #1
 80060f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	3708      	adds	r7, #8
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
	...

08006140 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800614e:	b2db      	uxtb	r3, r3
 8006150:	2b01      	cmp	r3, #1
 8006152:	d001      	beq.n	8006158 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	e044      	b.n	80061e2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2202      	movs	r2, #2
 800615c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68da      	ldr	r2, [r3, #12]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f042 0201 	orr.w	r2, r2, #1
 800616e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a1e      	ldr	r2, [pc, #120]	@ (80061f0 <HAL_TIM_Base_Start_IT+0xb0>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d018      	beq.n	80061ac <HAL_TIM_Base_Start_IT+0x6c>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006182:	d013      	beq.n	80061ac <HAL_TIM_Base_Start_IT+0x6c>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a1a      	ldr	r2, [pc, #104]	@ (80061f4 <HAL_TIM_Base_Start_IT+0xb4>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d00e      	beq.n	80061ac <HAL_TIM_Base_Start_IT+0x6c>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a19      	ldr	r2, [pc, #100]	@ (80061f8 <HAL_TIM_Base_Start_IT+0xb8>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d009      	beq.n	80061ac <HAL_TIM_Base_Start_IT+0x6c>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a17      	ldr	r2, [pc, #92]	@ (80061fc <HAL_TIM_Base_Start_IT+0xbc>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d004      	beq.n	80061ac <HAL_TIM_Base_Start_IT+0x6c>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a16      	ldr	r2, [pc, #88]	@ (8006200 <HAL_TIM_Base_Start_IT+0xc0>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d111      	bne.n	80061d0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	f003 0307 	and.w	r3, r3, #7
 80061b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2b06      	cmp	r3, #6
 80061bc:	d010      	beq.n	80061e0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f042 0201 	orr.w	r2, r2, #1
 80061cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061ce:	e007      	b.n	80061e0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f042 0201 	orr.w	r2, r2, #1
 80061de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3714      	adds	r7, #20
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	40010000 	.word	0x40010000
 80061f4:	40000400 	.word	0x40000400
 80061f8:	40000800 	.word	0x40000800
 80061fc:	40000c00 	.word	0x40000c00
 8006200:	40014000 	.word	0x40014000

08006204 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e041      	b.n	800629a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800621c:	b2db      	uxtb	r3, r3
 800621e:	2b00      	cmp	r3, #0
 8006220:	d106      	bne.n	8006230 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f839 	bl	80062a2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2202      	movs	r2, #2
 8006234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	3304      	adds	r3, #4
 8006240:	4619      	mov	r1, r3
 8006242:	4610      	mov	r0, r2
 8006244:	f000 fb8a 	bl	800695c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3708      	adds	r7, #8
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}

080062a2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80062a2:	b480      	push	{r7}
 80062a4:	b083      	sub	sp, #12
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80062aa:	bf00      	nop
 80062ac:	370c      	adds	r7, #12
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
	...

080062b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d109      	bne.n	80062dc <HAL_TIM_PWM_Start+0x24>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	bf14      	ite	ne
 80062d4:	2301      	movne	r3, #1
 80062d6:	2300      	moveq	r3, #0
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	e022      	b.n	8006322 <HAL_TIM_PWM_Start+0x6a>
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	2b04      	cmp	r3, #4
 80062e0:	d109      	bne.n	80062f6 <HAL_TIM_PWM_Start+0x3e>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	bf14      	ite	ne
 80062ee:	2301      	movne	r3, #1
 80062f0:	2300      	moveq	r3, #0
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	e015      	b.n	8006322 <HAL_TIM_PWM_Start+0x6a>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	2b08      	cmp	r3, #8
 80062fa:	d109      	bne.n	8006310 <HAL_TIM_PWM_Start+0x58>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006302:	b2db      	uxtb	r3, r3
 8006304:	2b01      	cmp	r3, #1
 8006306:	bf14      	ite	ne
 8006308:	2301      	movne	r3, #1
 800630a:	2300      	moveq	r3, #0
 800630c:	b2db      	uxtb	r3, r3
 800630e:	e008      	b.n	8006322 <HAL_TIM_PWM_Start+0x6a>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006316:	b2db      	uxtb	r3, r3
 8006318:	2b01      	cmp	r3, #1
 800631a:	bf14      	ite	ne
 800631c:	2301      	movne	r3, #1
 800631e:	2300      	moveq	r3, #0
 8006320:	b2db      	uxtb	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	e068      	b.n	80063fc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d104      	bne.n	800633a <HAL_TIM_PWM_Start+0x82>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2202      	movs	r2, #2
 8006334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006338:	e013      	b.n	8006362 <HAL_TIM_PWM_Start+0xaa>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b04      	cmp	r3, #4
 800633e:	d104      	bne.n	800634a <HAL_TIM_PWM_Start+0x92>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2202      	movs	r2, #2
 8006344:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006348:	e00b      	b.n	8006362 <HAL_TIM_PWM_Start+0xaa>
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	2b08      	cmp	r3, #8
 800634e:	d104      	bne.n	800635a <HAL_TIM_PWM_Start+0xa2>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2202      	movs	r2, #2
 8006354:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006358:	e003      	b.n	8006362 <HAL_TIM_PWM_Start+0xaa>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2202      	movs	r2, #2
 800635e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2201      	movs	r2, #1
 8006368:	6839      	ldr	r1, [r7, #0]
 800636a:	4618      	mov	r0, r3
 800636c:	f000 fda2 	bl	8006eb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a23      	ldr	r2, [pc, #140]	@ (8006404 <HAL_TIM_PWM_Start+0x14c>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d107      	bne.n	800638a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006388:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a1d      	ldr	r2, [pc, #116]	@ (8006404 <HAL_TIM_PWM_Start+0x14c>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d018      	beq.n	80063c6 <HAL_TIM_PWM_Start+0x10e>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800639c:	d013      	beq.n	80063c6 <HAL_TIM_PWM_Start+0x10e>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a19      	ldr	r2, [pc, #100]	@ (8006408 <HAL_TIM_PWM_Start+0x150>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d00e      	beq.n	80063c6 <HAL_TIM_PWM_Start+0x10e>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a17      	ldr	r2, [pc, #92]	@ (800640c <HAL_TIM_PWM_Start+0x154>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d009      	beq.n	80063c6 <HAL_TIM_PWM_Start+0x10e>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a16      	ldr	r2, [pc, #88]	@ (8006410 <HAL_TIM_PWM_Start+0x158>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d004      	beq.n	80063c6 <HAL_TIM_PWM_Start+0x10e>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a14      	ldr	r2, [pc, #80]	@ (8006414 <HAL_TIM_PWM_Start+0x15c>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d111      	bne.n	80063ea <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	f003 0307 	and.w	r3, r3, #7
 80063d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2b06      	cmp	r3, #6
 80063d6:	d010      	beq.n	80063fa <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f042 0201 	orr.w	r2, r2, #1
 80063e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063e8:	e007      	b.n	80063fa <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f042 0201 	orr.w	r2, r2, #1
 80063f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063fa:	2300      	movs	r3, #0
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3710      	adds	r7, #16
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}
 8006404:	40010000 	.word	0x40010000
 8006408:	40000400 	.word	0x40000400
 800640c:	40000800 	.word	0x40000800
 8006410:	40000c00 	.word	0x40000c00
 8006414:	40014000 	.word	0x40014000

08006418 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	f003 0302 	and.w	r3, r3, #2
 8006436:	2b00      	cmp	r3, #0
 8006438:	d020      	beq.n	800647c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f003 0302 	and.w	r3, r3, #2
 8006440:	2b00      	cmp	r3, #0
 8006442:	d01b      	beq.n	800647c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f06f 0202 	mvn.w	r2, #2
 800644c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2201      	movs	r2, #1
 8006452:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	f003 0303 	and.w	r3, r3, #3
 800645e:	2b00      	cmp	r3, #0
 8006460:	d003      	beq.n	800646a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f000 fa5b 	bl	800691e <HAL_TIM_IC_CaptureCallback>
 8006468:	e005      	b.n	8006476 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fa4d 	bl	800690a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 fa5e 	bl	8006932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	f003 0304 	and.w	r3, r3, #4
 8006482:	2b00      	cmp	r3, #0
 8006484:	d020      	beq.n	80064c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f003 0304 	and.w	r3, r3, #4
 800648c:	2b00      	cmp	r3, #0
 800648e:	d01b      	beq.n	80064c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f06f 0204 	mvn.w	r2, #4
 8006498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2202      	movs	r2, #2
 800649e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d003      	beq.n	80064b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 fa35 	bl	800691e <HAL_TIM_IC_CaptureCallback>
 80064b4:	e005      	b.n	80064c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 fa27 	bl	800690a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 fa38 	bl	8006932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	f003 0308 	and.w	r3, r3, #8
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d020      	beq.n	8006514 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f003 0308 	and.w	r3, r3, #8
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d01b      	beq.n	8006514 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f06f 0208 	mvn.w	r2, #8
 80064e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2204      	movs	r2, #4
 80064ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	69db      	ldr	r3, [r3, #28]
 80064f2:	f003 0303 	and.w	r3, r3, #3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d003      	beq.n	8006502 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 fa0f 	bl	800691e <HAL_TIM_IC_CaptureCallback>
 8006500:	e005      	b.n	800650e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f000 fa01 	bl	800690a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 fa12 	bl	8006932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	f003 0310 	and.w	r3, r3, #16
 800651a:	2b00      	cmp	r3, #0
 800651c:	d020      	beq.n	8006560 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f003 0310 	and.w	r3, r3, #16
 8006524:	2b00      	cmp	r3, #0
 8006526:	d01b      	beq.n	8006560 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f06f 0210 	mvn.w	r2, #16
 8006530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2208      	movs	r2, #8
 8006536:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	69db      	ldr	r3, [r3, #28]
 800653e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006542:	2b00      	cmp	r3, #0
 8006544:	d003      	beq.n	800654e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 f9e9 	bl	800691e <HAL_TIM_IC_CaptureCallback>
 800654c:	e005      	b.n	800655a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 f9db 	bl	800690a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f000 f9ec 	bl	8006932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	f003 0301 	and.w	r3, r3, #1
 8006566:	2b00      	cmp	r3, #0
 8006568:	d00c      	beq.n	8006584 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f003 0301 	and.w	r3, r3, #1
 8006570:	2b00      	cmp	r3, #0
 8006572:	d007      	beq.n	8006584 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f06f 0201 	mvn.w	r2, #1
 800657c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f7fa fac0 	bl	8000b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00c      	beq.n	80065a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006594:	2b00      	cmp	r3, #0
 8006596:	d007      	beq.n	80065a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80065a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f000 fd24 	bl	8006ff0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00c      	beq.n	80065cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d007      	beq.n	80065cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 f9bd 	bl	8006946 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	f003 0320 	and.w	r3, r3, #32
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00c      	beq.n	80065f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d007      	beq.n	80065f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f06f 0220 	mvn.w	r2, #32
 80065e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 fcf6 	bl	8006fdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065f0:	bf00      	nop
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006604:	2300      	movs	r3, #0
 8006606:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800660e:	2b01      	cmp	r3, #1
 8006610:	d101      	bne.n	8006616 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006612:	2302      	movs	r3, #2
 8006614:	e0ae      	b.n	8006774 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2201      	movs	r2, #1
 800661a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2b0c      	cmp	r3, #12
 8006622:	f200 809f 	bhi.w	8006764 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006626:	a201      	add	r2, pc, #4	@ (adr r2, 800662c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800662c:	08006661 	.word	0x08006661
 8006630:	08006765 	.word	0x08006765
 8006634:	08006765 	.word	0x08006765
 8006638:	08006765 	.word	0x08006765
 800663c:	080066a1 	.word	0x080066a1
 8006640:	08006765 	.word	0x08006765
 8006644:	08006765 	.word	0x08006765
 8006648:	08006765 	.word	0x08006765
 800664c:	080066e3 	.word	0x080066e3
 8006650:	08006765 	.word	0x08006765
 8006654:	08006765 	.word	0x08006765
 8006658:	08006765 	.word	0x08006765
 800665c:	08006723 	.word	0x08006723
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68b9      	ldr	r1, [r7, #8]
 8006666:	4618      	mov	r0, r3
 8006668:	f000 f9fe 	bl	8006a68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	699a      	ldr	r2, [r3, #24]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0208 	orr.w	r2, r2, #8
 800667a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	699a      	ldr	r2, [r3, #24]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f022 0204 	bic.w	r2, r2, #4
 800668a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6999      	ldr	r1, [r3, #24]
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	691a      	ldr	r2, [r3, #16]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	430a      	orrs	r2, r1
 800669c:	619a      	str	r2, [r3, #24]
      break;
 800669e:	e064      	b.n	800676a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68b9      	ldr	r1, [r7, #8]
 80066a6:	4618      	mov	r0, r3
 80066a8:	f000 fa44 	bl	8006b34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	699a      	ldr	r2, [r3, #24]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	699a      	ldr	r2, [r3, #24]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6999      	ldr	r1, [r3, #24]
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	691b      	ldr	r3, [r3, #16]
 80066d6:	021a      	lsls	r2, r3, #8
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	430a      	orrs	r2, r1
 80066de:	619a      	str	r2, [r3, #24]
      break;
 80066e0:	e043      	b.n	800676a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68b9      	ldr	r1, [r7, #8]
 80066e8:	4618      	mov	r0, r3
 80066ea:	f000 fa8f 	bl	8006c0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	69da      	ldr	r2, [r3, #28]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f042 0208 	orr.w	r2, r2, #8
 80066fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	69da      	ldr	r2, [r3, #28]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f022 0204 	bic.w	r2, r2, #4
 800670c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	69d9      	ldr	r1, [r3, #28]
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	691a      	ldr	r2, [r3, #16]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	430a      	orrs	r2, r1
 800671e:	61da      	str	r2, [r3, #28]
      break;
 8006720:	e023      	b.n	800676a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68b9      	ldr	r1, [r7, #8]
 8006728:	4618      	mov	r0, r3
 800672a:	f000 fad9 	bl	8006ce0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	69da      	ldr	r2, [r3, #28]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800673c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	69da      	ldr	r2, [r3, #28]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800674c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	69d9      	ldr	r1, [r3, #28]
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	691b      	ldr	r3, [r3, #16]
 8006758:	021a      	lsls	r2, r3, #8
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	430a      	orrs	r2, r1
 8006760:	61da      	str	r2, [r3, #28]
      break;
 8006762:	e002      	b.n	800676a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	75fb      	strb	r3, [r7, #23]
      break;
 8006768:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006772:	7dfb      	ldrb	r3, [r7, #23]
}
 8006774:	4618      	mov	r0, r3
 8006776:	3718      	adds	r7, #24
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}

0800677c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006786:	2300      	movs	r3, #0
 8006788:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006790:	2b01      	cmp	r3, #1
 8006792:	d101      	bne.n	8006798 <HAL_TIM_ConfigClockSource+0x1c>
 8006794:	2302      	movs	r3, #2
 8006796:	e0b4      	b.n	8006902 <HAL_TIM_ConfigClockSource+0x186>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80067b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067d0:	d03e      	beq.n	8006850 <HAL_TIM_ConfigClockSource+0xd4>
 80067d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067d6:	f200 8087 	bhi.w	80068e8 <HAL_TIM_ConfigClockSource+0x16c>
 80067da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067de:	f000 8086 	beq.w	80068ee <HAL_TIM_ConfigClockSource+0x172>
 80067e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067e6:	d87f      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x16c>
 80067e8:	2b70      	cmp	r3, #112	@ 0x70
 80067ea:	d01a      	beq.n	8006822 <HAL_TIM_ConfigClockSource+0xa6>
 80067ec:	2b70      	cmp	r3, #112	@ 0x70
 80067ee:	d87b      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x16c>
 80067f0:	2b60      	cmp	r3, #96	@ 0x60
 80067f2:	d050      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0x11a>
 80067f4:	2b60      	cmp	r3, #96	@ 0x60
 80067f6:	d877      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x16c>
 80067f8:	2b50      	cmp	r3, #80	@ 0x50
 80067fa:	d03c      	beq.n	8006876 <HAL_TIM_ConfigClockSource+0xfa>
 80067fc:	2b50      	cmp	r3, #80	@ 0x50
 80067fe:	d873      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006800:	2b40      	cmp	r3, #64	@ 0x40
 8006802:	d058      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x13a>
 8006804:	2b40      	cmp	r3, #64	@ 0x40
 8006806:	d86f      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006808:	2b30      	cmp	r3, #48	@ 0x30
 800680a:	d064      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x15a>
 800680c:	2b30      	cmp	r3, #48	@ 0x30
 800680e:	d86b      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006810:	2b20      	cmp	r3, #32
 8006812:	d060      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x15a>
 8006814:	2b20      	cmp	r3, #32
 8006816:	d867      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006818:	2b00      	cmp	r3, #0
 800681a:	d05c      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x15a>
 800681c:	2b10      	cmp	r3, #16
 800681e:	d05a      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x15a>
 8006820:	e062      	b.n	80068e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006832:	f000 fb1f 	bl	8006e74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006844:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	609a      	str	r2, [r3, #8]
      break;
 800684e:	e04f      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006860:	f000 fb08 	bl	8006e74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	689a      	ldr	r2, [r3, #8]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006872:	609a      	str	r2, [r3, #8]
      break;
 8006874:	e03c      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006882:	461a      	mov	r2, r3
 8006884:	f000 fa7c 	bl	8006d80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2150      	movs	r1, #80	@ 0x50
 800688e:	4618      	mov	r0, r3
 8006890:	f000 fad5 	bl	8006e3e <TIM_ITRx_SetConfig>
      break;
 8006894:	e02c      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80068a2:	461a      	mov	r2, r3
 80068a4:	f000 fa9b 	bl	8006dde <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2160      	movs	r1, #96	@ 0x60
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 fac5 	bl	8006e3e <TIM_ITRx_SetConfig>
      break;
 80068b4:	e01c      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068c2:	461a      	mov	r2, r3
 80068c4:	f000 fa5c 	bl	8006d80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	2140      	movs	r1, #64	@ 0x40
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 fab5 	bl	8006e3e <TIM_ITRx_SetConfig>
      break;
 80068d4:	e00c      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4619      	mov	r1, r3
 80068e0:	4610      	mov	r0, r2
 80068e2:	f000 faac 	bl	8006e3e <TIM_ITRx_SetConfig>
      break;
 80068e6:	e003      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	73fb      	strb	r3, [r7, #15]
      break;
 80068ec:	e000      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80068ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006900:	7bfb      	ldrb	r3, [r7, #15]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}

0800690a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800690a:	b480      	push	{r7}
 800690c:	b083      	sub	sp, #12
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006912:	bf00      	nop
 8006914:	370c      	adds	r7, #12
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr

0800691e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800691e:	b480      	push	{r7}
 8006920:	b083      	sub	sp, #12
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006926:	bf00      	nop
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006932:	b480      	push	{r7}
 8006934:	b083      	sub	sp, #12
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800693a:	bf00      	nop
 800693c:	370c      	adds	r7, #12
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr

08006946 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006946:	b480      	push	{r7}
 8006948:	b083      	sub	sp, #12
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800694e:	bf00      	nop
 8006950:	370c      	adds	r7, #12
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
	...

0800695c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800695c:	b480      	push	{r7}
 800695e:	b085      	sub	sp, #20
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a37      	ldr	r2, [pc, #220]	@ (8006a4c <TIM_Base_SetConfig+0xf0>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d00f      	beq.n	8006994 <TIM_Base_SetConfig+0x38>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800697a:	d00b      	beq.n	8006994 <TIM_Base_SetConfig+0x38>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a34      	ldr	r2, [pc, #208]	@ (8006a50 <TIM_Base_SetConfig+0xf4>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d007      	beq.n	8006994 <TIM_Base_SetConfig+0x38>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a33      	ldr	r2, [pc, #204]	@ (8006a54 <TIM_Base_SetConfig+0xf8>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d003      	beq.n	8006994 <TIM_Base_SetConfig+0x38>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a32      	ldr	r2, [pc, #200]	@ (8006a58 <TIM_Base_SetConfig+0xfc>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d108      	bne.n	80069a6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800699a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a28      	ldr	r2, [pc, #160]	@ (8006a4c <TIM_Base_SetConfig+0xf0>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d01b      	beq.n	80069e6 <TIM_Base_SetConfig+0x8a>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069b4:	d017      	beq.n	80069e6 <TIM_Base_SetConfig+0x8a>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a25      	ldr	r2, [pc, #148]	@ (8006a50 <TIM_Base_SetConfig+0xf4>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d013      	beq.n	80069e6 <TIM_Base_SetConfig+0x8a>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a24      	ldr	r2, [pc, #144]	@ (8006a54 <TIM_Base_SetConfig+0xf8>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d00f      	beq.n	80069e6 <TIM_Base_SetConfig+0x8a>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a23      	ldr	r2, [pc, #140]	@ (8006a58 <TIM_Base_SetConfig+0xfc>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d00b      	beq.n	80069e6 <TIM_Base_SetConfig+0x8a>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a22      	ldr	r2, [pc, #136]	@ (8006a5c <TIM_Base_SetConfig+0x100>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d007      	beq.n	80069e6 <TIM_Base_SetConfig+0x8a>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a21      	ldr	r2, [pc, #132]	@ (8006a60 <TIM_Base_SetConfig+0x104>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d003      	beq.n	80069e6 <TIM_Base_SetConfig+0x8a>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a20      	ldr	r2, [pc, #128]	@ (8006a64 <TIM_Base_SetConfig+0x108>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d108      	bne.n	80069f8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	695b      	ldr	r3, [r3, #20]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	689a      	ldr	r2, [r3, #8]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a0c      	ldr	r2, [pc, #48]	@ (8006a4c <TIM_Base_SetConfig+0xf0>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d103      	bne.n	8006a26 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	691a      	ldr	r2, [r3, #16]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f043 0204 	orr.w	r2, r3, #4
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2201      	movs	r2, #1
 8006a36:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	601a      	str	r2, [r3, #0]
}
 8006a3e:	bf00      	nop
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	40010000 	.word	0x40010000
 8006a50:	40000400 	.word	0x40000400
 8006a54:	40000800 	.word	0x40000800
 8006a58:	40000c00 	.word	0x40000c00
 8006a5c:	40014000 	.word	0x40014000
 8006a60:	40014400 	.word	0x40014400
 8006a64:	40014800 	.word	0x40014800

08006a68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b087      	sub	sp, #28
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6a1b      	ldr	r3, [r3, #32]
 8006a76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6a1b      	ldr	r3, [r3, #32]
 8006a7c:	f023 0201 	bic.w	r2, r3, #1
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	699b      	ldr	r3, [r3, #24]
 8006a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f023 0303 	bic.w	r3, r3, #3
 8006a9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	f023 0302 	bic.w	r3, r3, #2
 8006ab0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	697a      	ldr	r2, [r7, #20]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a1c      	ldr	r2, [pc, #112]	@ (8006b30 <TIM_OC1_SetConfig+0xc8>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d10c      	bne.n	8006ade <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	f023 0308 	bic.w	r3, r3, #8
 8006aca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	697a      	ldr	r2, [r7, #20]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	f023 0304 	bic.w	r3, r3, #4
 8006adc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a13      	ldr	r2, [pc, #76]	@ (8006b30 <TIM_OC1_SetConfig+0xc8>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d111      	bne.n	8006b0a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006aec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006af4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	693a      	ldr	r2, [r7, #16]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	699b      	ldr	r3, [r3, #24]
 8006b04:	693a      	ldr	r2, [r7, #16]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	693a      	ldr	r2, [r7, #16]
 8006b0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	685a      	ldr	r2, [r3, #4]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	697a      	ldr	r2, [r7, #20]
 8006b22:	621a      	str	r2, [r3, #32]
}
 8006b24:	bf00      	nop
 8006b26:	371c      	adds	r7, #28
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr
 8006b30:	40010000 	.word	0x40010000

08006b34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b087      	sub	sp, #28
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a1b      	ldr	r3, [r3, #32]
 8006b42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a1b      	ldr	r3, [r3, #32]
 8006b48:	f023 0210 	bic.w	r2, r3, #16
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	021b      	lsls	r3, r3, #8
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	f023 0320 	bic.w	r3, r3, #32
 8006b7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	011b      	lsls	r3, r3, #4
 8006b86:	697a      	ldr	r2, [r7, #20]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a1e      	ldr	r2, [pc, #120]	@ (8006c08 <TIM_OC2_SetConfig+0xd4>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d10d      	bne.n	8006bb0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	011b      	lsls	r3, r3, #4
 8006ba2:	697a      	ldr	r2, [r7, #20]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a15      	ldr	r2, [pc, #84]	@ (8006c08 <TIM_OC2_SetConfig+0xd4>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d113      	bne.n	8006be0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006bbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006bc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	695b      	ldr	r3, [r3, #20]
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	693a      	ldr	r2, [r7, #16]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	693a      	ldr	r2, [r7, #16]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	693a      	ldr	r2, [r7, #16]
 8006be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	68fa      	ldr	r2, [r7, #12]
 8006bea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685a      	ldr	r2, [r3, #4]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	697a      	ldr	r2, [r7, #20]
 8006bf8:	621a      	str	r2, [r3, #32]
}
 8006bfa:	bf00      	nop
 8006bfc:	371c      	adds	r7, #28
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr
 8006c06:	bf00      	nop
 8006c08:	40010000 	.word	0x40010000

08006c0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b087      	sub	sp, #28
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a1b      	ldr	r3, [r3, #32]
 8006c1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a1b      	ldr	r3, [r3, #32]
 8006c20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	69db      	ldr	r3, [r3, #28]
 8006c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f023 0303 	bic.w	r3, r3, #3
 8006c42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	021b      	lsls	r3, r3, #8
 8006c5c:	697a      	ldr	r2, [r7, #20]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a1d      	ldr	r2, [pc, #116]	@ (8006cdc <TIM_OC3_SetConfig+0xd0>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d10d      	bne.n	8006c86 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	021b      	lsls	r3, r3, #8
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a14      	ldr	r2, [pc, #80]	@ (8006cdc <TIM_OC3_SetConfig+0xd0>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d113      	bne.n	8006cb6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	011b      	lsls	r3, r3, #4
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	699b      	ldr	r3, [r3, #24]
 8006cae:	011b      	lsls	r3, r3, #4
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	693a      	ldr	r2, [r7, #16]
 8006cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	685a      	ldr	r2, [r3, #4]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	621a      	str	r2, [r3, #32]
}
 8006cd0:	bf00      	nop
 8006cd2:	371c      	adds	r7, #28
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr
 8006cdc:	40010000 	.word	0x40010000

08006ce0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b087      	sub	sp, #28
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	021b      	lsls	r3, r3, #8
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	031b      	lsls	r3, r3, #12
 8006d32:	693a      	ldr	r2, [r7, #16]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a10      	ldr	r2, [pc, #64]	@ (8006d7c <TIM_OC4_SetConfig+0x9c>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d109      	bne.n	8006d54 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	695b      	ldr	r3, [r3, #20]
 8006d4c:	019b      	lsls	r3, r3, #6
 8006d4e:	697a      	ldr	r2, [r7, #20]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	68fa      	ldr	r2, [r7, #12]
 8006d5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	685a      	ldr	r2, [r3, #4]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	693a      	ldr	r2, [r7, #16]
 8006d6c:	621a      	str	r2, [r3, #32]
}
 8006d6e:	bf00      	nop
 8006d70:	371c      	adds	r7, #28
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop
 8006d7c:	40010000 	.word	0x40010000

08006d80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	60f8      	str	r0, [r7, #12]
 8006d88:	60b9      	str	r1, [r7, #8]
 8006d8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6a1b      	ldr	r3, [r3, #32]
 8006d90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6a1b      	ldr	r3, [r3, #32]
 8006d96:	f023 0201 	bic.w	r2, r3, #1
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	699b      	ldr	r3, [r3, #24]
 8006da2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006daa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	011b      	lsls	r3, r3, #4
 8006db0:	693a      	ldr	r2, [r7, #16]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	f023 030a 	bic.w	r3, r3, #10
 8006dbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	697a      	ldr	r2, [r7, #20]
 8006dd0:	621a      	str	r2, [r3, #32]
}
 8006dd2:	bf00      	nop
 8006dd4:	371c      	adds	r7, #28
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ddc:	4770      	bx	lr

08006dde <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dde:	b480      	push	{r7}
 8006de0:	b087      	sub	sp, #28
 8006de2:	af00      	add	r7, sp, #0
 8006de4:	60f8      	str	r0, [r7, #12]
 8006de6:	60b9      	str	r1, [r7, #8]
 8006de8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6a1b      	ldr	r3, [r3, #32]
 8006dee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6a1b      	ldr	r3, [r3, #32]
 8006df4:	f023 0210 	bic.w	r2, r3, #16
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	031b      	lsls	r3, r3, #12
 8006e0e:	693a      	ldr	r2, [r7, #16]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e1a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	011b      	lsls	r3, r3, #4
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	621a      	str	r2, [r3, #32]
}
 8006e32:	bf00      	nop
 8006e34:	371c      	adds	r7, #28
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr

08006e3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b085      	sub	sp, #20
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
 8006e46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e56:	683a      	ldr	r2, [r7, #0]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	f043 0307 	orr.w	r3, r3, #7
 8006e60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	609a      	str	r2, [r3, #8]
}
 8006e68:	bf00      	nop
 8006e6a:	3714      	adds	r7, #20
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b087      	sub	sp, #28
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	60b9      	str	r1, [r7, #8]
 8006e7e:	607a      	str	r2, [r7, #4]
 8006e80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	021a      	lsls	r2, r3, #8
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	431a      	orrs	r2, r3
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	697a      	ldr	r2, [r7, #20]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	609a      	str	r2, [r3, #8]
}
 8006ea8:	bf00      	nop
 8006eaa:	371c      	adds	r7, #28
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b087      	sub	sp, #28
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	f003 031f 	and.w	r3, r3, #31
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ecc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6a1a      	ldr	r2, [r3, #32]
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	43db      	mvns	r3, r3
 8006ed6:	401a      	ands	r2, r3
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6a1a      	ldr	r2, [r3, #32]
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	f003 031f 	and.w	r3, r3, #31
 8006ee6:	6879      	ldr	r1, [r7, #4]
 8006ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8006eec:	431a      	orrs	r2, r3
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	621a      	str	r2, [r3, #32]
}
 8006ef2:	bf00      	nop
 8006ef4:	371c      	adds	r7, #28
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
	...

08006f00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b085      	sub	sp, #20
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d101      	bne.n	8006f18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f14:	2302      	movs	r3, #2
 8006f16:	e050      	b.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2202      	movs	r2, #2
 8006f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	68fa      	ldr	r2, [r7, #12]
 8006f46:	4313      	orrs	r3, r2
 8006f48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a1c      	ldr	r2, [pc, #112]	@ (8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d018      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f64:	d013      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a18      	ldr	r2, [pc, #96]	@ (8006fcc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d00e      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a16      	ldr	r2, [pc, #88]	@ (8006fd0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d009      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a15      	ldr	r2, [pc, #84]	@ (8006fd4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d004      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a13      	ldr	r2, [pc, #76]	@ (8006fd8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d10c      	bne.n	8006fa8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	68ba      	ldr	r2, [r7, #8]
 8006fa6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3714      	adds	r7, #20
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	40010000 	.word	0x40010000
 8006fcc:	40000400 	.word	0x40000400
 8006fd0:	40000800 	.word	0x40000800
 8006fd4:	40000c00 	.word	0x40000c00
 8006fd8:	40014000 	.word	0x40014000

08006fdc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b083      	sub	sp, #12
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fe4:	bf00      	nop
 8006fe6:	370c      	adds	r7, #12
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ff8:	bf00      	nop
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007004:	b084      	sub	sp, #16
 8007006:	b580      	push	{r7, lr}
 8007008:	b084      	sub	sp, #16
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]
 800700e:	f107 001c 	add.w	r0, r7, #28
 8007012:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007016:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800701a:	2b01      	cmp	r3, #1
 800701c:	d123      	bne.n	8007066 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007022:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007032:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007046:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800704a:	2b01      	cmp	r3, #1
 800704c:	d105      	bne.n	800705a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f001 fae8 	bl	8008630 <USB_CoreReset>
 8007060:	4603      	mov	r3, r0
 8007062:	73fb      	strb	r3, [r7, #15]
 8007064:	e01b      	b.n	800709e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f001 fadc 	bl	8008630 <USB_CoreReset>
 8007078:	4603      	mov	r3, r0
 800707a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800707c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007080:	2b00      	cmp	r3, #0
 8007082:	d106      	bne.n	8007092 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007088:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007090:	e005      	b.n	800709e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007096:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800709e:	7fbb      	ldrb	r3, [r7, #30]
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d10b      	bne.n	80070bc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	f043 0206 	orr.w	r2, r3, #6
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	f043 0220 	orr.w	r2, r3, #32
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80070bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3710      	adds	r7, #16
 80070c2:	46bd      	mov	sp, r7
 80070c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070c8:	b004      	add	sp, #16
 80070ca:	4770      	bx	lr

080070cc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b087      	sub	sp, #28
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	4613      	mov	r3, r2
 80070d8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80070da:	79fb      	ldrb	r3, [r7, #7]
 80070dc:	2b02      	cmp	r3, #2
 80070de:	d165      	bne.n	80071ac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	4a41      	ldr	r2, [pc, #260]	@ (80071e8 <USB_SetTurnaroundTime+0x11c>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d906      	bls.n	80070f6 <USB_SetTurnaroundTime+0x2a>
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	4a40      	ldr	r2, [pc, #256]	@ (80071ec <USB_SetTurnaroundTime+0x120>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d202      	bcs.n	80070f6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80070f0:	230f      	movs	r3, #15
 80070f2:	617b      	str	r3, [r7, #20]
 80070f4:	e062      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	4a3c      	ldr	r2, [pc, #240]	@ (80071ec <USB_SetTurnaroundTime+0x120>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d306      	bcc.n	800710c <USB_SetTurnaroundTime+0x40>
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	4a3b      	ldr	r2, [pc, #236]	@ (80071f0 <USB_SetTurnaroundTime+0x124>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d202      	bcs.n	800710c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007106:	230e      	movs	r3, #14
 8007108:	617b      	str	r3, [r7, #20]
 800710a:	e057      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	4a38      	ldr	r2, [pc, #224]	@ (80071f0 <USB_SetTurnaroundTime+0x124>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d306      	bcc.n	8007122 <USB_SetTurnaroundTime+0x56>
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	4a37      	ldr	r2, [pc, #220]	@ (80071f4 <USB_SetTurnaroundTime+0x128>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d202      	bcs.n	8007122 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800711c:	230d      	movs	r3, #13
 800711e:	617b      	str	r3, [r7, #20]
 8007120:	e04c      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	4a33      	ldr	r2, [pc, #204]	@ (80071f4 <USB_SetTurnaroundTime+0x128>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d306      	bcc.n	8007138 <USB_SetTurnaroundTime+0x6c>
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	4a32      	ldr	r2, [pc, #200]	@ (80071f8 <USB_SetTurnaroundTime+0x12c>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d802      	bhi.n	8007138 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007132:	230c      	movs	r3, #12
 8007134:	617b      	str	r3, [r7, #20]
 8007136:	e041      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	4a2f      	ldr	r2, [pc, #188]	@ (80071f8 <USB_SetTurnaroundTime+0x12c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d906      	bls.n	800714e <USB_SetTurnaroundTime+0x82>
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	4a2e      	ldr	r2, [pc, #184]	@ (80071fc <USB_SetTurnaroundTime+0x130>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d802      	bhi.n	800714e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007148:	230b      	movs	r3, #11
 800714a:	617b      	str	r3, [r7, #20]
 800714c:	e036      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	4a2a      	ldr	r2, [pc, #168]	@ (80071fc <USB_SetTurnaroundTime+0x130>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d906      	bls.n	8007164 <USB_SetTurnaroundTime+0x98>
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	4a29      	ldr	r2, [pc, #164]	@ (8007200 <USB_SetTurnaroundTime+0x134>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d802      	bhi.n	8007164 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800715e:	230a      	movs	r3, #10
 8007160:	617b      	str	r3, [r7, #20]
 8007162:	e02b      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	4a26      	ldr	r2, [pc, #152]	@ (8007200 <USB_SetTurnaroundTime+0x134>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d906      	bls.n	800717a <USB_SetTurnaroundTime+0xae>
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	4a25      	ldr	r2, [pc, #148]	@ (8007204 <USB_SetTurnaroundTime+0x138>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d202      	bcs.n	800717a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007174:	2309      	movs	r3, #9
 8007176:	617b      	str	r3, [r7, #20]
 8007178:	e020      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	4a21      	ldr	r2, [pc, #132]	@ (8007204 <USB_SetTurnaroundTime+0x138>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d306      	bcc.n	8007190 <USB_SetTurnaroundTime+0xc4>
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	4a20      	ldr	r2, [pc, #128]	@ (8007208 <USB_SetTurnaroundTime+0x13c>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d802      	bhi.n	8007190 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800718a:	2308      	movs	r3, #8
 800718c:	617b      	str	r3, [r7, #20]
 800718e:	e015      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	4a1d      	ldr	r2, [pc, #116]	@ (8007208 <USB_SetTurnaroundTime+0x13c>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d906      	bls.n	80071a6 <USB_SetTurnaroundTime+0xda>
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	4a1c      	ldr	r2, [pc, #112]	@ (800720c <USB_SetTurnaroundTime+0x140>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d202      	bcs.n	80071a6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80071a0:	2307      	movs	r3, #7
 80071a2:	617b      	str	r3, [r7, #20]
 80071a4:	e00a      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80071a6:	2306      	movs	r3, #6
 80071a8:	617b      	str	r3, [r7, #20]
 80071aa:	e007      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80071ac:	79fb      	ldrb	r3, [r7, #7]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d102      	bne.n	80071b8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80071b2:	2309      	movs	r3, #9
 80071b4:	617b      	str	r3, [r7, #20]
 80071b6:	e001      	b.n	80071bc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80071b8:	2309      	movs	r3, #9
 80071ba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	68da      	ldr	r2, [r3, #12]
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	029b      	lsls	r3, r3, #10
 80071d0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80071d4:	431a      	orrs	r2, r3
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	371c      	adds	r7, #28
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr
 80071e8:	00d8acbf 	.word	0x00d8acbf
 80071ec:	00e4e1c0 	.word	0x00e4e1c0
 80071f0:	00f42400 	.word	0x00f42400
 80071f4:	01067380 	.word	0x01067380
 80071f8:	011a499f 	.word	0x011a499f
 80071fc:	01312cff 	.word	0x01312cff
 8007200:	014ca43f 	.word	0x014ca43f
 8007204:	016e3600 	.word	0x016e3600
 8007208:	01a6ab1f 	.word	0x01a6ab1f
 800720c:	01e84800 	.word	0x01e84800

08007210 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007210:	b480      	push	{r7}
 8007212:	b083      	sub	sp, #12
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	f043 0201 	orr.w	r2, r3, #1
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007224:	2300      	movs	r3, #0
}
 8007226:	4618      	mov	r0, r3
 8007228:	370c      	adds	r7, #12
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr

08007232 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007232:	b480      	push	{r7}
 8007234:	b083      	sub	sp, #12
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	f023 0201 	bic.w	r2, r3, #1
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007246:	2300      	movs	r3, #0
}
 8007248:	4618      	mov	r0, r3
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	460b      	mov	r3, r1
 800725e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007260:	2300      	movs	r3, #0
 8007262:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007270:	78fb      	ldrb	r3, [r7, #3]
 8007272:	2b01      	cmp	r3, #1
 8007274:	d115      	bne.n	80072a2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007282:	200a      	movs	r0, #10
 8007284:	f7fa fd3c 	bl	8001d00 <HAL_Delay>
      ms += 10U;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	330a      	adds	r3, #10
 800728c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f001 f93f 	bl	8008512 <USB_GetMode>
 8007294:	4603      	mov	r3, r0
 8007296:	2b01      	cmp	r3, #1
 8007298:	d01e      	beq.n	80072d8 <USB_SetCurrentMode+0x84>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2bc7      	cmp	r3, #199	@ 0xc7
 800729e:	d9f0      	bls.n	8007282 <USB_SetCurrentMode+0x2e>
 80072a0:	e01a      	b.n	80072d8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80072a2:	78fb      	ldrb	r3, [r7, #3]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d115      	bne.n	80072d4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80072b4:	200a      	movs	r0, #10
 80072b6:	f7fa fd23 	bl	8001d00 <HAL_Delay>
      ms += 10U;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	330a      	adds	r3, #10
 80072be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f001 f926 	bl	8008512 <USB_GetMode>
 80072c6:	4603      	mov	r3, r0
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d005      	beq.n	80072d8 <USB_SetCurrentMode+0x84>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2bc7      	cmp	r3, #199	@ 0xc7
 80072d0:	d9f0      	bls.n	80072b4 <USB_SetCurrentMode+0x60>
 80072d2:	e001      	b.n	80072d8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	e005      	b.n	80072e4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2bc8      	cmp	r3, #200	@ 0xc8
 80072dc:	d101      	bne.n	80072e2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	e000      	b.n	80072e4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3710      	adds	r7, #16
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072ec:	b084      	sub	sp, #16
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b086      	sub	sp, #24
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
 80072f6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80072fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80072fe:	2300      	movs	r3, #0
 8007300:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007306:	2300      	movs	r3, #0
 8007308:	613b      	str	r3, [r7, #16]
 800730a:	e009      	b.n	8007320 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	3340      	adds	r3, #64	@ 0x40
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	4413      	add	r3, r2
 8007316:	2200      	movs	r2, #0
 8007318:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	3301      	adds	r3, #1
 800731e:	613b      	str	r3, [r7, #16]
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	2b0e      	cmp	r3, #14
 8007324:	d9f2      	bls.n	800730c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007326:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800732a:	2b00      	cmp	r3, #0
 800732c:	d11c      	bne.n	8007368 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	68fa      	ldr	r2, [r7, #12]
 8007338:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800733c:	f043 0302 	orr.w	r3, r3, #2
 8007340:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007346:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007352:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800735e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	639a      	str	r2, [r3, #56]	@ 0x38
 8007366:	e00b      	b.n	8007380 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800736c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007378:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007386:	461a      	mov	r2, r3
 8007388:	2300      	movs	r3, #0
 800738a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800738c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007390:	2b01      	cmp	r3, #1
 8007392:	d10d      	bne.n	80073b0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007394:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007398:	2b00      	cmp	r3, #0
 800739a:	d104      	bne.n	80073a6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800739c:	2100      	movs	r1, #0
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 f968 	bl	8007674 <USB_SetDevSpeed>
 80073a4:	e008      	b.n	80073b8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80073a6:	2101      	movs	r1, #1
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 f963 	bl	8007674 <USB_SetDevSpeed>
 80073ae:	e003      	b.n	80073b8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80073b0:	2103      	movs	r1, #3
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 f95e 	bl	8007674 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80073b8:	2110      	movs	r1, #16
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f8fa 	bl	80075b4 <USB_FlushTxFifo>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d001      	beq.n	80073ca <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 f924 	bl	8007618 <USB_FlushRxFifo>
 80073d0:	4603      	mov	r3, r0
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d001      	beq.n	80073da <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073e0:	461a      	mov	r2, r3
 80073e2:	2300      	movs	r3, #0
 80073e4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073ec:	461a      	mov	r2, r3
 80073ee:	2300      	movs	r3, #0
 80073f0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073f8:	461a      	mov	r2, r3
 80073fa:	2300      	movs	r3, #0
 80073fc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073fe:	2300      	movs	r3, #0
 8007400:	613b      	str	r3, [r7, #16]
 8007402:	e043      	b.n	800748c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	015a      	lsls	r2, r3, #5
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	4413      	add	r3, r2
 800740c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007416:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800741a:	d118      	bne.n	800744e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d10a      	bne.n	8007438 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	015a      	lsls	r2, r3, #5
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	4413      	add	r3, r2
 800742a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800742e:	461a      	mov	r2, r3
 8007430:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007434:	6013      	str	r3, [r2, #0]
 8007436:	e013      	b.n	8007460 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	015a      	lsls	r2, r3, #5
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	4413      	add	r3, r2
 8007440:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007444:	461a      	mov	r2, r3
 8007446:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800744a:	6013      	str	r3, [r2, #0]
 800744c:	e008      	b.n	8007460 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	015a      	lsls	r2, r3, #5
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	4413      	add	r3, r2
 8007456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800745a:	461a      	mov	r2, r3
 800745c:	2300      	movs	r3, #0
 800745e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	015a      	lsls	r2, r3, #5
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	4413      	add	r3, r2
 8007468:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800746c:	461a      	mov	r2, r3
 800746e:	2300      	movs	r3, #0
 8007470:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	015a      	lsls	r2, r3, #5
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	4413      	add	r3, r2
 800747a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800747e:	461a      	mov	r2, r3
 8007480:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007484:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	3301      	adds	r3, #1
 800748a:	613b      	str	r3, [r7, #16]
 800748c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007490:	461a      	mov	r2, r3
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	4293      	cmp	r3, r2
 8007496:	d3b5      	bcc.n	8007404 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007498:	2300      	movs	r3, #0
 800749a:	613b      	str	r3, [r7, #16]
 800749c:	e043      	b.n	8007526 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	015a      	lsls	r2, r3, #5
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	4413      	add	r3, r2
 80074a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074b4:	d118      	bne.n	80074e8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d10a      	bne.n	80074d2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	015a      	lsls	r2, r3, #5
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	4413      	add	r3, r2
 80074c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074c8:	461a      	mov	r2, r3
 80074ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80074ce:	6013      	str	r3, [r2, #0]
 80074d0:	e013      	b.n	80074fa <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	015a      	lsls	r2, r3, #5
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	4413      	add	r3, r2
 80074da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074de:	461a      	mov	r2, r3
 80074e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80074e4:	6013      	str	r3, [r2, #0]
 80074e6:	e008      	b.n	80074fa <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	015a      	lsls	r2, r3, #5
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	4413      	add	r3, r2
 80074f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074f4:	461a      	mov	r2, r3
 80074f6:	2300      	movs	r3, #0
 80074f8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80074fa:	693b      	ldr	r3, [r7, #16]
 80074fc:	015a      	lsls	r2, r3, #5
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	4413      	add	r3, r2
 8007502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007506:	461a      	mov	r2, r3
 8007508:	2300      	movs	r3, #0
 800750a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	015a      	lsls	r2, r3, #5
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	4413      	add	r3, r2
 8007514:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007518:	461a      	mov	r2, r3
 800751a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800751e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	3301      	adds	r3, #1
 8007524:	613b      	str	r3, [r7, #16]
 8007526:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800752a:	461a      	mov	r2, r3
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	4293      	cmp	r3, r2
 8007530:	d3b5      	bcc.n	800749e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	68fa      	ldr	r2, [r7, #12]
 800753c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007540:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007544:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007552:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007554:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007558:	2b00      	cmp	r3, #0
 800755a:	d105      	bne.n	8007568 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	699b      	ldr	r3, [r3, #24]
 8007560:	f043 0210 	orr.w	r2, r3, #16
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	699a      	ldr	r2, [r3, #24]
 800756c:	4b10      	ldr	r3, [pc, #64]	@ (80075b0 <USB_DevInit+0x2c4>)
 800756e:	4313      	orrs	r3, r2
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007574:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007578:	2b00      	cmp	r3, #0
 800757a:	d005      	beq.n	8007588 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	f043 0208 	orr.w	r2, r3, #8
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007588:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800758c:	2b01      	cmp	r3, #1
 800758e:	d107      	bne.n	80075a0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	699b      	ldr	r3, [r3, #24]
 8007594:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007598:	f043 0304 	orr.w	r3, r3, #4
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80075a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3718      	adds	r7, #24
 80075a6:	46bd      	mov	sp, r7
 80075a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075ac:	b004      	add	sp, #16
 80075ae:	4770      	bx	lr
 80075b0:	803c3800 	.word	0x803c3800

080075b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80075be:	2300      	movs	r3, #0
 80075c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	3301      	adds	r3, #1
 80075c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075ce:	d901      	bls.n	80075d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80075d0:	2303      	movs	r3, #3
 80075d2:	e01b      	b.n	800760c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	691b      	ldr	r3, [r3, #16]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	daf2      	bge.n	80075c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80075dc:	2300      	movs	r3, #0
 80075de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	019b      	lsls	r3, r3, #6
 80075e4:	f043 0220 	orr.w	r2, r3, #32
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	3301      	adds	r3, #1
 80075f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075f8:	d901      	bls.n	80075fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80075fa:	2303      	movs	r3, #3
 80075fc:	e006      	b.n	800760c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	691b      	ldr	r3, [r3, #16]
 8007602:	f003 0320 	and.w	r3, r3, #32
 8007606:	2b20      	cmp	r3, #32
 8007608:	d0f0      	beq.n	80075ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800760a:	2300      	movs	r3, #0
}
 800760c:	4618      	mov	r0, r3
 800760e:	3714      	adds	r7, #20
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007618:	b480      	push	{r7}
 800761a:	b085      	sub	sp, #20
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007620:	2300      	movs	r3, #0
 8007622:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	3301      	adds	r3, #1
 8007628:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007630:	d901      	bls.n	8007636 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007632:	2303      	movs	r3, #3
 8007634:	e018      	b.n	8007668 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	2b00      	cmp	r3, #0
 800763c:	daf2      	bge.n	8007624 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800763e:	2300      	movs	r3, #0
 8007640:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2210      	movs	r2, #16
 8007646:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	3301      	adds	r3, #1
 800764c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007654:	d901      	bls.n	800765a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e006      	b.n	8007668 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	691b      	ldr	r3, [r3, #16]
 800765e:	f003 0310 	and.w	r3, r3, #16
 8007662:	2b10      	cmp	r3, #16
 8007664:	d0f0      	beq.n	8007648 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3714      	adds	r7, #20
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	460b      	mov	r3, r1
 800767e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	78fb      	ldrb	r3, [r7, #3]
 800768e:	68f9      	ldr	r1, [r7, #12]
 8007690:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007694:	4313      	orrs	r3, r2
 8007696:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3714      	adds	r7, #20
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr

080076a6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80076a6:	b480      	push	{r7}
 80076a8:	b087      	sub	sp, #28
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	f003 0306 	and.w	r3, r3, #6
 80076be:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d102      	bne.n	80076cc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80076c6:	2300      	movs	r3, #0
 80076c8:	75fb      	strb	r3, [r7, #23]
 80076ca:	e00a      	b.n	80076e2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2b02      	cmp	r3, #2
 80076d0:	d002      	beq.n	80076d8 <USB_GetDevSpeed+0x32>
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2b06      	cmp	r3, #6
 80076d6:	d102      	bne.n	80076de <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80076d8:	2302      	movs	r3, #2
 80076da:	75fb      	strb	r3, [r7, #23]
 80076dc:	e001      	b.n	80076e2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80076de:	230f      	movs	r3, #15
 80076e0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80076e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	371c      	adds	r7, #28
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	785b      	ldrb	r3, [r3, #1]
 8007708:	2b01      	cmp	r3, #1
 800770a:	d13a      	bne.n	8007782 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007712:	69da      	ldr	r2, [r3, #28]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	f003 030f 	and.w	r3, r3, #15
 800771c:	2101      	movs	r1, #1
 800771e:	fa01 f303 	lsl.w	r3, r1, r3
 8007722:	b29b      	uxth	r3, r3
 8007724:	68f9      	ldr	r1, [r7, #12]
 8007726:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800772a:	4313      	orrs	r3, r2
 800772c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	015a      	lsls	r2, r3, #5
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	4413      	add	r3, r2
 8007736:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007740:	2b00      	cmp	r3, #0
 8007742:	d155      	bne.n	80077f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	015a      	lsls	r2, r3, #5
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	4413      	add	r3, r2
 800774c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007750:	681a      	ldr	r2, [r3, #0]
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	791b      	ldrb	r3, [r3, #4]
 800775e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007760:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	059b      	lsls	r3, r3, #22
 8007766:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007768:	4313      	orrs	r3, r2
 800776a:	68ba      	ldr	r2, [r7, #8]
 800776c:	0151      	lsls	r1, r2, #5
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	440a      	add	r2, r1
 8007772:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007776:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800777a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800777e:	6013      	str	r3, [r2, #0]
 8007780:	e036      	b.n	80077f0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007788:	69da      	ldr	r2, [r3, #28]
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	f003 030f 	and.w	r3, r3, #15
 8007792:	2101      	movs	r1, #1
 8007794:	fa01 f303 	lsl.w	r3, r1, r3
 8007798:	041b      	lsls	r3, r3, #16
 800779a:	68f9      	ldr	r1, [r7, #12]
 800779c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077a0:	4313      	orrs	r3, r2
 80077a2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	015a      	lsls	r2, r3, #5
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	4413      	add	r3, r2
 80077ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d11a      	bne.n	80077f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	015a      	lsls	r2, r3, #5
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	4413      	add	r3, r2
 80077c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077c6:	681a      	ldr	r2, [r3, #0]
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	791b      	ldrb	r3, [r3, #4]
 80077d4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80077d6:	430b      	orrs	r3, r1
 80077d8:	4313      	orrs	r3, r2
 80077da:	68ba      	ldr	r2, [r7, #8]
 80077dc:	0151      	lsls	r1, r2, #5
 80077de:	68fa      	ldr	r2, [r7, #12]
 80077e0:	440a      	add	r2, r1
 80077e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077ee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80077f0:	2300      	movs	r3, #0
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3714      	adds	r7, #20
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr
	...

08007800 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007800:	b480      	push	{r7}
 8007802:	b085      	sub	sp, #20
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	785b      	ldrb	r3, [r3, #1]
 8007818:	2b01      	cmp	r3, #1
 800781a:	d161      	bne.n	80078e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800782e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007832:	d11f      	bne.n	8007874 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	015a      	lsls	r2, r3, #5
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	4413      	add	r3, r2
 800783c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	0151      	lsls	r1, r2, #5
 8007846:	68fa      	ldr	r2, [r7, #12]
 8007848:	440a      	add	r2, r1
 800784a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800784e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007852:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	015a      	lsls	r2, r3, #5
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	4413      	add	r3, r2
 800785c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68ba      	ldr	r2, [r7, #8]
 8007864:	0151      	lsls	r1, r2, #5
 8007866:	68fa      	ldr	r2, [r7, #12]
 8007868:	440a      	add	r2, r1
 800786a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800786e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007872:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800787a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	f003 030f 	and.w	r3, r3, #15
 8007884:	2101      	movs	r1, #1
 8007886:	fa01 f303 	lsl.w	r3, r1, r3
 800788a:	b29b      	uxth	r3, r3
 800788c:	43db      	mvns	r3, r3
 800788e:	68f9      	ldr	r1, [r7, #12]
 8007890:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007894:	4013      	ands	r3, r2
 8007896:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800789e:	69da      	ldr	r2, [r3, #28]
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	f003 030f 	and.w	r3, r3, #15
 80078a8:	2101      	movs	r1, #1
 80078aa:	fa01 f303 	lsl.w	r3, r1, r3
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	43db      	mvns	r3, r3
 80078b2:	68f9      	ldr	r1, [r7, #12]
 80078b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078b8:	4013      	ands	r3, r2
 80078ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	015a      	lsls	r2, r3, #5
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	4413      	add	r3, r2
 80078c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	0159      	lsls	r1, r3, #5
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	440b      	add	r3, r1
 80078d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078d6:	4619      	mov	r1, r3
 80078d8:	4b35      	ldr	r3, [pc, #212]	@ (80079b0 <USB_DeactivateEndpoint+0x1b0>)
 80078da:	4013      	ands	r3, r2
 80078dc:	600b      	str	r3, [r1, #0]
 80078de:	e060      	b.n	80079a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	015a      	lsls	r2, r3, #5
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	4413      	add	r3, r2
 80078e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80078f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078f6:	d11f      	bne.n	8007938 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	015a      	lsls	r2, r3, #5
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	4413      	add	r3, r2
 8007900:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68ba      	ldr	r2, [r7, #8]
 8007908:	0151      	lsls	r1, r2, #5
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	440a      	add	r2, r1
 800790e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007912:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007916:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	015a      	lsls	r2, r3, #5
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	4413      	add	r3, r2
 8007920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	68ba      	ldr	r2, [r7, #8]
 8007928:	0151      	lsls	r1, r2, #5
 800792a:	68fa      	ldr	r2, [r7, #12]
 800792c:	440a      	add	r2, r1
 800792e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007932:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007936:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800793e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	f003 030f 	and.w	r3, r3, #15
 8007948:	2101      	movs	r1, #1
 800794a:	fa01 f303 	lsl.w	r3, r1, r3
 800794e:	041b      	lsls	r3, r3, #16
 8007950:	43db      	mvns	r3, r3
 8007952:	68f9      	ldr	r1, [r7, #12]
 8007954:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007958:	4013      	ands	r3, r2
 800795a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007962:	69da      	ldr	r2, [r3, #28]
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	781b      	ldrb	r3, [r3, #0]
 8007968:	f003 030f 	and.w	r3, r3, #15
 800796c:	2101      	movs	r1, #1
 800796e:	fa01 f303 	lsl.w	r3, r1, r3
 8007972:	041b      	lsls	r3, r3, #16
 8007974:	43db      	mvns	r3, r3
 8007976:	68f9      	ldr	r1, [r7, #12]
 8007978:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800797c:	4013      	ands	r3, r2
 800797e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	015a      	lsls	r2, r3, #5
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	4413      	add	r3, r2
 8007988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	0159      	lsls	r1, r3, #5
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	440b      	add	r3, r1
 8007996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800799a:	4619      	mov	r1, r3
 800799c:	4b05      	ldr	r3, [pc, #20]	@ (80079b4 <USB_DeactivateEndpoint+0x1b4>)
 800799e:	4013      	ands	r3, r2
 80079a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3714      	adds	r7, #20
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr
 80079b0:	ec337800 	.word	0xec337800
 80079b4:	eff37800 	.word	0xeff37800

080079b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b08a      	sub	sp, #40	@ 0x28
 80079bc:	af02      	add	r7, sp, #8
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	4613      	mov	r3, r2
 80079c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	781b      	ldrb	r3, [r3, #0]
 80079ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	785b      	ldrb	r3, [r3, #1]
 80079d4:	2b01      	cmp	r3, #1
 80079d6:	f040 817f 	bne.w	8007cd8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d132      	bne.n	8007a48 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	015a      	lsls	r2, r3, #5
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	4413      	add	r3, r2
 80079ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079ee:	691b      	ldr	r3, [r3, #16]
 80079f0:	69ba      	ldr	r2, [r7, #24]
 80079f2:	0151      	lsls	r1, r2, #5
 80079f4:	69fa      	ldr	r2, [r7, #28]
 80079f6:	440a      	add	r2, r1
 80079f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079fc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007a00:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007a04:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	015a      	lsls	r2, r3, #5
 8007a0a:	69fb      	ldr	r3, [r7, #28]
 8007a0c:	4413      	add	r3, r2
 8007a0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	69ba      	ldr	r2, [r7, #24]
 8007a16:	0151      	lsls	r1, r2, #5
 8007a18:	69fa      	ldr	r2, [r7, #28]
 8007a1a:	440a      	add	r2, r1
 8007a1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a20:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a24:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007a26:	69bb      	ldr	r3, [r7, #24]
 8007a28:	015a      	lsls	r2, r3, #5
 8007a2a:	69fb      	ldr	r3, [r7, #28]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a32:	691b      	ldr	r3, [r3, #16]
 8007a34:	69ba      	ldr	r2, [r7, #24]
 8007a36:	0151      	lsls	r1, r2, #5
 8007a38:	69fa      	ldr	r2, [r7, #28]
 8007a3a:	440a      	add	r2, r1
 8007a3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a40:	0cdb      	lsrs	r3, r3, #19
 8007a42:	04db      	lsls	r3, r3, #19
 8007a44:	6113      	str	r3, [r2, #16]
 8007a46:	e097      	b.n	8007b78 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007a48:	69bb      	ldr	r3, [r7, #24]
 8007a4a:	015a      	lsls	r2, r3, #5
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	4413      	add	r3, r2
 8007a50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	69ba      	ldr	r2, [r7, #24]
 8007a58:	0151      	lsls	r1, r2, #5
 8007a5a:	69fa      	ldr	r2, [r7, #28]
 8007a5c:	440a      	add	r2, r1
 8007a5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a62:	0cdb      	lsrs	r3, r3, #19
 8007a64:	04db      	lsls	r3, r3, #19
 8007a66:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	015a      	lsls	r2, r3, #5
 8007a6c:	69fb      	ldr	r3, [r7, #28]
 8007a6e:	4413      	add	r3, r2
 8007a70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a74:	691b      	ldr	r3, [r3, #16]
 8007a76:	69ba      	ldr	r2, [r7, #24]
 8007a78:	0151      	lsls	r1, r2, #5
 8007a7a:	69fa      	ldr	r2, [r7, #28]
 8007a7c:	440a      	add	r2, r1
 8007a7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a82:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007a86:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007a8a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007a8c:	69bb      	ldr	r3, [r7, #24]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d11a      	bne.n	8007ac8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	691a      	ldr	r2, [r3, #16]
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d903      	bls.n	8007aa6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	689a      	ldr	r2, [r3, #8]
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	015a      	lsls	r2, r3, #5
 8007aaa:	69fb      	ldr	r3, [r7, #28]
 8007aac:	4413      	add	r3, r2
 8007aae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ab2:	691b      	ldr	r3, [r3, #16]
 8007ab4:	69ba      	ldr	r2, [r7, #24]
 8007ab6:	0151      	lsls	r1, r2, #5
 8007ab8:	69fa      	ldr	r2, [r7, #28]
 8007aba:	440a      	add	r2, r1
 8007abc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ac0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ac4:	6113      	str	r3, [r2, #16]
 8007ac6:	e044      	b.n	8007b52 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	691a      	ldr	r2, [r3, #16]
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	4413      	add	r3, r2
 8007ad2:	1e5a      	subs	r2, r3, #1
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007adc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007ade:	69bb      	ldr	r3, [r7, #24]
 8007ae0:	015a      	lsls	r2, r3, #5
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	4413      	add	r3, r2
 8007ae6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aea:	691a      	ldr	r2, [r3, #16]
 8007aec:	8afb      	ldrh	r3, [r7, #22]
 8007aee:	04d9      	lsls	r1, r3, #19
 8007af0:	4ba4      	ldr	r3, [pc, #656]	@ (8007d84 <USB_EPStartXfer+0x3cc>)
 8007af2:	400b      	ands	r3, r1
 8007af4:	69b9      	ldr	r1, [r7, #24]
 8007af6:	0148      	lsls	r0, r1, #5
 8007af8:	69f9      	ldr	r1, [r7, #28]
 8007afa:	4401      	add	r1, r0
 8007afc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007b00:	4313      	orrs	r3, r2
 8007b02:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	791b      	ldrb	r3, [r3, #4]
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d122      	bne.n	8007b52 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	015a      	lsls	r2, r3, #5
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	4413      	add	r3, r2
 8007b14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b18:	691b      	ldr	r3, [r3, #16]
 8007b1a:	69ba      	ldr	r2, [r7, #24]
 8007b1c:	0151      	lsls	r1, r2, #5
 8007b1e:	69fa      	ldr	r2, [r7, #28]
 8007b20:	440a      	add	r2, r1
 8007b22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b26:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007b2a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007b2c:	69bb      	ldr	r3, [r7, #24]
 8007b2e:	015a      	lsls	r2, r3, #5
 8007b30:	69fb      	ldr	r3, [r7, #28]
 8007b32:	4413      	add	r3, r2
 8007b34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b38:	691a      	ldr	r2, [r3, #16]
 8007b3a:	8afb      	ldrh	r3, [r7, #22]
 8007b3c:	075b      	lsls	r3, r3, #29
 8007b3e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007b42:	69b9      	ldr	r1, [r7, #24]
 8007b44:	0148      	lsls	r0, r1, #5
 8007b46:	69f9      	ldr	r1, [r7, #28]
 8007b48:	4401      	add	r1, r0
 8007b4a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	015a      	lsls	r2, r3, #5
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	4413      	add	r3, r2
 8007b5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b5e:	691a      	ldr	r2, [r3, #16]
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b68:	69b9      	ldr	r1, [r7, #24]
 8007b6a:	0148      	lsls	r0, r1, #5
 8007b6c:	69f9      	ldr	r1, [r7, #28]
 8007b6e:	4401      	add	r1, r0
 8007b70:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007b74:	4313      	orrs	r3, r2
 8007b76:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007b78:	79fb      	ldrb	r3, [r7, #7]
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d14b      	bne.n	8007c16 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	69db      	ldr	r3, [r3, #28]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d009      	beq.n	8007b9a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007b86:	69bb      	ldr	r3, [r7, #24]
 8007b88:	015a      	lsls	r2, r3, #5
 8007b8a:	69fb      	ldr	r3, [r7, #28]
 8007b8c:	4413      	add	r3, r2
 8007b8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b92:	461a      	mov	r2, r3
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	69db      	ldr	r3, [r3, #28]
 8007b98:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	791b      	ldrb	r3, [r3, #4]
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d128      	bne.n	8007bf4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007ba2:	69fb      	ldr	r3, [r7, #28]
 8007ba4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d110      	bne.n	8007bd4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007bb2:	69bb      	ldr	r3, [r7, #24]
 8007bb4:	015a      	lsls	r2, r3, #5
 8007bb6:	69fb      	ldr	r3, [r7, #28]
 8007bb8:	4413      	add	r3, r2
 8007bba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	69ba      	ldr	r2, [r7, #24]
 8007bc2:	0151      	lsls	r1, r2, #5
 8007bc4:	69fa      	ldr	r2, [r7, #28]
 8007bc6:	440a      	add	r2, r1
 8007bc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bcc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007bd0:	6013      	str	r3, [r2, #0]
 8007bd2:	e00f      	b.n	8007bf4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	015a      	lsls	r2, r3, #5
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	4413      	add	r3, r2
 8007bdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	69ba      	ldr	r2, [r7, #24]
 8007be4:	0151      	lsls	r1, r2, #5
 8007be6:	69fa      	ldr	r2, [r7, #28]
 8007be8:	440a      	add	r2, r1
 8007bea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bf2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	015a      	lsls	r2, r3, #5
 8007bf8:	69fb      	ldr	r3, [r7, #28]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	69ba      	ldr	r2, [r7, #24]
 8007c04:	0151      	lsls	r1, r2, #5
 8007c06:	69fa      	ldr	r2, [r7, #28]
 8007c08:	440a      	add	r2, r1
 8007c0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c0e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007c12:	6013      	str	r3, [r2, #0]
 8007c14:	e166      	b.n	8007ee4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	015a      	lsls	r2, r3, #5
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	69ba      	ldr	r2, [r7, #24]
 8007c26:	0151      	lsls	r1, r2, #5
 8007c28:	69fa      	ldr	r2, [r7, #28]
 8007c2a:	440a      	add	r2, r1
 8007c2c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c30:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007c34:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	791b      	ldrb	r3, [r3, #4]
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d015      	beq.n	8007c6a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	691b      	ldr	r3, [r3, #16]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	f000 814e 	beq.w	8007ee4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007c48:	69fb      	ldr	r3, [r7, #28]
 8007c4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	f003 030f 	and.w	r3, r3, #15
 8007c58:	2101      	movs	r1, #1
 8007c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c5e:	69f9      	ldr	r1, [r7, #28]
 8007c60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c64:	4313      	orrs	r3, r2
 8007c66:	634b      	str	r3, [r1, #52]	@ 0x34
 8007c68:	e13c      	b.n	8007ee4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c6a:	69fb      	ldr	r3, [r7, #28]
 8007c6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d110      	bne.n	8007c9c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	015a      	lsls	r2, r3, #5
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	4413      	add	r3, r2
 8007c82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	69ba      	ldr	r2, [r7, #24]
 8007c8a:	0151      	lsls	r1, r2, #5
 8007c8c:	69fa      	ldr	r2, [r7, #28]
 8007c8e:	440a      	add	r2, r1
 8007c90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c94:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007c98:	6013      	str	r3, [r2, #0]
 8007c9a:	e00f      	b.n	8007cbc <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	015a      	lsls	r2, r3, #5
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	69ba      	ldr	r2, [r7, #24]
 8007cac:	0151      	lsls	r1, r2, #5
 8007cae:	69fa      	ldr	r2, [r7, #28]
 8007cb0:	440a      	add	r2, r1
 8007cb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007cba:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	68d9      	ldr	r1, [r3, #12]
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	781a      	ldrb	r2, [r3, #0]
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	691b      	ldr	r3, [r3, #16]
 8007cc8:	b298      	uxth	r0, r3
 8007cca:	79fb      	ldrb	r3, [r7, #7]
 8007ccc:	9300      	str	r3, [sp, #0]
 8007cce:	4603      	mov	r3, r0
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	f000 f9b9 	bl	8008048 <USB_WritePacket>
 8007cd6:	e105      	b.n	8007ee4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007cd8:	69bb      	ldr	r3, [r7, #24]
 8007cda:	015a      	lsls	r2, r3, #5
 8007cdc:	69fb      	ldr	r3, [r7, #28]
 8007cde:	4413      	add	r3, r2
 8007ce0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ce4:	691b      	ldr	r3, [r3, #16]
 8007ce6:	69ba      	ldr	r2, [r7, #24]
 8007ce8:	0151      	lsls	r1, r2, #5
 8007cea:	69fa      	ldr	r2, [r7, #28]
 8007cec:	440a      	add	r2, r1
 8007cee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cf2:	0cdb      	lsrs	r3, r3, #19
 8007cf4:	04db      	lsls	r3, r3, #19
 8007cf6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	015a      	lsls	r2, r3, #5
 8007cfc:	69fb      	ldr	r3, [r7, #28]
 8007cfe:	4413      	add	r3, r2
 8007d00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	69ba      	ldr	r2, [r7, #24]
 8007d08:	0151      	lsls	r1, r2, #5
 8007d0a:	69fa      	ldr	r2, [r7, #28]
 8007d0c:	440a      	add	r2, r1
 8007d0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d12:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007d16:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007d1a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d132      	bne.n	8007d88 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	691b      	ldr	r3, [r3, #16]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d003      	beq.n	8007d32 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	689a      	ldr	r2, [r3, #8]
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	689a      	ldr	r2, [r3, #8]
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	015a      	lsls	r2, r3, #5
 8007d3e:	69fb      	ldr	r3, [r7, #28]
 8007d40:	4413      	add	r3, r2
 8007d42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d46:	691a      	ldr	r2, [r3, #16]
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	6a1b      	ldr	r3, [r3, #32]
 8007d4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d50:	69b9      	ldr	r1, [r7, #24]
 8007d52:	0148      	lsls	r0, r1, #5
 8007d54:	69f9      	ldr	r1, [r7, #28]
 8007d56:	4401      	add	r1, r0
 8007d58:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007d60:	69bb      	ldr	r3, [r7, #24]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	69fb      	ldr	r3, [r7, #28]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	69ba      	ldr	r2, [r7, #24]
 8007d70:	0151      	lsls	r1, r2, #5
 8007d72:	69fa      	ldr	r2, [r7, #28]
 8007d74:	440a      	add	r2, r1
 8007d76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d7a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007d7e:	6113      	str	r3, [r2, #16]
 8007d80:	e062      	b.n	8007e48 <USB_EPStartXfer+0x490>
 8007d82:	bf00      	nop
 8007d84:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	691b      	ldr	r3, [r3, #16]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d123      	bne.n	8007dd8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007d90:	69bb      	ldr	r3, [r7, #24]
 8007d92:	015a      	lsls	r2, r3, #5
 8007d94:	69fb      	ldr	r3, [r7, #28]
 8007d96:	4413      	add	r3, r2
 8007d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d9c:	691a      	ldr	r2, [r3, #16]
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007da6:	69b9      	ldr	r1, [r7, #24]
 8007da8:	0148      	lsls	r0, r1, #5
 8007daa:	69f9      	ldr	r1, [r7, #28]
 8007dac:	4401      	add	r1, r0
 8007dae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007db2:	4313      	orrs	r3, r2
 8007db4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	015a      	lsls	r2, r3, #5
 8007dba:	69fb      	ldr	r3, [r7, #28]
 8007dbc:	4413      	add	r3, r2
 8007dbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dc2:	691b      	ldr	r3, [r3, #16]
 8007dc4:	69ba      	ldr	r2, [r7, #24]
 8007dc6:	0151      	lsls	r1, r2, #5
 8007dc8:	69fa      	ldr	r2, [r7, #28]
 8007dca:	440a      	add	r2, r1
 8007dcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dd0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007dd4:	6113      	str	r3, [r2, #16]
 8007dd6:	e037      	b.n	8007e48 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	691a      	ldr	r2, [r3, #16]
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	4413      	add	r3, r2
 8007de2:	1e5a      	subs	r2, r3, #1
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dec:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	689b      	ldr	r3, [r3, #8]
 8007df2:	8afa      	ldrh	r2, [r7, #22]
 8007df4:	fb03 f202 	mul.w	r2, r3, r2
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	015a      	lsls	r2, r3, #5
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	4413      	add	r3, r2
 8007e04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e08:	691a      	ldr	r2, [r3, #16]
 8007e0a:	8afb      	ldrh	r3, [r7, #22]
 8007e0c:	04d9      	lsls	r1, r3, #19
 8007e0e:	4b38      	ldr	r3, [pc, #224]	@ (8007ef0 <USB_EPStartXfer+0x538>)
 8007e10:	400b      	ands	r3, r1
 8007e12:	69b9      	ldr	r1, [r7, #24]
 8007e14:	0148      	lsls	r0, r1, #5
 8007e16:	69f9      	ldr	r1, [r7, #28]
 8007e18:	4401      	add	r1, r0
 8007e1a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007e22:	69bb      	ldr	r3, [r7, #24]
 8007e24:	015a      	lsls	r2, r3, #5
 8007e26:	69fb      	ldr	r3, [r7, #28]
 8007e28:	4413      	add	r3, r2
 8007e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e2e:	691a      	ldr	r2, [r3, #16]
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	6a1b      	ldr	r3, [r3, #32]
 8007e34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e38:	69b9      	ldr	r1, [r7, #24]
 8007e3a:	0148      	lsls	r0, r1, #5
 8007e3c:	69f9      	ldr	r1, [r7, #28]
 8007e3e:	4401      	add	r1, r0
 8007e40:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007e44:	4313      	orrs	r3, r2
 8007e46:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007e48:	79fb      	ldrb	r3, [r7, #7]
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	d10d      	bne.n	8007e6a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	68db      	ldr	r3, [r3, #12]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d009      	beq.n	8007e6a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	68d9      	ldr	r1, [r3, #12]
 8007e5a:	69bb      	ldr	r3, [r7, #24]
 8007e5c:	015a      	lsls	r2, r3, #5
 8007e5e:	69fb      	ldr	r3, [r7, #28]
 8007e60:	4413      	add	r3, r2
 8007e62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e66:	460a      	mov	r2, r1
 8007e68:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	791b      	ldrb	r3, [r3, #4]
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d128      	bne.n	8007ec4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007e72:	69fb      	ldr	r3, [r7, #28]
 8007e74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d110      	bne.n	8007ea4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007e82:	69bb      	ldr	r3, [r7, #24]
 8007e84:	015a      	lsls	r2, r3, #5
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	4413      	add	r3, r2
 8007e8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	69ba      	ldr	r2, [r7, #24]
 8007e92:	0151      	lsls	r1, r2, #5
 8007e94:	69fa      	ldr	r2, [r7, #28]
 8007e96:	440a      	add	r2, r1
 8007e98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e9c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ea0:	6013      	str	r3, [r2, #0]
 8007ea2:	e00f      	b.n	8007ec4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007ea4:	69bb      	ldr	r3, [r7, #24]
 8007ea6:	015a      	lsls	r2, r3, #5
 8007ea8:	69fb      	ldr	r3, [r7, #28]
 8007eaa:	4413      	add	r3, r2
 8007eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	69ba      	ldr	r2, [r7, #24]
 8007eb4:	0151      	lsls	r1, r2, #5
 8007eb6:	69fa      	ldr	r2, [r7, #28]
 8007eb8:	440a      	add	r2, r1
 8007eba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ebe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ec2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	015a      	lsls	r2, r3, #5
 8007ec8:	69fb      	ldr	r3, [r7, #28]
 8007eca:	4413      	add	r3, r2
 8007ecc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	69ba      	ldr	r2, [r7, #24]
 8007ed4:	0151      	lsls	r1, r2, #5
 8007ed6:	69fa      	ldr	r2, [r7, #28]
 8007ed8:	440a      	add	r2, r1
 8007eda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ede:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007ee2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ee4:	2300      	movs	r3, #0
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3720      	adds	r7, #32
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	1ff80000 	.word	0x1ff80000

08007ef4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b087      	sub	sp, #28
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007efe:	2300      	movs	r3, #0
 8007f00:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f02:	2300      	movs	r3, #0
 8007f04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	785b      	ldrb	r3, [r3, #1]
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d14a      	bne.n	8007fa8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	781b      	ldrb	r3, [r3, #0]
 8007f16:	015a      	lsls	r2, r3, #5
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f2a:	f040 8086 	bne.w	800803a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	781b      	ldrb	r3, [r3, #0]
 8007f32:	015a      	lsls	r2, r3, #5
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	4413      	add	r3, r2
 8007f38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	683a      	ldr	r2, [r7, #0]
 8007f40:	7812      	ldrb	r2, [r2, #0]
 8007f42:	0151      	lsls	r1, r2, #5
 8007f44:	693a      	ldr	r2, [r7, #16]
 8007f46:	440a      	add	r2, r1
 8007f48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007f50:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	781b      	ldrb	r3, [r3, #0]
 8007f56:	015a      	lsls	r2, r3, #5
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	4413      	add	r3, r2
 8007f5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	683a      	ldr	r2, [r7, #0]
 8007f64:	7812      	ldrb	r2, [r2, #0]
 8007f66:	0151      	lsls	r1, r2, #5
 8007f68:	693a      	ldr	r2, [r7, #16]
 8007f6a:	440a      	add	r2, r1
 8007f6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	3301      	adds	r3, #1
 8007f7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d902      	bls.n	8007f8c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	75fb      	strb	r3, [r7, #23]
          break;
 8007f8a:	e056      	b.n	800803a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	781b      	ldrb	r3, [r3, #0]
 8007f90:	015a      	lsls	r2, r3, #5
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	4413      	add	r3, r2
 8007f96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007fa0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fa4:	d0e7      	beq.n	8007f76 <USB_EPStopXfer+0x82>
 8007fa6:	e048      	b.n	800803a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	015a      	lsls	r2, r3, #5
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	4413      	add	r3, r2
 8007fb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007fbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fc0:	d13b      	bne.n	800803a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	781b      	ldrb	r3, [r3, #0]
 8007fc6:	015a      	lsls	r2, r3, #5
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	4413      	add	r3, r2
 8007fcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	683a      	ldr	r2, [r7, #0]
 8007fd4:	7812      	ldrb	r2, [r2, #0]
 8007fd6:	0151      	lsls	r1, r2, #5
 8007fd8:	693a      	ldr	r2, [r7, #16]
 8007fda:	440a      	add	r2, r1
 8007fdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fe0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007fe4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	015a      	lsls	r2, r3, #5
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	4413      	add	r3, r2
 8007ff0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	683a      	ldr	r2, [r7, #0]
 8007ff8:	7812      	ldrb	r2, [r2, #0]
 8007ffa:	0151      	lsls	r1, r2, #5
 8007ffc:	693a      	ldr	r2, [r7, #16]
 8007ffe:	440a      	add	r2, r1
 8008000:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008004:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008008:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	3301      	adds	r3, #1
 800800e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008016:	4293      	cmp	r3, r2
 8008018:	d902      	bls.n	8008020 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	75fb      	strb	r3, [r7, #23]
          break;
 800801e:	e00c      	b.n	800803a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	781b      	ldrb	r3, [r3, #0]
 8008024:	015a      	lsls	r2, r3, #5
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	4413      	add	r3, r2
 800802a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008034:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008038:	d0e7      	beq.n	800800a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800803a:	7dfb      	ldrb	r3, [r7, #23]
}
 800803c:	4618      	mov	r0, r3
 800803e:	371c      	adds	r7, #28
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008048:	b480      	push	{r7}
 800804a:	b089      	sub	sp, #36	@ 0x24
 800804c:	af00      	add	r7, sp, #0
 800804e:	60f8      	str	r0, [r7, #12]
 8008050:	60b9      	str	r1, [r7, #8]
 8008052:	4611      	mov	r1, r2
 8008054:	461a      	mov	r2, r3
 8008056:	460b      	mov	r3, r1
 8008058:	71fb      	strb	r3, [r7, #7]
 800805a:	4613      	mov	r3, r2
 800805c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008066:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800806a:	2b00      	cmp	r3, #0
 800806c:	d123      	bne.n	80080b6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800806e:	88bb      	ldrh	r3, [r7, #4]
 8008070:	3303      	adds	r3, #3
 8008072:	089b      	lsrs	r3, r3, #2
 8008074:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008076:	2300      	movs	r3, #0
 8008078:	61bb      	str	r3, [r7, #24]
 800807a:	e018      	b.n	80080ae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800807c:	79fb      	ldrb	r3, [r7, #7]
 800807e:	031a      	lsls	r2, r3, #12
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	4413      	add	r3, r2
 8008084:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008088:	461a      	mov	r2, r3
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	3301      	adds	r3, #1
 8008094:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	3301      	adds	r3, #1
 800809a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	3301      	adds	r3, #1
 80080a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080a2:	69fb      	ldr	r3, [r7, #28]
 80080a4:	3301      	adds	r3, #1
 80080a6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	3301      	adds	r3, #1
 80080ac:	61bb      	str	r3, [r7, #24]
 80080ae:	69ba      	ldr	r2, [r7, #24]
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d3e2      	bcc.n	800807c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80080b6:	2300      	movs	r3, #0
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3724      	adds	r7, #36	@ 0x24
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b08b      	sub	sp, #44	@ 0x2c
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	60b9      	str	r1, [r7, #8]
 80080ce:	4613      	mov	r3, r2
 80080d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80080da:	88fb      	ldrh	r3, [r7, #6]
 80080dc:	089b      	lsrs	r3, r3, #2
 80080de:	b29b      	uxth	r3, r3
 80080e0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80080e2:	88fb      	ldrh	r3, [r7, #6]
 80080e4:	f003 0303 	and.w	r3, r3, #3
 80080e8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80080ea:	2300      	movs	r3, #0
 80080ec:	623b      	str	r3, [r7, #32]
 80080ee:	e014      	b.n	800811a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fa:	601a      	str	r2, [r3, #0]
    pDest++;
 80080fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fe:	3301      	adds	r3, #1
 8008100:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008104:	3301      	adds	r3, #1
 8008106:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810a:	3301      	adds	r3, #1
 800810c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800810e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008110:	3301      	adds	r3, #1
 8008112:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008114:	6a3b      	ldr	r3, [r7, #32]
 8008116:	3301      	adds	r3, #1
 8008118:	623b      	str	r3, [r7, #32]
 800811a:	6a3a      	ldr	r2, [r7, #32]
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	429a      	cmp	r2, r3
 8008120:	d3e6      	bcc.n	80080f0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008122:	8bfb      	ldrh	r3, [r7, #30]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d01e      	beq.n	8008166 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008128:	2300      	movs	r3, #0
 800812a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008132:	461a      	mov	r2, r3
 8008134:	f107 0310 	add.w	r3, r7, #16
 8008138:	6812      	ldr	r2, [r2, #0]
 800813a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800813c:	693a      	ldr	r2, [r7, #16]
 800813e:	6a3b      	ldr	r3, [r7, #32]
 8008140:	b2db      	uxtb	r3, r3
 8008142:	00db      	lsls	r3, r3, #3
 8008144:	fa22 f303 	lsr.w	r3, r2, r3
 8008148:	b2da      	uxtb	r2, r3
 800814a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800814c:	701a      	strb	r2, [r3, #0]
      i++;
 800814e:	6a3b      	ldr	r3, [r7, #32]
 8008150:	3301      	adds	r3, #1
 8008152:	623b      	str	r3, [r7, #32]
      pDest++;
 8008154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008156:	3301      	adds	r3, #1
 8008158:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800815a:	8bfb      	ldrh	r3, [r7, #30]
 800815c:	3b01      	subs	r3, #1
 800815e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008160:	8bfb      	ldrh	r3, [r7, #30]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d1ea      	bne.n	800813c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008168:	4618      	mov	r0, r3
 800816a:	372c      	adds	r7, #44	@ 0x2c
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008174:	b480      	push	{r7}
 8008176:	b085      	sub	sp, #20
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	781b      	ldrb	r3, [r3, #0]
 8008186:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	785b      	ldrb	r3, [r3, #1]
 800818c:	2b01      	cmp	r3, #1
 800818e:	d12c      	bne.n	80081ea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	015a      	lsls	r2, r3, #5
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	4413      	add	r3, r2
 8008198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	db12      	blt.n	80081c8 <USB_EPSetStall+0x54>
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d00f      	beq.n	80081c8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	015a      	lsls	r2, r3, #5
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	4413      	add	r3, r2
 80081b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	0151      	lsls	r1, r2, #5
 80081ba:	68fa      	ldr	r2, [r7, #12]
 80081bc:	440a      	add	r2, r1
 80081be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80081c6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	015a      	lsls	r2, r3, #5
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68ba      	ldr	r2, [r7, #8]
 80081d8:	0151      	lsls	r1, r2, #5
 80081da:	68fa      	ldr	r2, [r7, #12]
 80081dc:	440a      	add	r2, r1
 80081de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80081e6:	6013      	str	r3, [r2, #0]
 80081e8:	e02b      	b.n	8008242 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	015a      	lsls	r2, r3, #5
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	4413      	add	r3, r2
 80081f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	db12      	blt.n	8008222 <USB_EPSetStall+0xae>
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00f      	beq.n	8008222 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	015a      	lsls	r2, r3, #5
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	4413      	add	r3, r2
 800820a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	68ba      	ldr	r2, [r7, #8]
 8008212:	0151      	lsls	r1, r2, #5
 8008214:	68fa      	ldr	r2, [r7, #12]
 8008216:	440a      	add	r2, r1
 8008218:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800821c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008220:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	015a      	lsls	r2, r3, #5
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	4413      	add	r3, r2
 800822a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	68ba      	ldr	r2, [r7, #8]
 8008232:	0151      	lsls	r1, r2, #5
 8008234:	68fa      	ldr	r2, [r7, #12]
 8008236:	440a      	add	r2, r1
 8008238:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800823c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008240:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008242:	2300      	movs	r3, #0
}
 8008244:	4618      	mov	r0, r3
 8008246:	3714      	adds	r7, #20
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008250:	b480      	push	{r7}
 8008252:	b085      	sub	sp, #20
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
 8008258:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	785b      	ldrb	r3, [r3, #1]
 8008268:	2b01      	cmp	r3, #1
 800826a:	d128      	bne.n	80082be <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	015a      	lsls	r2, r3, #5
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	4413      	add	r3, r2
 8008274:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68ba      	ldr	r2, [r7, #8]
 800827c:	0151      	lsls	r1, r2, #5
 800827e:	68fa      	ldr	r2, [r7, #12]
 8008280:	440a      	add	r2, r1
 8008282:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008286:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800828a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	791b      	ldrb	r3, [r3, #4]
 8008290:	2b03      	cmp	r3, #3
 8008292:	d003      	beq.n	800829c <USB_EPClearStall+0x4c>
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	791b      	ldrb	r3, [r3, #4]
 8008298:	2b02      	cmp	r3, #2
 800829a:	d138      	bne.n	800830e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	015a      	lsls	r2, r3, #5
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	4413      	add	r3, r2
 80082a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68ba      	ldr	r2, [r7, #8]
 80082ac:	0151      	lsls	r1, r2, #5
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	440a      	add	r2, r1
 80082b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082ba:	6013      	str	r3, [r2, #0]
 80082bc:	e027      	b.n	800830e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	015a      	lsls	r2, r3, #5
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	4413      	add	r3, r2
 80082c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	68ba      	ldr	r2, [r7, #8]
 80082ce:	0151      	lsls	r1, r2, #5
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	440a      	add	r2, r1
 80082d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80082dc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	791b      	ldrb	r3, [r3, #4]
 80082e2:	2b03      	cmp	r3, #3
 80082e4:	d003      	beq.n	80082ee <USB_EPClearStall+0x9e>
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	791b      	ldrb	r3, [r3, #4]
 80082ea:	2b02      	cmp	r3, #2
 80082ec:	d10f      	bne.n	800830e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	015a      	lsls	r2, r3, #5
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	4413      	add	r3, r2
 80082f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	68ba      	ldr	r2, [r7, #8]
 80082fe:	0151      	lsls	r1, r2, #5
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	440a      	add	r2, r1
 8008304:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008308:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800830c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800831c:	b480      	push	{r7}
 800831e:	b085      	sub	sp, #20
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	460b      	mov	r3, r1
 8008326:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800833a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800833e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008346:	681a      	ldr	r2, [r3, #0]
 8008348:	78fb      	ldrb	r3, [r7, #3]
 800834a:	011b      	lsls	r3, r3, #4
 800834c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008350:	68f9      	ldr	r1, [r7, #12]
 8008352:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008356:	4313      	orrs	r3, r2
 8008358:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800835a:	2300      	movs	r3, #0
}
 800835c:	4618      	mov	r0, r3
 800835e:	3714      	adds	r7, #20
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr

08008368 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68fa      	ldr	r2, [r7, #12]
 800837e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008382:	f023 0303 	bic.w	r3, r3, #3
 8008386:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	68fa      	ldr	r2, [r7, #12]
 8008392:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008396:	f023 0302 	bic.w	r3, r3, #2
 800839a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800839c:	2300      	movs	r3, #0
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3714      	adds	r7, #20
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr

080083aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80083aa:	b480      	push	{r7}
 80083ac:	b085      	sub	sp, #20
 80083ae:	af00      	add	r7, sp, #0
 80083b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	68fa      	ldr	r2, [r7, #12]
 80083c0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80083c4:	f023 0303 	bic.w	r3, r3, #3
 80083c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	68fa      	ldr	r2, [r7, #12]
 80083d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083d8:	f043 0302 	orr.w	r3, r3, #2
 80083dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083de:	2300      	movs	r3, #0
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3714      	adds	r7, #20
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b085      	sub	sp, #20
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	695b      	ldr	r3, [r3, #20]
 80083f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	699b      	ldr	r3, [r3, #24]
 80083fe:	68fa      	ldr	r2, [r7, #12]
 8008400:	4013      	ands	r3, r2
 8008402:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008404:	68fb      	ldr	r3, [r7, #12]
}
 8008406:	4618      	mov	r0, r3
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr

08008412 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008412:	b480      	push	{r7}
 8008414:	b085      	sub	sp, #20
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800842e:	69db      	ldr	r3, [r3, #28]
 8008430:	68ba      	ldr	r2, [r7, #8]
 8008432:	4013      	ands	r3, r2
 8008434:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	0c1b      	lsrs	r3, r3, #16
}
 800843a:	4618      	mov	r0, r3
 800843c:	3714      	adds	r7, #20
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr

08008446 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008446:	b480      	push	{r7}
 8008448:	b085      	sub	sp, #20
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008458:	699b      	ldr	r3, [r3, #24]
 800845a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008462:	69db      	ldr	r3, [r3, #28]
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	4013      	ands	r3, r2
 8008468:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	b29b      	uxth	r3, r3
}
 800846e:	4618      	mov	r0, r3
 8008470:	3714      	adds	r7, #20
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr

0800847a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800847a:	b480      	push	{r7}
 800847c:	b085      	sub	sp, #20
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
 8008482:	460b      	mov	r3, r1
 8008484:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800848a:	78fb      	ldrb	r3, [r7, #3]
 800848c:	015a      	lsls	r2, r3, #5
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	4413      	add	r3, r2
 8008492:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084a0:	695b      	ldr	r3, [r3, #20]
 80084a2:	68ba      	ldr	r2, [r7, #8]
 80084a4:	4013      	ands	r3, r2
 80084a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80084a8:	68bb      	ldr	r3, [r7, #8]
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3714      	adds	r7, #20
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr

080084b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80084b6:	b480      	push	{r7}
 80084b8:	b087      	sub	sp, #28
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
 80084be:	460b      	mov	r3, r1
 80084c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084cc:	691b      	ldr	r3, [r3, #16]
 80084ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80084da:	78fb      	ldrb	r3, [r7, #3]
 80084dc:	f003 030f 	and.w	r3, r3, #15
 80084e0:	68fa      	ldr	r2, [r7, #12]
 80084e2:	fa22 f303 	lsr.w	r3, r2, r3
 80084e6:	01db      	lsls	r3, r3, #7
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	693a      	ldr	r2, [r7, #16]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80084f0:	78fb      	ldrb	r3, [r7, #3]
 80084f2:	015a      	lsls	r2, r3, #5
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	4413      	add	r3, r2
 80084f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	693a      	ldr	r2, [r7, #16]
 8008500:	4013      	ands	r3, r2
 8008502:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008504:	68bb      	ldr	r3, [r7, #8]
}
 8008506:	4618      	mov	r0, r3
 8008508:	371c      	adds	r7, #28
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr

08008512 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008512:	b480      	push	{r7}
 8008514:	b083      	sub	sp, #12
 8008516:	af00      	add	r7, sp, #0
 8008518:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	695b      	ldr	r3, [r3, #20]
 800851e:	f003 0301 	and.w	r3, r3, #1
}
 8008522:	4618      	mov	r0, r3
 8008524:	370c      	adds	r7, #12
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr

0800852e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800852e:	b480      	push	{r7}
 8008530:	b085      	sub	sp, #20
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008548:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800854c:	f023 0307 	bic.w	r3, r3, #7
 8008550:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	68fa      	ldr	r2, [r7, #12]
 800855c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008560:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008564:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008566:	2300      	movs	r3, #0
}
 8008568:	4618      	mov	r0, r3
 800856a:	3714      	adds	r7, #20
 800856c:	46bd      	mov	sp, r7
 800856e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008572:	4770      	bx	lr

08008574 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008574:	b480      	push	{r7}
 8008576:	b087      	sub	sp, #28
 8008578:	af00      	add	r7, sp, #0
 800857a:	60f8      	str	r0, [r7, #12]
 800857c:	460b      	mov	r3, r1
 800857e:	607a      	str	r2, [r7, #4]
 8008580:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	333c      	adds	r3, #60	@ 0x3c
 800858a:	3304      	adds	r3, #4
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	4a26      	ldr	r2, [pc, #152]	@ (800862c <USB_EP0_OutStart+0xb8>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d90a      	bls.n	80085ae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80085a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085a8:	d101      	bne.n	80085ae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80085aa:	2300      	movs	r3, #0
 80085ac:	e037      	b.n	800861e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085b4:	461a      	mov	r2, r3
 80085b6:	2300      	movs	r3, #0
 80085b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c0:	691b      	ldr	r3, [r3, #16]
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80085cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	697a      	ldr	r2, [r7, #20]
 80085d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085dc:	f043 0318 	orr.w	r3, r3, #24
 80085e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085e8:	691b      	ldr	r3, [r3, #16]
 80085ea:	697a      	ldr	r2, [r7, #20]
 80085ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085f0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80085f4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80085f6:	7afb      	ldrb	r3, [r7, #11]
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d10f      	bne.n	800861c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008602:	461a      	mov	r2, r3
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	697a      	ldr	r2, [r7, #20]
 8008612:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008616:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800861a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800861c:	2300      	movs	r3, #0
}
 800861e:	4618      	mov	r0, r3
 8008620:	371c      	adds	r7, #28
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr
 800862a:	bf00      	nop
 800862c:	4f54300a 	.word	0x4f54300a

08008630 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008630:	b480      	push	{r7}
 8008632:	b085      	sub	sp, #20
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008638:	2300      	movs	r3, #0
 800863a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	3301      	adds	r3, #1
 8008640:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008648:	d901      	bls.n	800864e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800864a:	2303      	movs	r3, #3
 800864c:	e022      	b.n	8008694 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	2b00      	cmp	r3, #0
 8008654:	daf2      	bge.n	800863c <USB_CoreReset+0xc>

  count = 10U;
 8008656:	230a      	movs	r3, #10
 8008658:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800865a:	e002      	b.n	8008662 <USB_CoreReset+0x32>
  {
    count--;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	3b01      	subs	r3, #1
 8008660:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d1f9      	bne.n	800865c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	691b      	ldr	r3, [r3, #16]
 800866c:	f043 0201 	orr.w	r2, r3, #1
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	3301      	adds	r3, #1
 8008678:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008680:	d901      	bls.n	8008686 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008682:	2303      	movs	r3, #3
 8008684:	e006      	b.n	8008694 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	f003 0301 	and.w	r3, r3, #1
 800868e:	2b01      	cmp	r3, #1
 8008690:	d0f0      	beq.n	8008674 <USB_CoreReset+0x44>

  return HAL_OK;
 8008692:	2300      	movs	r3, #0
}
 8008694:	4618      	mov	r0, r3
 8008696:	3714      	adds	r7, #20
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b084      	sub	sp, #16
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	460b      	mov	r3, r1
 80086aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80086ac:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80086b0:	f002 fd20 	bl	800b0f4 <USBD_static_malloc>
 80086b4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d109      	bne.n	80086d0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	32b0      	adds	r2, #176	@ 0xb0
 80086c6:	2100      	movs	r1, #0
 80086c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80086cc:	2302      	movs	r3, #2
 80086ce:	e0d4      	b.n	800887a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80086d0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80086d4:	2100      	movs	r1, #0
 80086d6:	68f8      	ldr	r0, [r7, #12]
 80086d8:	f002 fe28 	bl	800b32c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	32b0      	adds	r2, #176	@ 0xb0
 80086e6:	68f9      	ldr	r1, [r7, #12]
 80086e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	32b0      	adds	r2, #176	@ 0xb0
 80086f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	7c1b      	ldrb	r3, [r3, #16]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d138      	bne.n	800877a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008708:	4b5e      	ldr	r3, [pc, #376]	@ (8008884 <USBD_CDC_Init+0x1e4>)
 800870a:	7819      	ldrb	r1, [r3, #0]
 800870c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008710:	2202      	movs	r2, #2
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f002 fbcb 	bl	800aeae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008718:	4b5a      	ldr	r3, [pc, #360]	@ (8008884 <USBD_CDC_Init+0x1e4>)
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	f003 020f 	and.w	r2, r3, #15
 8008720:	6879      	ldr	r1, [r7, #4]
 8008722:	4613      	mov	r3, r2
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	4413      	add	r3, r2
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	440b      	add	r3, r1
 800872c:	3323      	adds	r3, #35	@ 0x23
 800872e:	2201      	movs	r2, #1
 8008730:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008732:	4b55      	ldr	r3, [pc, #340]	@ (8008888 <USBD_CDC_Init+0x1e8>)
 8008734:	7819      	ldrb	r1, [r3, #0]
 8008736:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800873a:	2202      	movs	r2, #2
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f002 fbb6 	bl	800aeae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008742:	4b51      	ldr	r3, [pc, #324]	@ (8008888 <USBD_CDC_Init+0x1e8>)
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	f003 020f 	and.w	r2, r3, #15
 800874a:	6879      	ldr	r1, [r7, #4]
 800874c:	4613      	mov	r3, r2
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	4413      	add	r3, r2
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	440b      	add	r3, r1
 8008756:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800875a:	2201      	movs	r2, #1
 800875c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800875e:	4b4b      	ldr	r3, [pc, #300]	@ (800888c <USBD_CDC_Init+0x1ec>)
 8008760:	781b      	ldrb	r3, [r3, #0]
 8008762:	f003 020f 	and.w	r2, r3, #15
 8008766:	6879      	ldr	r1, [r7, #4]
 8008768:	4613      	mov	r3, r2
 800876a:	009b      	lsls	r3, r3, #2
 800876c:	4413      	add	r3, r2
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	440b      	add	r3, r1
 8008772:	331c      	adds	r3, #28
 8008774:	2210      	movs	r2, #16
 8008776:	601a      	str	r2, [r3, #0]
 8008778:	e035      	b.n	80087e6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800877a:	4b42      	ldr	r3, [pc, #264]	@ (8008884 <USBD_CDC_Init+0x1e4>)
 800877c:	7819      	ldrb	r1, [r3, #0]
 800877e:	2340      	movs	r3, #64	@ 0x40
 8008780:	2202      	movs	r2, #2
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f002 fb93 	bl	800aeae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008788:	4b3e      	ldr	r3, [pc, #248]	@ (8008884 <USBD_CDC_Init+0x1e4>)
 800878a:	781b      	ldrb	r3, [r3, #0]
 800878c:	f003 020f 	and.w	r2, r3, #15
 8008790:	6879      	ldr	r1, [r7, #4]
 8008792:	4613      	mov	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4413      	add	r3, r2
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	440b      	add	r3, r1
 800879c:	3323      	adds	r3, #35	@ 0x23
 800879e:	2201      	movs	r2, #1
 80087a0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80087a2:	4b39      	ldr	r3, [pc, #228]	@ (8008888 <USBD_CDC_Init+0x1e8>)
 80087a4:	7819      	ldrb	r1, [r3, #0]
 80087a6:	2340      	movs	r3, #64	@ 0x40
 80087a8:	2202      	movs	r2, #2
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f002 fb7f 	bl	800aeae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80087b0:	4b35      	ldr	r3, [pc, #212]	@ (8008888 <USBD_CDC_Init+0x1e8>)
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	f003 020f 	and.w	r2, r3, #15
 80087b8:	6879      	ldr	r1, [r7, #4]
 80087ba:	4613      	mov	r3, r2
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	4413      	add	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	440b      	add	r3, r1
 80087c4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80087c8:	2201      	movs	r2, #1
 80087ca:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80087cc:	4b2f      	ldr	r3, [pc, #188]	@ (800888c <USBD_CDC_Init+0x1ec>)
 80087ce:	781b      	ldrb	r3, [r3, #0]
 80087d0:	f003 020f 	and.w	r2, r3, #15
 80087d4:	6879      	ldr	r1, [r7, #4]
 80087d6:	4613      	mov	r3, r2
 80087d8:	009b      	lsls	r3, r3, #2
 80087da:	4413      	add	r3, r2
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	440b      	add	r3, r1
 80087e0:	331c      	adds	r3, #28
 80087e2:	2210      	movs	r2, #16
 80087e4:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80087e6:	4b29      	ldr	r3, [pc, #164]	@ (800888c <USBD_CDC_Init+0x1ec>)
 80087e8:	7819      	ldrb	r1, [r3, #0]
 80087ea:	2308      	movs	r3, #8
 80087ec:	2203      	movs	r2, #3
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f002 fb5d 	bl	800aeae <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80087f4:	4b25      	ldr	r3, [pc, #148]	@ (800888c <USBD_CDC_Init+0x1ec>)
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	f003 020f 	and.w	r2, r3, #15
 80087fc:	6879      	ldr	r1, [r7, #4]
 80087fe:	4613      	mov	r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	4413      	add	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	440b      	add	r3, r1
 8008808:	3323      	adds	r3, #35	@ 0x23
 800880a:	2201      	movs	r2, #1
 800880c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	33b0      	adds	r3, #176	@ 0xb0
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	4413      	add	r3, r2
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2200      	movs	r2, #0
 800882e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2200      	movs	r2, #0
 8008836:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008840:	2b00      	cmp	r3, #0
 8008842:	d101      	bne.n	8008848 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008844:	2302      	movs	r3, #2
 8008846:	e018      	b.n	800887a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	7c1b      	ldrb	r3, [r3, #16]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d10a      	bne.n	8008866 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008850:	4b0d      	ldr	r3, [pc, #52]	@ (8008888 <USBD_CDC_Init+0x1e8>)
 8008852:	7819      	ldrb	r1, [r3, #0]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800885a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f002 fc14 	bl	800b08c <USBD_LL_PrepareReceive>
 8008864:	e008      	b.n	8008878 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008866:	4b08      	ldr	r3, [pc, #32]	@ (8008888 <USBD_CDC_Init+0x1e8>)
 8008868:	7819      	ldrb	r1, [r3, #0]
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008870:	2340      	movs	r3, #64	@ 0x40
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f002 fc0a 	bl	800b08c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3710      	adds	r7, #16
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}
 8008882:	bf00      	nop
 8008884:	2000009f 	.word	0x2000009f
 8008888:	200000a0 	.word	0x200000a0
 800888c:	200000a1 	.word	0x200000a1

08008890 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	460b      	mov	r3, r1
 800889a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800889c:	4b3a      	ldr	r3, [pc, #232]	@ (8008988 <USBD_CDC_DeInit+0xf8>)
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	4619      	mov	r1, r3
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f002 fb29 	bl	800aefa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80088a8:	4b37      	ldr	r3, [pc, #220]	@ (8008988 <USBD_CDC_DeInit+0xf8>)
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	f003 020f 	and.w	r2, r3, #15
 80088b0:	6879      	ldr	r1, [r7, #4]
 80088b2:	4613      	mov	r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	4413      	add	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	440b      	add	r3, r1
 80088bc:	3323      	adds	r3, #35	@ 0x23
 80088be:	2200      	movs	r2, #0
 80088c0:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80088c2:	4b32      	ldr	r3, [pc, #200]	@ (800898c <USBD_CDC_DeInit+0xfc>)
 80088c4:	781b      	ldrb	r3, [r3, #0]
 80088c6:	4619      	mov	r1, r3
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f002 fb16 	bl	800aefa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80088ce:	4b2f      	ldr	r3, [pc, #188]	@ (800898c <USBD_CDC_DeInit+0xfc>)
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	f003 020f 	and.w	r2, r3, #15
 80088d6:	6879      	ldr	r1, [r7, #4]
 80088d8:	4613      	mov	r3, r2
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	4413      	add	r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	440b      	add	r3, r1
 80088e2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80088e6:	2200      	movs	r2, #0
 80088e8:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80088ea:	4b29      	ldr	r3, [pc, #164]	@ (8008990 <USBD_CDC_DeInit+0x100>)
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	4619      	mov	r1, r3
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f002 fb02 	bl	800aefa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80088f6:	4b26      	ldr	r3, [pc, #152]	@ (8008990 <USBD_CDC_DeInit+0x100>)
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	f003 020f 	and.w	r2, r3, #15
 80088fe:	6879      	ldr	r1, [r7, #4]
 8008900:	4613      	mov	r3, r2
 8008902:	009b      	lsls	r3, r3, #2
 8008904:	4413      	add	r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	440b      	add	r3, r1
 800890a:	3323      	adds	r3, #35	@ 0x23
 800890c:	2200      	movs	r2, #0
 800890e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008910:	4b1f      	ldr	r3, [pc, #124]	@ (8008990 <USBD_CDC_DeInit+0x100>)
 8008912:	781b      	ldrb	r3, [r3, #0]
 8008914:	f003 020f 	and.w	r2, r3, #15
 8008918:	6879      	ldr	r1, [r7, #4]
 800891a:	4613      	mov	r3, r2
 800891c:	009b      	lsls	r3, r3, #2
 800891e:	4413      	add	r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	440b      	add	r3, r1
 8008924:	331c      	adds	r3, #28
 8008926:	2200      	movs	r2, #0
 8008928:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	32b0      	adds	r2, #176	@ 0xb0
 8008934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d01f      	beq.n	800897c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	33b0      	adds	r3, #176	@ 0xb0
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	4413      	add	r3, r2
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	32b0      	adds	r2, #176	@ 0xb0
 800895a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800895e:	4618      	mov	r0, r3
 8008960:	f002 fbd6 	bl	800b110 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	32b0      	adds	r2, #176	@ 0xb0
 800896e:	2100      	movs	r1, #0
 8008970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2200      	movs	r2, #0
 8008978:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800897c:	2300      	movs	r3, #0
}
 800897e:	4618      	mov	r0, r3
 8008980:	3708      	adds	r7, #8
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	2000009f 	.word	0x2000009f
 800898c:	200000a0 	.word	0x200000a0
 8008990:	200000a1 	.word	0x200000a1

08008994 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b086      	sub	sp, #24
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	32b0      	adds	r2, #176	@ 0xb0
 80089a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089ac:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80089ae:	2300      	movs	r3, #0
 80089b0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80089b2:	2300      	movs	r3, #0
 80089b4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80089b6:	2300      	movs	r3, #0
 80089b8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d101      	bne.n	80089c4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e0bf      	b.n	8008b44 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d050      	beq.n	8008a72 <USBD_CDC_Setup+0xde>
 80089d0:	2b20      	cmp	r3, #32
 80089d2:	f040 80af 	bne.w	8008b34 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	88db      	ldrh	r3, [r3, #6]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d03a      	beq.n	8008a54 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	b25b      	sxtb	r3, r3
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	da1b      	bge.n	8008a20 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	33b0      	adds	r3, #176	@ 0xb0
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	4413      	add	r3, r2
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80089fe:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a00:	683a      	ldr	r2, [r7, #0]
 8008a02:	88d2      	ldrh	r2, [r2, #6]
 8008a04:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	88db      	ldrh	r3, [r3, #6]
 8008a0a:	2b07      	cmp	r3, #7
 8008a0c:	bf28      	it	cs
 8008a0e:	2307      	movcs	r3, #7
 8008a10:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	89fa      	ldrh	r2, [r7, #14]
 8008a16:	4619      	mov	r1, r3
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f001 fda9 	bl	800a570 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008a1e:	e090      	b.n	8008b42 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	785a      	ldrb	r2, [r3, #1]
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	88db      	ldrh	r3, [r3, #6]
 8008a2e:	2b3f      	cmp	r3, #63	@ 0x3f
 8008a30:	d803      	bhi.n	8008a3a <USBD_CDC_Setup+0xa6>
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	88db      	ldrh	r3, [r3, #6]
 8008a36:	b2da      	uxtb	r2, r3
 8008a38:	e000      	b.n	8008a3c <USBD_CDC_Setup+0xa8>
 8008a3a:	2240      	movs	r2, #64	@ 0x40
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008a42:	6939      	ldr	r1, [r7, #16]
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f001 fdbe 	bl	800a5ce <USBD_CtlPrepareRx>
      break;
 8008a52:	e076      	b.n	8008b42 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	33b0      	adds	r3, #176	@ 0xb0
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	4413      	add	r3, r2
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	683a      	ldr	r2, [r7, #0]
 8008a68:	7850      	ldrb	r0, [r2, #1]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	6839      	ldr	r1, [r7, #0]
 8008a6e:	4798      	blx	r3
      break;
 8008a70:	e067      	b.n	8008b42 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	785b      	ldrb	r3, [r3, #1]
 8008a76:	2b0b      	cmp	r3, #11
 8008a78:	d851      	bhi.n	8008b1e <USBD_CDC_Setup+0x18a>
 8008a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8008a80 <USBD_CDC_Setup+0xec>)
 8008a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a80:	08008ab1 	.word	0x08008ab1
 8008a84:	08008b2d 	.word	0x08008b2d
 8008a88:	08008b1f 	.word	0x08008b1f
 8008a8c:	08008b1f 	.word	0x08008b1f
 8008a90:	08008b1f 	.word	0x08008b1f
 8008a94:	08008b1f 	.word	0x08008b1f
 8008a98:	08008b1f 	.word	0x08008b1f
 8008a9c:	08008b1f 	.word	0x08008b1f
 8008aa0:	08008b1f 	.word	0x08008b1f
 8008aa4:	08008b1f 	.word	0x08008b1f
 8008aa8:	08008adb 	.word	0x08008adb
 8008aac:	08008b05 	.word	0x08008b05
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ab6:	b2db      	uxtb	r3, r3
 8008ab8:	2b03      	cmp	r3, #3
 8008aba:	d107      	bne.n	8008acc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008abc:	f107 030a 	add.w	r3, r7, #10
 8008ac0:	2202      	movs	r2, #2
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f001 fd53 	bl	800a570 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008aca:	e032      	b.n	8008b32 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008acc:	6839      	ldr	r1, [r7, #0]
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f001 fcd1 	bl	800a476 <USBD_CtlError>
            ret = USBD_FAIL;
 8008ad4:	2303      	movs	r3, #3
 8008ad6:	75fb      	strb	r3, [r7, #23]
          break;
 8008ad8:	e02b      	b.n	8008b32 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ae0:	b2db      	uxtb	r3, r3
 8008ae2:	2b03      	cmp	r3, #3
 8008ae4:	d107      	bne.n	8008af6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008ae6:	f107 030d 	add.w	r3, r7, #13
 8008aea:	2201      	movs	r2, #1
 8008aec:	4619      	mov	r1, r3
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f001 fd3e 	bl	800a570 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008af4:	e01d      	b.n	8008b32 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008af6:	6839      	ldr	r1, [r7, #0]
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f001 fcbc 	bl	800a476 <USBD_CtlError>
            ret = USBD_FAIL;
 8008afe:	2303      	movs	r3, #3
 8008b00:	75fb      	strb	r3, [r7, #23]
          break;
 8008b02:	e016      	b.n	8008b32 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	2b03      	cmp	r3, #3
 8008b0e:	d00f      	beq.n	8008b30 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008b10:	6839      	ldr	r1, [r7, #0]
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f001 fcaf 	bl	800a476 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b18:	2303      	movs	r3, #3
 8008b1a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008b1c:	e008      	b.n	8008b30 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008b1e:	6839      	ldr	r1, [r7, #0]
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f001 fca8 	bl	800a476 <USBD_CtlError>
          ret = USBD_FAIL;
 8008b26:	2303      	movs	r3, #3
 8008b28:	75fb      	strb	r3, [r7, #23]
          break;
 8008b2a:	e002      	b.n	8008b32 <USBD_CDC_Setup+0x19e>
          break;
 8008b2c:	bf00      	nop
 8008b2e:	e008      	b.n	8008b42 <USBD_CDC_Setup+0x1ae>
          break;
 8008b30:	bf00      	nop
      }
      break;
 8008b32:	e006      	b.n	8008b42 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008b34:	6839      	ldr	r1, [r7, #0]
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f001 fc9d 	bl	800a476 <USBD_CtlError>
      ret = USBD_FAIL;
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	75fb      	strb	r3, [r7, #23]
      break;
 8008b40:	bf00      	nop
  }

  return (uint8_t)ret;
 8008b42:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3718      	adds	r7, #24
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b084      	sub	sp, #16
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	460b      	mov	r3, r1
 8008b56:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008b5e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	32b0      	adds	r2, #176	@ 0xb0
 8008b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d101      	bne.n	8008b76 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008b72:	2303      	movs	r3, #3
 8008b74:	e065      	b.n	8008c42 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	32b0      	adds	r2, #176	@ 0xb0
 8008b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b84:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008b86:	78fb      	ldrb	r3, [r7, #3]
 8008b88:	f003 020f 	and.w	r2, r3, #15
 8008b8c:	6879      	ldr	r1, [r7, #4]
 8008b8e:	4613      	mov	r3, r2
 8008b90:	009b      	lsls	r3, r3, #2
 8008b92:	4413      	add	r3, r2
 8008b94:	009b      	lsls	r3, r3, #2
 8008b96:	440b      	add	r3, r1
 8008b98:	3314      	adds	r3, #20
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d02f      	beq.n	8008c00 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008ba0:	78fb      	ldrb	r3, [r7, #3]
 8008ba2:	f003 020f 	and.w	r2, r3, #15
 8008ba6:	6879      	ldr	r1, [r7, #4]
 8008ba8:	4613      	mov	r3, r2
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	4413      	add	r3, r2
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	440b      	add	r3, r1
 8008bb2:	3314      	adds	r3, #20
 8008bb4:	681a      	ldr	r2, [r3, #0]
 8008bb6:	78fb      	ldrb	r3, [r7, #3]
 8008bb8:	f003 010f 	and.w	r1, r3, #15
 8008bbc:	68f8      	ldr	r0, [r7, #12]
 8008bbe:	460b      	mov	r3, r1
 8008bc0:	00db      	lsls	r3, r3, #3
 8008bc2:	440b      	add	r3, r1
 8008bc4:	009b      	lsls	r3, r3, #2
 8008bc6:	4403      	add	r3, r0
 8008bc8:	331c      	adds	r3, #28
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	fbb2 f1f3 	udiv	r1, r2, r3
 8008bd0:	fb01 f303 	mul.w	r3, r1, r3
 8008bd4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d112      	bne.n	8008c00 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008bda:	78fb      	ldrb	r3, [r7, #3]
 8008bdc:	f003 020f 	and.w	r2, r3, #15
 8008be0:	6879      	ldr	r1, [r7, #4]
 8008be2:	4613      	mov	r3, r2
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	4413      	add	r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	440b      	add	r3, r1
 8008bec:	3314      	adds	r3, #20
 8008bee:	2200      	movs	r2, #0
 8008bf0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008bf2:	78f9      	ldrb	r1, [r7, #3]
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f002 fa26 	bl	800b04a <USBD_LL_Transmit>
 8008bfe:	e01f      	b.n	8008c40 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	2200      	movs	r2, #0
 8008c04:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c0e:	687a      	ldr	r2, [r7, #4]
 8008c10:	33b0      	adds	r3, #176	@ 0xb0
 8008c12:	009b      	lsls	r3, r3, #2
 8008c14:	4413      	add	r3, r2
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	691b      	ldr	r3, [r3, #16]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d010      	beq.n	8008c40 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c24:	687a      	ldr	r2, [r7, #4]
 8008c26:	33b0      	adds	r3, #176	@ 0xb0
 8008c28:	009b      	lsls	r3, r3, #2
 8008c2a:	4413      	add	r3, r2
 8008c2c:	685b      	ldr	r3, [r3, #4]
 8008c2e:	691b      	ldr	r3, [r3, #16]
 8008c30:	68ba      	ldr	r2, [r7, #8]
 8008c32:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008c36:	68ba      	ldr	r2, [r7, #8]
 8008c38:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008c3c:	78fa      	ldrb	r2, [r7, #3]
 8008c3e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008c40:	2300      	movs	r3, #0
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3710      	adds	r7, #16
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c4a:	b580      	push	{r7, lr}
 8008c4c:	b084      	sub	sp, #16
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	6078      	str	r0, [r7, #4]
 8008c52:	460b      	mov	r3, r1
 8008c54:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	32b0      	adds	r2, #176	@ 0xb0
 8008c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c64:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	32b0      	adds	r2, #176	@ 0xb0
 8008c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d101      	bne.n	8008c7c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008c78:	2303      	movs	r3, #3
 8008c7a:	e01a      	b.n	8008cb2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008c7c:	78fb      	ldrb	r3, [r7, #3]
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f002 fa24 	bl	800b0ce <USBD_LL_GetRxDataSize>
 8008c86:	4602      	mov	r2, r0
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	33b0      	adds	r3, #176	@ 0xb0
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	4413      	add	r3, r2
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	68fa      	ldr	r2, [r7, #12]
 8008ca2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008ca6:	68fa      	ldr	r2, [r7, #12]
 8008ca8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008cac:	4611      	mov	r1, r2
 8008cae:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008cb0:	2300      	movs	r3, #0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3710      	adds	r7, #16
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008cba:	b580      	push	{r7, lr}
 8008cbc:	b084      	sub	sp, #16
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	32b0      	adds	r2, #176	@ 0xb0
 8008ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cd0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d101      	bne.n	8008cdc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008cd8:	2303      	movs	r3, #3
 8008cda:	e024      	b.n	8008d26 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	33b0      	adds	r3, #176	@ 0xb0
 8008ce6:	009b      	lsls	r3, r3, #2
 8008ce8:	4413      	add	r3, r2
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d019      	beq.n	8008d24 <USBD_CDC_EP0_RxReady+0x6a>
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008cf6:	2bff      	cmp	r3, #255	@ 0xff
 8008cf8:	d014      	beq.n	8008d24 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	33b0      	adds	r3, #176	@ 0xb0
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	4413      	add	r3, r2
 8008d08:	685b      	ldr	r3, [r3, #4]
 8008d0a:	689b      	ldr	r3, [r3, #8]
 8008d0c:	68fa      	ldr	r2, [r7, #12]
 8008d0e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008d12:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008d14:	68fa      	ldr	r2, [r7, #12]
 8008d16:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d1a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	22ff      	movs	r2, #255	@ 0xff
 8008d20:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008d24:	2300      	movs	r3, #0
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3710      	adds	r7, #16
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
	...

08008d30 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b086      	sub	sp, #24
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d38:	2182      	movs	r1, #130	@ 0x82
 8008d3a:	4818      	ldr	r0, [pc, #96]	@ (8008d9c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d3c:	f000 fd62 	bl	8009804 <USBD_GetEpDesc>
 8008d40:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d42:	2101      	movs	r1, #1
 8008d44:	4815      	ldr	r0, [pc, #84]	@ (8008d9c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d46:	f000 fd5d 	bl	8009804 <USBD_GetEpDesc>
 8008d4a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d4c:	2181      	movs	r1, #129	@ 0x81
 8008d4e:	4813      	ldr	r0, [pc, #76]	@ (8008d9c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d50:	f000 fd58 	bl	8009804 <USBD_GetEpDesc>
 8008d54:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d002      	beq.n	8008d62 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	2210      	movs	r2, #16
 8008d60:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d006      	beq.n	8008d76 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d70:	711a      	strb	r2, [r3, #4]
 8008d72:	2200      	movs	r2, #0
 8008d74:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d006      	beq.n	8008d8a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d84:	711a      	strb	r2, [r3, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2243      	movs	r2, #67	@ 0x43
 8008d8e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008d90:	4b02      	ldr	r3, [pc, #8]	@ (8008d9c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008d92:	4618      	mov	r0, r3
 8008d94:	3718      	adds	r7, #24
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}
 8008d9a:	bf00      	nop
 8008d9c:	2000005c 	.word	0x2000005c

08008da0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b086      	sub	sp, #24
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008da8:	2182      	movs	r1, #130	@ 0x82
 8008daa:	4818      	ldr	r0, [pc, #96]	@ (8008e0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008dac:	f000 fd2a 	bl	8009804 <USBD_GetEpDesc>
 8008db0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008db2:	2101      	movs	r1, #1
 8008db4:	4815      	ldr	r0, [pc, #84]	@ (8008e0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008db6:	f000 fd25 	bl	8009804 <USBD_GetEpDesc>
 8008dba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008dbc:	2181      	movs	r1, #129	@ 0x81
 8008dbe:	4813      	ldr	r0, [pc, #76]	@ (8008e0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008dc0:	f000 fd20 	bl	8009804 <USBD_GetEpDesc>
 8008dc4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d002      	beq.n	8008dd2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	2210      	movs	r2, #16
 8008dd0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d006      	beq.n	8008de6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	711a      	strb	r2, [r3, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f042 0202 	orr.w	r2, r2, #2
 8008de4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d006      	beq.n	8008dfa <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2200      	movs	r2, #0
 8008df0:	711a      	strb	r2, [r3, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	f042 0202 	orr.w	r2, r2, #2
 8008df8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2243      	movs	r2, #67	@ 0x43
 8008dfe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e00:	4b02      	ldr	r3, [pc, #8]	@ (8008e0c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3718      	adds	r7, #24
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	2000005c 	.word	0x2000005c

08008e10 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b086      	sub	sp, #24
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e18:	2182      	movs	r1, #130	@ 0x82
 8008e1a:	4818      	ldr	r0, [pc, #96]	@ (8008e7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e1c:	f000 fcf2 	bl	8009804 <USBD_GetEpDesc>
 8008e20:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e22:	2101      	movs	r1, #1
 8008e24:	4815      	ldr	r0, [pc, #84]	@ (8008e7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e26:	f000 fced 	bl	8009804 <USBD_GetEpDesc>
 8008e2a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e2c:	2181      	movs	r1, #129	@ 0x81
 8008e2e:	4813      	ldr	r0, [pc, #76]	@ (8008e7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e30:	f000 fce8 	bl	8009804 <USBD_GetEpDesc>
 8008e34:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d002      	beq.n	8008e42 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	2210      	movs	r2, #16
 8008e40:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d006      	beq.n	8008e56 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e50:	711a      	strb	r2, [r3, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d006      	beq.n	8008e6a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e64:	711a      	strb	r2, [r3, #4]
 8008e66:	2200      	movs	r2, #0
 8008e68:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2243      	movs	r2, #67	@ 0x43
 8008e6e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e70:	4b02      	ldr	r3, [pc, #8]	@ (8008e7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3718      	adds	r7, #24
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}
 8008e7a:	bf00      	nop
 8008e7c:	2000005c 	.word	0x2000005c

08008e80 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	220a      	movs	r2, #10
 8008e8c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008e8e:	4b03      	ldr	r3, [pc, #12]	@ (8008e9c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	370c      	adds	r7, #12
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr
 8008e9c:	20000018 	.word	0x20000018

08008ea0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b083      	sub	sp, #12
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d101      	bne.n	8008eb4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008eb0:	2303      	movs	r3, #3
 8008eb2:	e009      	b.n	8008ec8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	33b0      	adds	r3, #176	@ 0xb0
 8008ebe:	009b      	lsls	r3, r3, #2
 8008ec0:	4413      	add	r3, r2
 8008ec2:	683a      	ldr	r2, [r7, #0]
 8008ec4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008ec6:	2300      	movs	r3, #0
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b087      	sub	sp, #28
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	32b0      	adds	r2, #176	@ 0xb0
 8008eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eee:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d101      	bne.n	8008efa <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008ef6:	2303      	movs	r3, #3
 8008ef8:	e008      	b.n	8008f0c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	68ba      	ldr	r2, [r7, #8]
 8008efe:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	371c      	adds	r7, #28
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b085      	sub	sp, #20
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	32b0      	adds	r2, #176	@ 0xb0
 8008f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f30:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d101      	bne.n	8008f3c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008f38:	2303      	movs	r3, #3
 8008f3a:	e004      	b.n	8008f46 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	683a      	ldr	r2, [r7, #0]
 8008f40:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008f44:	2300      	movs	r3, #0
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3714      	adds	r7, #20
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr
	...

08008f54 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b084      	sub	sp, #16
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	32b0      	adds	r2, #176	@ 0xb0
 8008f66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f6a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d101      	bne.n	8008f7a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008f76:	2303      	movs	r3, #3
 8008f78:	e025      	b.n	8008fc6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d11f      	bne.n	8008fc4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	2201      	movs	r2, #1
 8008f88:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008f8c:	4b10      	ldr	r3, [pc, #64]	@ (8008fd0 <USBD_CDC_TransmitPacket+0x7c>)
 8008f8e:	781b      	ldrb	r3, [r3, #0]
 8008f90:	f003 020f 	and.w	r2, r3, #15
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	4613      	mov	r3, r2
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	4413      	add	r3, r2
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	4403      	add	r3, r0
 8008fa6:	3314      	adds	r3, #20
 8008fa8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008faa:	4b09      	ldr	r3, [pc, #36]	@ (8008fd0 <USBD_CDC_TransmitPacket+0x7c>)
 8008fac:	7819      	ldrb	r1, [r3, #0]
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f002 f845 	bl	800b04a <USBD_LL_Transmit>

    ret = USBD_OK;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3710      	adds	r7, #16
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
 8008fce:	bf00      	nop
 8008fd0:	2000009f 	.word	0x2000009f

08008fd4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b084      	sub	sp, #16
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	32b0      	adds	r2, #176	@ 0xb0
 8008fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fea:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	32b0      	adds	r2, #176	@ 0xb0
 8008ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d101      	bne.n	8009002 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008ffe:	2303      	movs	r3, #3
 8009000:	e018      	b.n	8009034 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	7c1b      	ldrb	r3, [r3, #16]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d10a      	bne.n	8009020 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800900a:	4b0c      	ldr	r3, [pc, #48]	@ (800903c <USBD_CDC_ReceivePacket+0x68>)
 800900c:	7819      	ldrb	r1, [r3, #0]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009014:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f002 f837 	bl	800b08c <USBD_LL_PrepareReceive>
 800901e:	e008      	b.n	8009032 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009020:	4b06      	ldr	r3, [pc, #24]	@ (800903c <USBD_CDC_ReceivePacket+0x68>)
 8009022:	7819      	ldrb	r1, [r3, #0]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800902a:	2340      	movs	r3, #64	@ 0x40
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f002 f82d 	bl	800b08c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009032:	2300      	movs	r3, #0
}
 8009034:	4618      	mov	r0, r3
 8009036:	3710      	adds	r7, #16
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}
 800903c:	200000a0 	.word	0x200000a0

08009040 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b086      	sub	sp, #24
 8009044:	af00      	add	r7, sp, #0
 8009046:	60f8      	str	r0, [r7, #12]
 8009048:	60b9      	str	r1, [r7, #8]
 800904a:	4613      	mov	r3, r2
 800904c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d101      	bne.n	8009058 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009054:	2303      	movs	r3, #3
 8009056:	e01f      	b.n	8009098 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2200      	movs	r2, #0
 800905c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2200      	movs	r2, #0
 8009064:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2200      	movs	r2, #0
 800906c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d003      	beq.n	800907e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	68ba      	ldr	r2, [r7, #8]
 800907a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2201      	movs	r2, #1
 8009082:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	79fa      	ldrb	r2, [r7, #7]
 800908a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800908c:	68f8      	ldr	r0, [r7, #12]
 800908e:	f001 fea7 	bl	800ade0 <USBD_LL_Init>
 8009092:	4603      	mov	r3, r0
 8009094:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009096:	7dfb      	ldrb	r3, [r7, #23]
}
 8009098:	4618      	mov	r0, r3
 800909a:	3718      	adds	r7, #24
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80090aa:	2300      	movs	r3, #0
 80090ac:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d101      	bne.n	80090b8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e025      	b.n	8009104 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	683a      	ldr	r2, [r7, #0]
 80090bc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	32ae      	adds	r2, #174	@ 0xae
 80090ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d00f      	beq.n	80090f4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	32ae      	adds	r2, #174	@ 0xae
 80090de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090e4:	f107 020e 	add.w	r2, r7, #14
 80090e8:	4610      	mov	r0, r2
 80090ea:	4798      	blx	r3
 80090ec:	4602      	mov	r2, r0
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80090fa:	1c5a      	adds	r2, r3, #1
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009102:	2300      	movs	r3, #0
}
 8009104:	4618      	mov	r0, r3
 8009106:	3710      	adds	r7, #16
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f001 feaf 	bl	800ae78 <USBD_LL_Start>
 800911a:	4603      	mov	r3, r0
}
 800911c:	4618      	mov	r0, r3
 800911e:	3708      	adds	r7, #8
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800912c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800912e:	4618      	mov	r0, r3
 8009130:	370c      	adds	r7, #12
 8009132:	46bd      	mov	sp, r7
 8009134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009138:	4770      	bx	lr

0800913a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b084      	sub	sp, #16
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
 8009142:	460b      	mov	r3, r1
 8009144:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009146:	2300      	movs	r3, #0
 8009148:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009150:	2b00      	cmp	r3, #0
 8009152:	d009      	beq.n	8009168 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	78fa      	ldrb	r2, [r7, #3]
 800915e:	4611      	mov	r1, r2
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	4798      	blx	r3
 8009164:	4603      	mov	r3, r0
 8009166:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009168:	7bfb      	ldrb	r3, [r7, #15]
}
 800916a:	4618      	mov	r0, r3
 800916c:	3710      	adds	r7, #16
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}

08009172 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009172:	b580      	push	{r7, lr}
 8009174:	b084      	sub	sp, #16
 8009176:	af00      	add	r7, sp, #0
 8009178:	6078      	str	r0, [r7, #4]
 800917a:	460b      	mov	r3, r1
 800917c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800917e:	2300      	movs	r3, #0
 8009180:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	78fa      	ldrb	r2, [r7, #3]
 800918c:	4611      	mov	r1, r2
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	4798      	blx	r3
 8009192:	4603      	mov	r3, r0
 8009194:	2b00      	cmp	r3, #0
 8009196:	d001      	beq.n	800919c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009198:	2303      	movs	r3, #3
 800919a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800919c:	7bfb      	ldrb	r3, [r7, #15]
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3710      	adds	r7, #16
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}

080091a6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80091a6:	b580      	push	{r7, lr}
 80091a8:	b084      	sub	sp, #16
 80091aa:	af00      	add	r7, sp, #0
 80091ac:	6078      	str	r0, [r7, #4]
 80091ae:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80091b6:	6839      	ldr	r1, [r7, #0]
 80091b8:	4618      	mov	r0, r3
 80091ba:	f001 f922 	bl	800a402 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2201      	movs	r2, #1
 80091c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80091cc:	461a      	mov	r2, r3
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80091da:	f003 031f 	and.w	r3, r3, #31
 80091de:	2b02      	cmp	r3, #2
 80091e0:	d01a      	beq.n	8009218 <USBD_LL_SetupStage+0x72>
 80091e2:	2b02      	cmp	r3, #2
 80091e4:	d822      	bhi.n	800922c <USBD_LL_SetupStage+0x86>
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d002      	beq.n	80091f0 <USBD_LL_SetupStage+0x4a>
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d00a      	beq.n	8009204 <USBD_LL_SetupStage+0x5e>
 80091ee:	e01d      	b.n	800922c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80091f6:	4619      	mov	r1, r3
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 fb77 	bl	80098ec <USBD_StdDevReq>
 80091fe:	4603      	mov	r3, r0
 8009200:	73fb      	strb	r3, [r7, #15]
      break;
 8009202:	e020      	b.n	8009246 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800920a:	4619      	mov	r1, r3
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f000 fbdf 	bl	80099d0 <USBD_StdItfReq>
 8009212:	4603      	mov	r3, r0
 8009214:	73fb      	strb	r3, [r7, #15]
      break;
 8009216:	e016      	b.n	8009246 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800921e:	4619      	mov	r1, r3
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f000 fc41 	bl	8009aa8 <USBD_StdEPReq>
 8009226:	4603      	mov	r3, r0
 8009228:	73fb      	strb	r3, [r7, #15]
      break;
 800922a:	e00c      	b.n	8009246 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009232:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009236:	b2db      	uxtb	r3, r3
 8009238:	4619      	mov	r1, r3
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f001 fe7c 	bl	800af38 <USBD_LL_StallEP>
 8009240:	4603      	mov	r3, r0
 8009242:	73fb      	strb	r3, [r7, #15]
      break;
 8009244:	bf00      	nop
  }

  return ret;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
}
 8009248:	4618      	mov	r0, r3
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b086      	sub	sp, #24
 8009254:	af00      	add	r7, sp, #0
 8009256:	60f8      	str	r0, [r7, #12]
 8009258:	460b      	mov	r3, r1
 800925a:	607a      	str	r2, [r7, #4]
 800925c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800925e:	2300      	movs	r3, #0
 8009260:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009262:	7afb      	ldrb	r3, [r7, #11]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d177      	bne.n	8009358 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800926e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009276:	2b03      	cmp	r3, #3
 8009278:	f040 80a1 	bne.w	80093be <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	685b      	ldr	r3, [r3, #4]
 8009280:	693a      	ldr	r2, [r7, #16]
 8009282:	8992      	ldrh	r2, [r2, #12]
 8009284:	4293      	cmp	r3, r2
 8009286:	d91c      	bls.n	80092c2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	8992      	ldrh	r2, [r2, #12]
 8009290:	1a9a      	subs	r2, r3, r2
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009296:	693b      	ldr	r3, [r7, #16]
 8009298:	691b      	ldr	r3, [r3, #16]
 800929a:	693a      	ldr	r2, [r7, #16]
 800929c:	8992      	ldrh	r2, [r2, #12]
 800929e:	441a      	add	r2, r3
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	6919      	ldr	r1, [r3, #16]
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	899b      	ldrh	r3, [r3, #12]
 80092ac:	461a      	mov	r2, r3
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	4293      	cmp	r3, r2
 80092b4:	bf38      	it	cc
 80092b6:	4613      	movcc	r3, r2
 80092b8:	461a      	mov	r2, r3
 80092ba:	68f8      	ldr	r0, [r7, #12]
 80092bc:	f001 f9a8 	bl	800a610 <USBD_CtlContinueRx>
 80092c0:	e07d      	b.n	80093be <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80092c8:	f003 031f 	and.w	r3, r3, #31
 80092cc:	2b02      	cmp	r3, #2
 80092ce:	d014      	beq.n	80092fa <USBD_LL_DataOutStage+0xaa>
 80092d0:	2b02      	cmp	r3, #2
 80092d2:	d81d      	bhi.n	8009310 <USBD_LL_DataOutStage+0xc0>
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d002      	beq.n	80092de <USBD_LL_DataOutStage+0x8e>
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d003      	beq.n	80092e4 <USBD_LL_DataOutStage+0x94>
 80092dc:	e018      	b.n	8009310 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80092de:	2300      	movs	r3, #0
 80092e0:	75bb      	strb	r3, [r7, #22]
            break;
 80092e2:	e018      	b.n	8009316 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80092ea:	b2db      	uxtb	r3, r3
 80092ec:	4619      	mov	r1, r3
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f000 fa6e 	bl	80097d0 <USBD_CoreFindIF>
 80092f4:	4603      	mov	r3, r0
 80092f6:	75bb      	strb	r3, [r7, #22]
            break;
 80092f8:	e00d      	b.n	8009316 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009300:	b2db      	uxtb	r3, r3
 8009302:	4619      	mov	r1, r3
 8009304:	68f8      	ldr	r0, [r7, #12]
 8009306:	f000 fa70 	bl	80097ea <USBD_CoreFindEP>
 800930a:	4603      	mov	r3, r0
 800930c:	75bb      	strb	r3, [r7, #22]
            break;
 800930e:	e002      	b.n	8009316 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009310:	2300      	movs	r3, #0
 8009312:	75bb      	strb	r3, [r7, #22]
            break;
 8009314:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009316:	7dbb      	ldrb	r3, [r7, #22]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d119      	bne.n	8009350 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009322:	b2db      	uxtb	r3, r3
 8009324:	2b03      	cmp	r3, #3
 8009326:	d113      	bne.n	8009350 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009328:	7dba      	ldrb	r2, [r7, #22]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	32ae      	adds	r2, #174	@ 0xae
 800932e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009332:	691b      	ldr	r3, [r3, #16]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d00b      	beq.n	8009350 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009338:	7dba      	ldrb	r2, [r7, #22]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009340:	7dba      	ldrb	r2, [r7, #22]
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	32ae      	adds	r2, #174	@ 0xae
 8009346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800934a:	691b      	ldr	r3, [r3, #16]
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009350:	68f8      	ldr	r0, [r7, #12]
 8009352:	f001 f96e 	bl	800a632 <USBD_CtlSendStatus>
 8009356:	e032      	b.n	80093be <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009358:	7afb      	ldrb	r3, [r7, #11]
 800935a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800935e:	b2db      	uxtb	r3, r3
 8009360:	4619      	mov	r1, r3
 8009362:	68f8      	ldr	r0, [r7, #12]
 8009364:	f000 fa41 	bl	80097ea <USBD_CoreFindEP>
 8009368:	4603      	mov	r3, r0
 800936a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800936c:	7dbb      	ldrb	r3, [r7, #22]
 800936e:	2bff      	cmp	r3, #255	@ 0xff
 8009370:	d025      	beq.n	80093be <USBD_LL_DataOutStage+0x16e>
 8009372:	7dbb      	ldrb	r3, [r7, #22]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d122      	bne.n	80093be <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800937e:	b2db      	uxtb	r3, r3
 8009380:	2b03      	cmp	r3, #3
 8009382:	d117      	bne.n	80093b4 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009384:	7dba      	ldrb	r2, [r7, #22]
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	32ae      	adds	r2, #174	@ 0xae
 800938a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800938e:	699b      	ldr	r3, [r3, #24]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d00f      	beq.n	80093b4 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8009394:	7dba      	ldrb	r2, [r7, #22]
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800939c:	7dba      	ldrb	r2, [r7, #22]
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	32ae      	adds	r2, #174	@ 0xae
 80093a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093a6:	699b      	ldr	r3, [r3, #24]
 80093a8:	7afa      	ldrb	r2, [r7, #11]
 80093aa:	4611      	mov	r1, r2
 80093ac:	68f8      	ldr	r0, [r7, #12]
 80093ae:	4798      	blx	r3
 80093b0:	4603      	mov	r3, r0
 80093b2:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80093b4:	7dfb      	ldrb	r3, [r7, #23]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d001      	beq.n	80093be <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80093ba:	7dfb      	ldrb	r3, [r7, #23]
 80093bc:	e000      	b.n	80093c0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80093be:	2300      	movs	r3, #0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3718      	adds	r7, #24
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}

080093c8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b086      	sub	sp, #24
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	460b      	mov	r3, r1
 80093d2:	607a      	str	r2, [r7, #4]
 80093d4:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80093d6:	7afb      	ldrb	r3, [r7, #11]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d178      	bne.n	80094ce <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	3314      	adds	r3, #20
 80093e0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80093e8:	2b02      	cmp	r3, #2
 80093ea:	d163      	bne.n	80094b4 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	693a      	ldr	r2, [r7, #16]
 80093f2:	8992      	ldrh	r2, [r2, #12]
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d91c      	bls.n	8009432 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	693a      	ldr	r2, [r7, #16]
 80093fe:	8992      	ldrh	r2, [r2, #12]
 8009400:	1a9a      	subs	r2, r3, r2
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	691b      	ldr	r3, [r3, #16]
 800940a:	693a      	ldr	r2, [r7, #16]
 800940c:	8992      	ldrh	r2, [r2, #12]
 800940e:	441a      	add	r2, r3
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	6919      	ldr	r1, [r3, #16]
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	461a      	mov	r2, r3
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	f001 f8c4 	bl	800a5ac <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009424:	2300      	movs	r3, #0
 8009426:	2200      	movs	r2, #0
 8009428:	2100      	movs	r1, #0
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f001 fe2e 	bl	800b08c <USBD_LL_PrepareReceive>
 8009430:	e040      	b.n	80094b4 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	899b      	ldrh	r3, [r3, #12]
 8009436:	461a      	mov	r2, r3
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	429a      	cmp	r2, r3
 800943e:	d11c      	bne.n	800947a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	693a      	ldr	r2, [r7, #16]
 8009446:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009448:	4293      	cmp	r3, r2
 800944a:	d316      	bcc.n	800947a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009456:	429a      	cmp	r2, r3
 8009458:	d20f      	bcs.n	800947a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800945a:	2200      	movs	r2, #0
 800945c:	2100      	movs	r1, #0
 800945e:	68f8      	ldr	r0, [r7, #12]
 8009460:	f001 f8a4 	bl	800a5ac <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	2200      	movs	r2, #0
 8009468:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800946c:	2300      	movs	r3, #0
 800946e:	2200      	movs	r2, #0
 8009470:	2100      	movs	r1, #0
 8009472:	68f8      	ldr	r0, [r7, #12]
 8009474:	f001 fe0a 	bl	800b08c <USBD_LL_PrepareReceive>
 8009478:	e01c      	b.n	80094b4 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009480:	b2db      	uxtb	r3, r3
 8009482:	2b03      	cmp	r3, #3
 8009484:	d10f      	bne.n	80094a6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800948c:	68db      	ldr	r3, [r3, #12]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d009      	beq.n	80094a6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2200      	movs	r2, #0
 8009496:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094a0:	68db      	ldr	r3, [r3, #12]
 80094a2:	68f8      	ldr	r0, [r7, #12]
 80094a4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80094a6:	2180      	movs	r1, #128	@ 0x80
 80094a8:	68f8      	ldr	r0, [r7, #12]
 80094aa:	f001 fd45 	bl	800af38 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80094ae:	68f8      	ldr	r0, [r7, #12]
 80094b0:	f001 f8d2 	bl	800a658 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d03a      	beq.n	8009534 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80094be:	68f8      	ldr	r0, [r7, #12]
 80094c0:	f7ff fe30 	bl	8009124 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	2200      	movs	r2, #0
 80094c8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80094cc:	e032      	b.n	8009534 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80094ce:	7afb      	ldrb	r3, [r7, #11]
 80094d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80094d4:	b2db      	uxtb	r3, r3
 80094d6:	4619      	mov	r1, r3
 80094d8:	68f8      	ldr	r0, [r7, #12]
 80094da:	f000 f986 	bl	80097ea <USBD_CoreFindEP>
 80094de:	4603      	mov	r3, r0
 80094e0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094e2:	7dfb      	ldrb	r3, [r7, #23]
 80094e4:	2bff      	cmp	r3, #255	@ 0xff
 80094e6:	d025      	beq.n	8009534 <USBD_LL_DataInStage+0x16c>
 80094e8:	7dfb      	ldrb	r3, [r7, #23]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d122      	bne.n	8009534 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	2b03      	cmp	r3, #3
 80094f8:	d11c      	bne.n	8009534 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80094fa:	7dfa      	ldrb	r2, [r7, #23]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	32ae      	adds	r2, #174	@ 0xae
 8009500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009504:	695b      	ldr	r3, [r3, #20]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d014      	beq.n	8009534 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800950a:	7dfa      	ldrb	r2, [r7, #23]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009512:	7dfa      	ldrb	r2, [r7, #23]
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	32ae      	adds	r2, #174	@ 0xae
 8009518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800951c:	695b      	ldr	r3, [r3, #20]
 800951e:	7afa      	ldrb	r2, [r7, #11]
 8009520:	4611      	mov	r1, r2
 8009522:	68f8      	ldr	r0, [r7, #12]
 8009524:	4798      	blx	r3
 8009526:	4603      	mov	r3, r0
 8009528:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800952a:	7dbb      	ldrb	r3, [r7, #22]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d001      	beq.n	8009534 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009530:	7dbb      	ldrb	r3, [r7, #22]
 8009532:	e000      	b.n	8009536 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009534:	2300      	movs	r3, #0
}
 8009536:	4618      	mov	r0, r3
 8009538:	3718      	adds	r7, #24
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}

0800953e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800953e:	b580      	push	{r7, lr}
 8009540:	b084      	sub	sp, #16
 8009542:	af00      	add	r7, sp, #0
 8009544:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009546:	2300      	movs	r3, #0
 8009548:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2201      	movs	r2, #1
 800954e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2200      	movs	r2, #0
 8009556:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2200      	movs	r2, #0
 800955e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2200      	movs	r2, #0
 8009564:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2200      	movs	r2, #0
 800956c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009576:	2b00      	cmp	r3, #0
 8009578:	d014      	beq.n	80095a4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d00e      	beq.n	80095a4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	6852      	ldr	r2, [r2, #4]
 8009592:	b2d2      	uxtb	r2, r2
 8009594:	4611      	mov	r1, r2
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	4798      	blx	r3
 800959a:	4603      	mov	r3, r0
 800959c:	2b00      	cmp	r3, #0
 800959e:	d001      	beq.n	80095a4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80095a0:	2303      	movs	r3, #3
 80095a2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80095a4:	2340      	movs	r3, #64	@ 0x40
 80095a6:	2200      	movs	r2, #0
 80095a8:	2100      	movs	r1, #0
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f001 fc7f 	bl	800aeae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2201      	movs	r2, #1
 80095b4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2240      	movs	r2, #64	@ 0x40
 80095bc:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80095c0:	2340      	movs	r3, #64	@ 0x40
 80095c2:	2200      	movs	r2, #0
 80095c4:	2180      	movs	r1, #128	@ 0x80
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f001 fc71 	bl	800aeae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2201      	movs	r2, #1
 80095d0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2240      	movs	r2, #64	@ 0x40
 80095d8:	841a      	strh	r2, [r3, #32]

  return ret;
 80095da:	7bfb      	ldrb	r3, [r7, #15]
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3710      	adds	r7, #16
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80095e4:	b480      	push	{r7}
 80095e6:	b083      	sub	sp, #12
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	460b      	mov	r3, r1
 80095ee:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	78fa      	ldrb	r2, [r7, #3]
 80095f4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	370c      	adds	r7, #12
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009604:	b480      	push	{r7}
 8009606:	b083      	sub	sp, #12
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009612:	b2db      	uxtb	r3, r3
 8009614:	2b04      	cmp	r3, #4
 8009616:	d006      	beq.n	8009626 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800961e:	b2da      	uxtb	r2, r3
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2204      	movs	r2, #4
 800962a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800962e:	2300      	movs	r3, #0
}
 8009630:	4618      	mov	r0, r3
 8009632:	370c      	adds	r7, #12
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800963c:	b480      	push	{r7}
 800963e:	b083      	sub	sp, #12
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800964a:	b2db      	uxtb	r3, r3
 800964c:	2b04      	cmp	r3, #4
 800964e:	d106      	bne.n	800965e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009656:	b2da      	uxtb	r2, r3
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800965e:	2300      	movs	r3, #0
}
 8009660:	4618      	mov	r0, r3
 8009662:	370c      	adds	r7, #12
 8009664:	46bd      	mov	sp, r7
 8009666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966a:	4770      	bx	lr

0800966c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b082      	sub	sp, #8
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800967a:	b2db      	uxtb	r3, r3
 800967c:	2b03      	cmp	r3, #3
 800967e:	d110      	bne.n	80096a2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009686:	2b00      	cmp	r3, #0
 8009688:	d00b      	beq.n	80096a2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009690:	69db      	ldr	r3, [r3, #28]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d005      	beq.n	80096a2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800969c:	69db      	ldr	r3, [r3, #28]
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80096a2:	2300      	movs	r3, #0
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3708      	adds	r7, #8
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b082      	sub	sp, #8
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
 80096b4:	460b      	mov	r3, r1
 80096b6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	32ae      	adds	r2, #174	@ 0xae
 80096c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d101      	bne.n	80096ce <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80096ca:	2303      	movs	r3, #3
 80096cc:	e01c      	b.n	8009708 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096d4:	b2db      	uxtb	r3, r3
 80096d6:	2b03      	cmp	r3, #3
 80096d8:	d115      	bne.n	8009706 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	32ae      	adds	r2, #174	@ 0xae
 80096e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096e8:	6a1b      	ldr	r3, [r3, #32]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d00b      	beq.n	8009706 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	32ae      	adds	r2, #174	@ 0xae
 80096f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096fc:	6a1b      	ldr	r3, [r3, #32]
 80096fe:	78fa      	ldrb	r2, [r7, #3]
 8009700:	4611      	mov	r1, r2
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009706:	2300      	movs	r3, #0
}
 8009708:	4618      	mov	r0, r3
 800970a:	3708      	adds	r7, #8
 800970c:	46bd      	mov	sp, r7
 800970e:	bd80      	pop	{r7, pc}

08009710 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b082      	sub	sp, #8
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	460b      	mov	r3, r1
 800971a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	32ae      	adds	r2, #174	@ 0xae
 8009726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d101      	bne.n	8009732 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800972e:	2303      	movs	r3, #3
 8009730:	e01c      	b.n	800976c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009738:	b2db      	uxtb	r3, r3
 800973a:	2b03      	cmp	r3, #3
 800973c:	d115      	bne.n	800976a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	32ae      	adds	r2, #174	@ 0xae
 8009748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800974c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800974e:	2b00      	cmp	r3, #0
 8009750:	d00b      	beq.n	800976a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	32ae      	adds	r2, #174	@ 0xae
 800975c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009762:	78fa      	ldrb	r2, [r7, #3]
 8009764:	4611      	mov	r1, r2
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800976a:	2300      	movs	r3, #0
}
 800976c:	4618      	mov	r0, r3
 800976e:	3708      	adds	r7, #8
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}

08009774 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009774:	b480      	push	{r7}
 8009776:	b083      	sub	sp, #12
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	370c      	adds	r7, #12
 8009782:	46bd      	mov	sp, r7
 8009784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009788:	4770      	bx	lr

0800978a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800978a:	b580      	push	{r7, lr}
 800978c:	b084      	sub	sp, #16
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009792:	2300      	movs	r3, #0
 8009794:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2201      	movs	r2, #1
 800979a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d00e      	beq.n	80097c6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	687a      	ldr	r2, [r7, #4]
 80097b2:	6852      	ldr	r2, [r2, #4]
 80097b4:	b2d2      	uxtb	r2, r2
 80097b6:	4611      	mov	r1, r2
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	4798      	blx	r3
 80097bc:	4603      	mov	r3, r0
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d001      	beq.n	80097c6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80097c2:	2303      	movs	r3, #3
 80097c4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80097c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3710      	adds	r7, #16
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80097d0:	b480      	push	{r7}
 80097d2:	b083      	sub	sp, #12
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	460b      	mov	r3, r1
 80097da:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097dc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097de:	4618      	mov	r0, r3
 80097e0:	370c      	adds	r7, #12
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr

080097ea <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80097ea:	b480      	push	{r7}
 80097ec:	b083      	sub	sp, #12
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
 80097f2:	460b      	mov	r3, r1
 80097f4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097f6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	370c      	adds	r7, #12
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b086      	sub	sp, #24
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	460b      	mov	r3, r1
 800980e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009818:	2300      	movs	r3, #0
 800981a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	885b      	ldrh	r3, [r3, #2]
 8009820:	b29b      	uxth	r3, r3
 8009822:	68fa      	ldr	r2, [r7, #12]
 8009824:	7812      	ldrb	r2, [r2, #0]
 8009826:	4293      	cmp	r3, r2
 8009828:	d91f      	bls.n	800986a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009830:	e013      	b.n	800985a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009832:	f107 030a 	add.w	r3, r7, #10
 8009836:	4619      	mov	r1, r3
 8009838:	6978      	ldr	r0, [r7, #20]
 800983a:	f000 f81b 	bl	8009874 <USBD_GetNextDesc>
 800983e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	785b      	ldrb	r3, [r3, #1]
 8009844:	2b05      	cmp	r3, #5
 8009846:	d108      	bne.n	800985a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	789b      	ldrb	r3, [r3, #2]
 8009850:	78fa      	ldrb	r2, [r7, #3]
 8009852:	429a      	cmp	r2, r3
 8009854:	d008      	beq.n	8009868 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009856:	2300      	movs	r3, #0
 8009858:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	885b      	ldrh	r3, [r3, #2]
 800985e:	b29a      	uxth	r2, r3
 8009860:	897b      	ldrh	r3, [r7, #10]
 8009862:	429a      	cmp	r2, r3
 8009864:	d8e5      	bhi.n	8009832 <USBD_GetEpDesc+0x2e>
 8009866:	e000      	b.n	800986a <USBD_GetEpDesc+0x66>
          break;
 8009868:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800986a:	693b      	ldr	r3, [r7, #16]
}
 800986c:	4618      	mov	r0, r3
 800986e:	3718      	adds	r7, #24
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}

08009874 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009874:	b480      	push	{r7}
 8009876:	b085      	sub	sp, #20
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	881b      	ldrh	r3, [r3, #0]
 8009886:	68fa      	ldr	r2, [r7, #12]
 8009888:	7812      	ldrb	r2, [r2, #0]
 800988a:	4413      	add	r3, r2
 800988c:	b29a      	uxth	r2, r3
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	781b      	ldrb	r3, [r3, #0]
 8009896:	461a      	mov	r2, r3
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	4413      	add	r3, r2
 800989c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800989e:	68fb      	ldr	r3, [r7, #12]
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3714      	adds	r7, #20
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr

080098ac <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b087      	sub	sp, #28
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	781b      	ldrb	r3, [r3, #0]
 80098bc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	3301      	adds	r3, #1
 80098c2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	781b      	ldrb	r3, [r3, #0]
 80098c8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80098ca:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80098ce:	021b      	lsls	r3, r3, #8
 80098d0:	b21a      	sxth	r2, r3
 80098d2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80098d6:	4313      	orrs	r3, r2
 80098d8:	b21b      	sxth	r3, r3
 80098da:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80098dc:	89fb      	ldrh	r3, [r7, #14]
}
 80098de:	4618      	mov	r0, r3
 80098e0:	371c      	adds	r7, #28
 80098e2:	46bd      	mov	sp, r7
 80098e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e8:	4770      	bx	lr
	...

080098ec <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b084      	sub	sp, #16
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80098f6:	2300      	movs	r3, #0
 80098f8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009902:	2b40      	cmp	r3, #64	@ 0x40
 8009904:	d005      	beq.n	8009912 <USBD_StdDevReq+0x26>
 8009906:	2b40      	cmp	r3, #64	@ 0x40
 8009908:	d857      	bhi.n	80099ba <USBD_StdDevReq+0xce>
 800990a:	2b00      	cmp	r3, #0
 800990c:	d00f      	beq.n	800992e <USBD_StdDevReq+0x42>
 800990e:	2b20      	cmp	r3, #32
 8009910:	d153      	bne.n	80099ba <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	32ae      	adds	r2, #174	@ 0xae
 800991c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	6839      	ldr	r1, [r7, #0]
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	4798      	blx	r3
 8009928:	4603      	mov	r3, r0
 800992a:	73fb      	strb	r3, [r7, #15]
      break;
 800992c:	e04a      	b.n	80099c4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	785b      	ldrb	r3, [r3, #1]
 8009932:	2b09      	cmp	r3, #9
 8009934:	d83b      	bhi.n	80099ae <USBD_StdDevReq+0xc2>
 8009936:	a201      	add	r2, pc, #4	@ (adr r2, 800993c <USBD_StdDevReq+0x50>)
 8009938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800993c:	08009991 	.word	0x08009991
 8009940:	080099a5 	.word	0x080099a5
 8009944:	080099af 	.word	0x080099af
 8009948:	0800999b 	.word	0x0800999b
 800994c:	080099af 	.word	0x080099af
 8009950:	0800996f 	.word	0x0800996f
 8009954:	08009965 	.word	0x08009965
 8009958:	080099af 	.word	0x080099af
 800995c:	08009987 	.word	0x08009987
 8009960:	08009979 	.word	0x08009979
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009964:	6839      	ldr	r1, [r7, #0]
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f000 fa3e 	bl	8009de8 <USBD_GetDescriptor>
          break;
 800996c:	e024      	b.n	80099b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800996e:	6839      	ldr	r1, [r7, #0]
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 fba3 	bl	800a0bc <USBD_SetAddress>
          break;
 8009976:	e01f      	b.n	80099b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009978:	6839      	ldr	r1, [r7, #0]
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f000 fbe2 	bl	800a144 <USBD_SetConfig>
 8009980:	4603      	mov	r3, r0
 8009982:	73fb      	strb	r3, [r7, #15]
          break;
 8009984:	e018      	b.n	80099b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009986:	6839      	ldr	r1, [r7, #0]
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f000 fc85 	bl	800a298 <USBD_GetConfig>
          break;
 800998e:	e013      	b.n	80099b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009990:	6839      	ldr	r1, [r7, #0]
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 fcb6 	bl	800a304 <USBD_GetStatus>
          break;
 8009998:	e00e      	b.n	80099b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800999a:	6839      	ldr	r1, [r7, #0]
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f000 fce5 	bl	800a36c <USBD_SetFeature>
          break;
 80099a2:	e009      	b.n	80099b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80099a4:	6839      	ldr	r1, [r7, #0]
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 fd09 	bl	800a3be <USBD_ClrFeature>
          break;
 80099ac:	e004      	b.n	80099b8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80099ae:	6839      	ldr	r1, [r7, #0]
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 fd60 	bl	800a476 <USBD_CtlError>
          break;
 80099b6:	bf00      	nop
      }
      break;
 80099b8:	e004      	b.n	80099c4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80099ba:	6839      	ldr	r1, [r7, #0]
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 fd5a 	bl	800a476 <USBD_CtlError>
      break;
 80099c2:	bf00      	nop
  }

  return ret;
 80099c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3710      	adds	r7, #16
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
 80099ce:	bf00      	nop

080099d0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b084      	sub	sp, #16
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80099da:	2300      	movs	r3, #0
 80099dc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	781b      	ldrb	r3, [r3, #0]
 80099e2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80099e6:	2b40      	cmp	r3, #64	@ 0x40
 80099e8:	d005      	beq.n	80099f6 <USBD_StdItfReq+0x26>
 80099ea:	2b40      	cmp	r3, #64	@ 0x40
 80099ec:	d852      	bhi.n	8009a94 <USBD_StdItfReq+0xc4>
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d001      	beq.n	80099f6 <USBD_StdItfReq+0x26>
 80099f2:	2b20      	cmp	r3, #32
 80099f4:	d14e      	bne.n	8009a94 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099fc:	b2db      	uxtb	r3, r3
 80099fe:	3b01      	subs	r3, #1
 8009a00:	2b02      	cmp	r3, #2
 8009a02:	d840      	bhi.n	8009a86 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	889b      	ldrh	r3, [r3, #4]
 8009a08:	b2db      	uxtb	r3, r3
 8009a0a:	2b01      	cmp	r3, #1
 8009a0c:	d836      	bhi.n	8009a7c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	889b      	ldrh	r3, [r3, #4]
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	4619      	mov	r1, r3
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f7ff feda 	bl	80097d0 <USBD_CoreFindIF>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a20:	7bbb      	ldrb	r3, [r7, #14]
 8009a22:	2bff      	cmp	r3, #255	@ 0xff
 8009a24:	d01d      	beq.n	8009a62 <USBD_StdItfReq+0x92>
 8009a26:	7bbb      	ldrb	r3, [r7, #14]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d11a      	bne.n	8009a62 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009a2c:	7bba      	ldrb	r2, [r7, #14]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	32ae      	adds	r2, #174	@ 0xae
 8009a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d00f      	beq.n	8009a5c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009a3c:	7bba      	ldrb	r2, [r7, #14]
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009a44:	7bba      	ldrb	r2, [r7, #14]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	32ae      	adds	r2, #174	@ 0xae
 8009a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a4e:	689b      	ldr	r3, [r3, #8]
 8009a50:	6839      	ldr	r1, [r7, #0]
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	4798      	blx	r3
 8009a56:	4603      	mov	r3, r0
 8009a58:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a5a:	e004      	b.n	8009a66 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009a5c:	2303      	movs	r3, #3
 8009a5e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a60:	e001      	b.n	8009a66 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009a62:	2303      	movs	r3, #3
 8009a64:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	88db      	ldrh	r3, [r3, #6]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d110      	bne.n	8009a90 <USBD_StdItfReq+0xc0>
 8009a6e:	7bfb      	ldrb	r3, [r7, #15]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d10d      	bne.n	8009a90 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 fddc 	bl	800a632 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009a7a:	e009      	b.n	8009a90 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009a7c:	6839      	ldr	r1, [r7, #0]
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	f000 fcf9 	bl	800a476 <USBD_CtlError>
          break;
 8009a84:	e004      	b.n	8009a90 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009a86:	6839      	ldr	r1, [r7, #0]
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 fcf4 	bl	800a476 <USBD_CtlError>
          break;
 8009a8e:	e000      	b.n	8009a92 <USBD_StdItfReq+0xc2>
          break;
 8009a90:	bf00      	nop
      }
      break;
 8009a92:	e004      	b.n	8009a9e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009a94:	6839      	ldr	r1, [r7, #0]
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f000 fced 	bl	800a476 <USBD_CtlError>
      break;
 8009a9c:	bf00      	nop
  }

  return ret;
 8009a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3710      	adds	r7, #16
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}

08009aa8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b084      	sub	sp, #16
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	889b      	ldrh	r3, [r3, #4]
 8009aba:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	781b      	ldrb	r3, [r3, #0]
 8009ac0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ac4:	2b40      	cmp	r3, #64	@ 0x40
 8009ac6:	d007      	beq.n	8009ad8 <USBD_StdEPReq+0x30>
 8009ac8:	2b40      	cmp	r3, #64	@ 0x40
 8009aca:	f200 8181 	bhi.w	8009dd0 <USBD_StdEPReq+0x328>
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d02a      	beq.n	8009b28 <USBD_StdEPReq+0x80>
 8009ad2:	2b20      	cmp	r3, #32
 8009ad4:	f040 817c 	bne.w	8009dd0 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009ad8:	7bbb      	ldrb	r3, [r7, #14]
 8009ada:	4619      	mov	r1, r3
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f7ff fe84 	bl	80097ea <USBD_CoreFindEP>
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009ae6:	7b7b      	ldrb	r3, [r7, #13]
 8009ae8:	2bff      	cmp	r3, #255	@ 0xff
 8009aea:	f000 8176 	beq.w	8009dda <USBD_StdEPReq+0x332>
 8009aee:	7b7b      	ldrb	r3, [r7, #13]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	f040 8172 	bne.w	8009dda <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009af6:	7b7a      	ldrb	r2, [r7, #13]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009afe:	7b7a      	ldrb	r2, [r7, #13]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	32ae      	adds	r2, #174	@ 0xae
 8009b04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	f000 8165 	beq.w	8009dda <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009b10:	7b7a      	ldrb	r2, [r7, #13]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	32ae      	adds	r2, #174	@ 0xae
 8009b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b1a:	689b      	ldr	r3, [r3, #8]
 8009b1c:	6839      	ldr	r1, [r7, #0]
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	4798      	blx	r3
 8009b22:	4603      	mov	r3, r0
 8009b24:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009b26:	e158      	b.n	8009dda <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	785b      	ldrb	r3, [r3, #1]
 8009b2c:	2b03      	cmp	r3, #3
 8009b2e:	d008      	beq.n	8009b42 <USBD_StdEPReq+0x9a>
 8009b30:	2b03      	cmp	r3, #3
 8009b32:	f300 8147 	bgt.w	8009dc4 <USBD_StdEPReq+0x31c>
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	f000 809b 	beq.w	8009c72 <USBD_StdEPReq+0x1ca>
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d03c      	beq.n	8009bba <USBD_StdEPReq+0x112>
 8009b40:	e140      	b.n	8009dc4 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b48:	b2db      	uxtb	r3, r3
 8009b4a:	2b02      	cmp	r3, #2
 8009b4c:	d002      	beq.n	8009b54 <USBD_StdEPReq+0xac>
 8009b4e:	2b03      	cmp	r3, #3
 8009b50:	d016      	beq.n	8009b80 <USBD_StdEPReq+0xd8>
 8009b52:	e02c      	b.n	8009bae <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b54:	7bbb      	ldrb	r3, [r7, #14]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d00d      	beq.n	8009b76 <USBD_StdEPReq+0xce>
 8009b5a:	7bbb      	ldrb	r3, [r7, #14]
 8009b5c:	2b80      	cmp	r3, #128	@ 0x80
 8009b5e:	d00a      	beq.n	8009b76 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b60:	7bbb      	ldrb	r3, [r7, #14]
 8009b62:	4619      	mov	r1, r3
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f001 f9e7 	bl	800af38 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b6a:	2180      	movs	r1, #128	@ 0x80
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f001 f9e3 	bl	800af38 <USBD_LL_StallEP>
 8009b72:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b74:	e020      	b.n	8009bb8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009b76:	6839      	ldr	r1, [r7, #0]
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fc7c 	bl	800a476 <USBD_CtlError>
              break;
 8009b7e:	e01b      	b.n	8009bb8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	885b      	ldrh	r3, [r3, #2]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d10e      	bne.n	8009ba6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009b88:	7bbb      	ldrb	r3, [r7, #14]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d00b      	beq.n	8009ba6 <USBD_StdEPReq+0xfe>
 8009b8e:	7bbb      	ldrb	r3, [r7, #14]
 8009b90:	2b80      	cmp	r3, #128	@ 0x80
 8009b92:	d008      	beq.n	8009ba6 <USBD_StdEPReq+0xfe>
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	88db      	ldrh	r3, [r3, #6]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d104      	bne.n	8009ba6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b9c:	7bbb      	ldrb	r3, [r7, #14]
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f001 f9c9 	bl	800af38 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f000 fd43 	bl	800a632 <USBD_CtlSendStatus>

              break;
 8009bac:	e004      	b.n	8009bb8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009bae:	6839      	ldr	r1, [r7, #0]
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f000 fc60 	bl	800a476 <USBD_CtlError>
              break;
 8009bb6:	bf00      	nop
          }
          break;
 8009bb8:	e109      	b.n	8009dce <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	2b02      	cmp	r3, #2
 8009bc4:	d002      	beq.n	8009bcc <USBD_StdEPReq+0x124>
 8009bc6:	2b03      	cmp	r3, #3
 8009bc8:	d016      	beq.n	8009bf8 <USBD_StdEPReq+0x150>
 8009bca:	e04b      	b.n	8009c64 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009bcc:	7bbb      	ldrb	r3, [r7, #14]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d00d      	beq.n	8009bee <USBD_StdEPReq+0x146>
 8009bd2:	7bbb      	ldrb	r3, [r7, #14]
 8009bd4:	2b80      	cmp	r3, #128	@ 0x80
 8009bd6:	d00a      	beq.n	8009bee <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009bd8:	7bbb      	ldrb	r3, [r7, #14]
 8009bda:	4619      	mov	r1, r3
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f001 f9ab 	bl	800af38 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009be2:	2180      	movs	r1, #128	@ 0x80
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f001 f9a7 	bl	800af38 <USBD_LL_StallEP>
 8009bea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009bec:	e040      	b.n	8009c70 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009bee:	6839      	ldr	r1, [r7, #0]
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f000 fc40 	bl	800a476 <USBD_CtlError>
              break;
 8009bf6:	e03b      	b.n	8009c70 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	885b      	ldrh	r3, [r3, #2]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d136      	bne.n	8009c6e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009c00:	7bbb      	ldrb	r3, [r7, #14]
 8009c02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d004      	beq.n	8009c14 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009c0a:	7bbb      	ldrb	r3, [r7, #14]
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f001 f9b1 	bl	800af76 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 fd0c 	bl	800a632 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009c1a:	7bbb      	ldrb	r3, [r7, #14]
 8009c1c:	4619      	mov	r1, r3
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f7ff fde3 	bl	80097ea <USBD_CoreFindEP>
 8009c24:	4603      	mov	r3, r0
 8009c26:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c28:	7b7b      	ldrb	r3, [r7, #13]
 8009c2a:	2bff      	cmp	r3, #255	@ 0xff
 8009c2c:	d01f      	beq.n	8009c6e <USBD_StdEPReq+0x1c6>
 8009c2e:	7b7b      	ldrb	r3, [r7, #13]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d11c      	bne.n	8009c6e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009c34:	7b7a      	ldrb	r2, [r7, #13]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009c3c:	7b7a      	ldrb	r2, [r7, #13]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	32ae      	adds	r2, #174	@ 0xae
 8009c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d010      	beq.n	8009c6e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009c4c:	7b7a      	ldrb	r2, [r7, #13]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	32ae      	adds	r2, #174	@ 0xae
 8009c52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	6839      	ldr	r1, [r7, #0]
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	4798      	blx	r3
 8009c5e:	4603      	mov	r3, r0
 8009c60:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009c62:	e004      	b.n	8009c6e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009c64:	6839      	ldr	r1, [r7, #0]
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 fc05 	bl	800a476 <USBD_CtlError>
              break;
 8009c6c:	e000      	b.n	8009c70 <USBD_StdEPReq+0x1c8>
              break;
 8009c6e:	bf00      	nop
          }
          break;
 8009c70:	e0ad      	b.n	8009dce <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c78:	b2db      	uxtb	r3, r3
 8009c7a:	2b02      	cmp	r3, #2
 8009c7c:	d002      	beq.n	8009c84 <USBD_StdEPReq+0x1dc>
 8009c7e:	2b03      	cmp	r3, #3
 8009c80:	d033      	beq.n	8009cea <USBD_StdEPReq+0x242>
 8009c82:	e099      	b.n	8009db8 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c84:	7bbb      	ldrb	r3, [r7, #14]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d007      	beq.n	8009c9a <USBD_StdEPReq+0x1f2>
 8009c8a:	7bbb      	ldrb	r3, [r7, #14]
 8009c8c:	2b80      	cmp	r3, #128	@ 0x80
 8009c8e:	d004      	beq.n	8009c9a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009c90:	6839      	ldr	r1, [r7, #0]
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f000 fbef 	bl	800a476 <USBD_CtlError>
                break;
 8009c98:	e093      	b.n	8009dc2 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	da0b      	bge.n	8009cba <USBD_StdEPReq+0x212>
 8009ca2:	7bbb      	ldrb	r3, [r7, #14]
 8009ca4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009ca8:	4613      	mov	r3, r2
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	4413      	add	r3, r2
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	3310      	adds	r3, #16
 8009cb2:	687a      	ldr	r2, [r7, #4]
 8009cb4:	4413      	add	r3, r2
 8009cb6:	3304      	adds	r3, #4
 8009cb8:	e00b      	b.n	8009cd2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009cba:	7bbb      	ldrb	r3, [r7, #14]
 8009cbc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cc0:	4613      	mov	r3, r2
 8009cc2:	009b      	lsls	r3, r3, #2
 8009cc4:	4413      	add	r3, r2
 8009cc6:	009b      	lsls	r3, r3, #2
 8009cc8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009ccc:	687a      	ldr	r2, [r7, #4]
 8009cce:	4413      	add	r3, r2
 8009cd0:	3304      	adds	r3, #4
 8009cd2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	330e      	adds	r3, #14
 8009cde:	2202      	movs	r2, #2
 8009ce0:	4619      	mov	r1, r3
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 fc44 	bl	800a570 <USBD_CtlSendData>
              break;
 8009ce8:	e06b      	b.n	8009dc2 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009cea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	da11      	bge.n	8009d16 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009cf2:	7bbb      	ldrb	r3, [r7, #14]
 8009cf4:	f003 020f 	and.w	r2, r3, #15
 8009cf8:	6879      	ldr	r1, [r7, #4]
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	009b      	lsls	r3, r3, #2
 8009cfe:	4413      	add	r3, r2
 8009d00:	009b      	lsls	r3, r3, #2
 8009d02:	440b      	add	r3, r1
 8009d04:	3323      	adds	r3, #35	@ 0x23
 8009d06:	781b      	ldrb	r3, [r3, #0]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d117      	bne.n	8009d3c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009d0c:	6839      	ldr	r1, [r7, #0]
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 fbb1 	bl	800a476 <USBD_CtlError>
                  break;
 8009d14:	e055      	b.n	8009dc2 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009d16:	7bbb      	ldrb	r3, [r7, #14]
 8009d18:	f003 020f 	and.w	r2, r3, #15
 8009d1c:	6879      	ldr	r1, [r7, #4]
 8009d1e:	4613      	mov	r3, r2
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	4413      	add	r3, r2
 8009d24:	009b      	lsls	r3, r3, #2
 8009d26:	440b      	add	r3, r1
 8009d28:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d104      	bne.n	8009d3c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009d32:	6839      	ldr	r1, [r7, #0]
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f000 fb9e 	bl	800a476 <USBD_CtlError>
                  break;
 8009d3a:	e042      	b.n	8009dc2 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	da0b      	bge.n	8009d5c <USBD_StdEPReq+0x2b4>
 8009d44:	7bbb      	ldrb	r3, [r7, #14]
 8009d46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009d4a:	4613      	mov	r3, r2
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	4413      	add	r3, r2
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	3310      	adds	r3, #16
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	4413      	add	r3, r2
 8009d58:	3304      	adds	r3, #4
 8009d5a:	e00b      	b.n	8009d74 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009d5c:	7bbb      	ldrb	r3, [r7, #14]
 8009d5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d62:	4613      	mov	r3, r2
 8009d64:	009b      	lsls	r3, r3, #2
 8009d66:	4413      	add	r3, r2
 8009d68:	009b      	lsls	r3, r3, #2
 8009d6a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009d6e:	687a      	ldr	r2, [r7, #4]
 8009d70:	4413      	add	r3, r2
 8009d72:	3304      	adds	r3, #4
 8009d74:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009d76:	7bbb      	ldrb	r3, [r7, #14]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d002      	beq.n	8009d82 <USBD_StdEPReq+0x2da>
 8009d7c:	7bbb      	ldrb	r3, [r7, #14]
 8009d7e:	2b80      	cmp	r3, #128	@ 0x80
 8009d80:	d103      	bne.n	8009d8a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	2200      	movs	r2, #0
 8009d86:	739a      	strb	r2, [r3, #14]
 8009d88:	e00e      	b.n	8009da8 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009d8a:	7bbb      	ldrb	r3, [r7, #14]
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f001 f910 	bl	800afb4 <USBD_LL_IsStallEP>
 8009d94:	4603      	mov	r3, r0
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d003      	beq.n	8009da2 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	2201      	movs	r2, #1
 8009d9e:	739a      	strb	r2, [r3, #14]
 8009da0:	e002      	b.n	8009da8 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	2200      	movs	r2, #0
 8009da6:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	330e      	adds	r3, #14
 8009dac:	2202      	movs	r2, #2
 8009dae:	4619      	mov	r1, r3
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 fbdd 	bl	800a570 <USBD_CtlSendData>
              break;
 8009db6:	e004      	b.n	8009dc2 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009db8:	6839      	ldr	r1, [r7, #0]
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 fb5b 	bl	800a476 <USBD_CtlError>
              break;
 8009dc0:	bf00      	nop
          }
          break;
 8009dc2:	e004      	b.n	8009dce <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009dc4:	6839      	ldr	r1, [r7, #0]
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 fb55 	bl	800a476 <USBD_CtlError>
          break;
 8009dcc:	bf00      	nop
      }
      break;
 8009dce:	e005      	b.n	8009ddc <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009dd0:	6839      	ldr	r1, [r7, #0]
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f000 fb4f 	bl	800a476 <USBD_CtlError>
      break;
 8009dd8:	e000      	b.n	8009ddc <USBD_StdEPReq+0x334>
      break;
 8009dda:	bf00      	nop
  }

  return ret;
 8009ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3710      	adds	r7, #16
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
	...

08009de8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b084      	sub	sp, #16
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009df2:	2300      	movs	r3, #0
 8009df4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009df6:	2300      	movs	r3, #0
 8009df8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	885b      	ldrh	r3, [r3, #2]
 8009e02:	0a1b      	lsrs	r3, r3, #8
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	3b01      	subs	r3, #1
 8009e08:	2b06      	cmp	r3, #6
 8009e0a:	f200 8128 	bhi.w	800a05e <USBD_GetDescriptor+0x276>
 8009e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8009e14 <USBD_GetDescriptor+0x2c>)
 8009e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e14:	08009e31 	.word	0x08009e31
 8009e18:	08009e49 	.word	0x08009e49
 8009e1c:	08009e89 	.word	0x08009e89
 8009e20:	0800a05f 	.word	0x0800a05f
 8009e24:	0800a05f 	.word	0x0800a05f
 8009e28:	08009fff 	.word	0x08009fff
 8009e2c:	0800a02b 	.word	0x0800a02b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	687a      	ldr	r2, [r7, #4]
 8009e3a:	7c12      	ldrb	r2, [r2, #16]
 8009e3c:	f107 0108 	add.w	r1, r7, #8
 8009e40:	4610      	mov	r0, r2
 8009e42:	4798      	blx	r3
 8009e44:	60f8      	str	r0, [r7, #12]
      break;
 8009e46:	e112      	b.n	800a06e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	7c1b      	ldrb	r3, [r3, #16]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10d      	bne.n	8009e6c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e58:	f107 0208 	add.w	r2, r7, #8
 8009e5c:	4610      	mov	r0, r2
 8009e5e:	4798      	blx	r3
 8009e60:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	3301      	adds	r3, #1
 8009e66:	2202      	movs	r2, #2
 8009e68:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009e6a:	e100      	b.n	800a06e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e74:	f107 0208 	add.w	r2, r7, #8
 8009e78:	4610      	mov	r0, r2
 8009e7a:	4798      	blx	r3
 8009e7c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	3301      	adds	r3, #1
 8009e82:	2202      	movs	r2, #2
 8009e84:	701a      	strb	r2, [r3, #0]
      break;
 8009e86:	e0f2      	b.n	800a06e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	885b      	ldrh	r3, [r3, #2]
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	2b05      	cmp	r3, #5
 8009e90:	f200 80ac 	bhi.w	8009fec <USBD_GetDescriptor+0x204>
 8009e94:	a201      	add	r2, pc, #4	@ (adr r2, 8009e9c <USBD_GetDescriptor+0xb4>)
 8009e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e9a:	bf00      	nop
 8009e9c:	08009eb5 	.word	0x08009eb5
 8009ea0:	08009ee9 	.word	0x08009ee9
 8009ea4:	08009f1d 	.word	0x08009f1d
 8009ea8:	08009f51 	.word	0x08009f51
 8009eac:	08009f85 	.word	0x08009f85
 8009eb0:	08009fb9 	.word	0x08009fb9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eba:	685b      	ldr	r3, [r3, #4]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d00b      	beq.n	8009ed8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ec6:	685b      	ldr	r3, [r3, #4]
 8009ec8:	687a      	ldr	r2, [r7, #4]
 8009eca:	7c12      	ldrb	r2, [r2, #16]
 8009ecc:	f107 0108 	add.w	r1, r7, #8
 8009ed0:	4610      	mov	r0, r2
 8009ed2:	4798      	blx	r3
 8009ed4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ed6:	e091      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ed8:	6839      	ldr	r1, [r7, #0]
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 facb 	bl	800a476 <USBD_CtlError>
            err++;
 8009ee0:	7afb      	ldrb	r3, [r7, #11]
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	72fb      	strb	r3, [r7, #11]
          break;
 8009ee6:	e089      	b.n	8009ffc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d00b      	beq.n	8009f0c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	687a      	ldr	r2, [r7, #4]
 8009efe:	7c12      	ldrb	r2, [r2, #16]
 8009f00:	f107 0108 	add.w	r1, r7, #8
 8009f04:	4610      	mov	r0, r2
 8009f06:	4798      	blx	r3
 8009f08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f0a:	e077      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f0c:	6839      	ldr	r1, [r7, #0]
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f000 fab1 	bl	800a476 <USBD_CtlError>
            err++;
 8009f14:	7afb      	ldrb	r3, [r7, #11]
 8009f16:	3301      	adds	r3, #1
 8009f18:	72fb      	strb	r3, [r7, #11]
          break;
 8009f1a:	e06f      	b.n	8009ffc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f22:	68db      	ldr	r3, [r3, #12]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d00b      	beq.n	8009f40 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	7c12      	ldrb	r2, [r2, #16]
 8009f34:	f107 0108 	add.w	r1, r7, #8
 8009f38:	4610      	mov	r0, r2
 8009f3a:	4798      	blx	r3
 8009f3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f3e:	e05d      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f40:	6839      	ldr	r1, [r7, #0]
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f000 fa97 	bl	800a476 <USBD_CtlError>
            err++;
 8009f48:	7afb      	ldrb	r3, [r7, #11]
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	72fb      	strb	r3, [r7, #11]
          break;
 8009f4e:	e055      	b.n	8009ffc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f56:	691b      	ldr	r3, [r3, #16]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d00b      	beq.n	8009f74 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f62:	691b      	ldr	r3, [r3, #16]
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	7c12      	ldrb	r2, [r2, #16]
 8009f68:	f107 0108 	add.w	r1, r7, #8
 8009f6c:	4610      	mov	r0, r2
 8009f6e:	4798      	blx	r3
 8009f70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f72:	e043      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f74:	6839      	ldr	r1, [r7, #0]
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f000 fa7d 	bl	800a476 <USBD_CtlError>
            err++;
 8009f7c:	7afb      	ldrb	r3, [r7, #11]
 8009f7e:	3301      	adds	r3, #1
 8009f80:	72fb      	strb	r3, [r7, #11]
          break;
 8009f82:	e03b      	b.n	8009ffc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f8a:	695b      	ldr	r3, [r3, #20]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d00b      	beq.n	8009fa8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f96:	695b      	ldr	r3, [r3, #20]
 8009f98:	687a      	ldr	r2, [r7, #4]
 8009f9a:	7c12      	ldrb	r2, [r2, #16]
 8009f9c:	f107 0108 	add.w	r1, r7, #8
 8009fa0:	4610      	mov	r0, r2
 8009fa2:	4798      	blx	r3
 8009fa4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fa6:	e029      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fa8:	6839      	ldr	r1, [r7, #0]
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f000 fa63 	bl	800a476 <USBD_CtlError>
            err++;
 8009fb0:	7afb      	ldrb	r3, [r7, #11]
 8009fb2:	3301      	adds	r3, #1
 8009fb4:	72fb      	strb	r3, [r7, #11]
          break;
 8009fb6:	e021      	b.n	8009ffc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fbe:	699b      	ldr	r3, [r3, #24]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d00b      	beq.n	8009fdc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fca:	699b      	ldr	r3, [r3, #24]
 8009fcc:	687a      	ldr	r2, [r7, #4]
 8009fce:	7c12      	ldrb	r2, [r2, #16]
 8009fd0:	f107 0108 	add.w	r1, r7, #8
 8009fd4:	4610      	mov	r0, r2
 8009fd6:	4798      	blx	r3
 8009fd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fda:	e00f      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fdc:	6839      	ldr	r1, [r7, #0]
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 fa49 	bl	800a476 <USBD_CtlError>
            err++;
 8009fe4:	7afb      	ldrb	r3, [r7, #11]
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	72fb      	strb	r3, [r7, #11]
          break;
 8009fea:	e007      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009fec:	6839      	ldr	r1, [r7, #0]
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 fa41 	bl	800a476 <USBD_CtlError>
          err++;
 8009ff4:	7afb      	ldrb	r3, [r7, #11]
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009ffa:	bf00      	nop
      }
      break;
 8009ffc:	e037      	b.n	800a06e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	7c1b      	ldrb	r3, [r3, #16]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d109      	bne.n	800a01a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a00c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a00e:	f107 0208 	add.w	r2, r7, #8
 800a012:	4610      	mov	r0, r2
 800a014:	4798      	blx	r3
 800a016:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a018:	e029      	b.n	800a06e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a01a:	6839      	ldr	r1, [r7, #0]
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 fa2a 	bl	800a476 <USBD_CtlError>
        err++;
 800a022:	7afb      	ldrb	r3, [r7, #11]
 800a024:	3301      	adds	r3, #1
 800a026:	72fb      	strb	r3, [r7, #11]
      break;
 800a028:	e021      	b.n	800a06e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	7c1b      	ldrb	r3, [r3, #16]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d10d      	bne.n	800a04e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a03a:	f107 0208 	add.w	r2, r7, #8
 800a03e:	4610      	mov	r0, r2
 800a040:	4798      	blx	r3
 800a042:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	3301      	adds	r3, #1
 800a048:	2207      	movs	r2, #7
 800a04a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a04c:	e00f      	b.n	800a06e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a04e:	6839      	ldr	r1, [r7, #0]
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f000 fa10 	bl	800a476 <USBD_CtlError>
        err++;
 800a056:	7afb      	ldrb	r3, [r7, #11]
 800a058:	3301      	adds	r3, #1
 800a05a:	72fb      	strb	r3, [r7, #11]
      break;
 800a05c:	e007      	b.n	800a06e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a05e:	6839      	ldr	r1, [r7, #0]
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f000 fa08 	bl	800a476 <USBD_CtlError>
      err++;
 800a066:	7afb      	ldrb	r3, [r7, #11]
 800a068:	3301      	adds	r3, #1
 800a06a:	72fb      	strb	r3, [r7, #11]
      break;
 800a06c:	bf00      	nop
  }

  if (err != 0U)
 800a06e:	7afb      	ldrb	r3, [r7, #11]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d11e      	bne.n	800a0b2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	88db      	ldrh	r3, [r3, #6]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d016      	beq.n	800a0aa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a07c:	893b      	ldrh	r3, [r7, #8]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d00e      	beq.n	800a0a0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	88da      	ldrh	r2, [r3, #6]
 800a086:	893b      	ldrh	r3, [r7, #8]
 800a088:	4293      	cmp	r3, r2
 800a08a:	bf28      	it	cs
 800a08c:	4613      	movcs	r3, r2
 800a08e:	b29b      	uxth	r3, r3
 800a090:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a092:	893b      	ldrh	r3, [r7, #8]
 800a094:	461a      	mov	r2, r3
 800a096:	68f9      	ldr	r1, [r7, #12]
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f000 fa69 	bl	800a570 <USBD_CtlSendData>
 800a09e:	e009      	b.n	800a0b4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a0a0:	6839      	ldr	r1, [r7, #0]
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 f9e7 	bl	800a476 <USBD_CtlError>
 800a0a8:	e004      	b.n	800a0b4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f000 fac1 	bl	800a632 <USBD_CtlSendStatus>
 800a0b0:	e000      	b.n	800a0b4 <USBD_GetDescriptor+0x2cc>
    return;
 800a0b2:	bf00      	nop
  }
}
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop

0800a0bc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b084      	sub	sp, #16
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	889b      	ldrh	r3, [r3, #4]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d131      	bne.n	800a132 <USBD_SetAddress+0x76>
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	88db      	ldrh	r3, [r3, #6]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d12d      	bne.n	800a132 <USBD_SetAddress+0x76>
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	885b      	ldrh	r3, [r3, #2]
 800a0da:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0dc:	d829      	bhi.n	800a132 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	885b      	ldrh	r3, [r3, #2]
 800a0e2:	b2db      	uxtb	r3, r3
 800a0e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0e8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0f0:	b2db      	uxtb	r3, r3
 800a0f2:	2b03      	cmp	r3, #3
 800a0f4:	d104      	bne.n	800a100 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a0f6:	6839      	ldr	r1, [r7, #0]
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f000 f9bc 	bl	800a476 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0fe:	e01d      	b.n	800a13c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	7bfa      	ldrb	r2, [r7, #15]
 800a104:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a108:	7bfb      	ldrb	r3, [r7, #15]
 800a10a:	4619      	mov	r1, r3
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f000 ff7d 	bl	800b00c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 fa8d 	bl	800a632 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a118:	7bfb      	ldrb	r3, [r7, #15]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d004      	beq.n	800a128 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2202      	movs	r2, #2
 800a122:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a126:	e009      	b.n	800a13c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2201      	movs	r2, #1
 800a12c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a130:	e004      	b.n	800a13c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a132:	6839      	ldr	r1, [r7, #0]
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f000 f99e 	bl	800a476 <USBD_CtlError>
  }
}
 800a13a:	bf00      	nop
 800a13c:	bf00      	nop
 800a13e:	3710      	adds	r7, #16
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}

0800a144 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a14e:	2300      	movs	r3, #0
 800a150:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	885b      	ldrh	r3, [r3, #2]
 800a156:	b2da      	uxtb	r2, r3
 800a158:	4b4e      	ldr	r3, [pc, #312]	@ (800a294 <USBD_SetConfig+0x150>)
 800a15a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a15c:	4b4d      	ldr	r3, [pc, #308]	@ (800a294 <USBD_SetConfig+0x150>)
 800a15e:	781b      	ldrb	r3, [r3, #0]
 800a160:	2b01      	cmp	r3, #1
 800a162:	d905      	bls.n	800a170 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a164:	6839      	ldr	r1, [r7, #0]
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f000 f985 	bl	800a476 <USBD_CtlError>
    return USBD_FAIL;
 800a16c:	2303      	movs	r3, #3
 800a16e:	e08c      	b.n	800a28a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a176:	b2db      	uxtb	r3, r3
 800a178:	2b02      	cmp	r3, #2
 800a17a:	d002      	beq.n	800a182 <USBD_SetConfig+0x3e>
 800a17c:	2b03      	cmp	r3, #3
 800a17e:	d029      	beq.n	800a1d4 <USBD_SetConfig+0x90>
 800a180:	e075      	b.n	800a26e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a182:	4b44      	ldr	r3, [pc, #272]	@ (800a294 <USBD_SetConfig+0x150>)
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d020      	beq.n	800a1cc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a18a:	4b42      	ldr	r3, [pc, #264]	@ (800a294 <USBD_SetConfig+0x150>)
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	461a      	mov	r2, r3
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a194:	4b3f      	ldr	r3, [pc, #252]	@ (800a294 <USBD_SetConfig+0x150>)
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	4619      	mov	r1, r3
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f7fe ffcd 	bl	800913a <USBD_SetClassConfig>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a1a4:	7bfb      	ldrb	r3, [r7, #15]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d008      	beq.n	800a1bc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a1aa:	6839      	ldr	r1, [r7, #0]
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f000 f962 	bl	800a476 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2202      	movs	r2, #2
 800a1b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a1ba:	e065      	b.n	800a288 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f000 fa38 	bl	800a632 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2203      	movs	r2, #3
 800a1c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a1ca:	e05d      	b.n	800a288 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 fa30 	bl	800a632 <USBD_CtlSendStatus>
      break;
 800a1d2:	e059      	b.n	800a288 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a1d4:	4b2f      	ldr	r3, [pc, #188]	@ (800a294 <USBD_SetConfig+0x150>)
 800a1d6:	781b      	ldrb	r3, [r3, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d112      	bne.n	800a202 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2202      	movs	r2, #2
 800a1e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a1e4:	4b2b      	ldr	r3, [pc, #172]	@ (800a294 <USBD_SetConfig+0x150>)
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	461a      	mov	r2, r3
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a1ee:	4b29      	ldr	r3, [pc, #164]	@ (800a294 <USBD_SetConfig+0x150>)
 800a1f0:	781b      	ldrb	r3, [r3, #0]
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f7fe ffbc 	bl	8009172 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 fa19 	bl	800a632 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a200:	e042      	b.n	800a288 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a202:	4b24      	ldr	r3, [pc, #144]	@ (800a294 <USBD_SetConfig+0x150>)
 800a204:	781b      	ldrb	r3, [r3, #0]
 800a206:	461a      	mov	r2, r3
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	685b      	ldr	r3, [r3, #4]
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d02a      	beq.n	800a266 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	b2db      	uxtb	r3, r3
 800a216:	4619      	mov	r1, r3
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f7fe ffaa 	bl	8009172 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a21e:	4b1d      	ldr	r3, [pc, #116]	@ (800a294 <USBD_SetConfig+0x150>)
 800a220:	781b      	ldrb	r3, [r3, #0]
 800a222:	461a      	mov	r2, r3
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a228:	4b1a      	ldr	r3, [pc, #104]	@ (800a294 <USBD_SetConfig+0x150>)
 800a22a:	781b      	ldrb	r3, [r3, #0]
 800a22c:	4619      	mov	r1, r3
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f7fe ff83 	bl	800913a <USBD_SetClassConfig>
 800a234:	4603      	mov	r3, r0
 800a236:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a238:	7bfb      	ldrb	r3, [r7, #15]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d00f      	beq.n	800a25e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a23e:	6839      	ldr	r1, [r7, #0]
 800a240:	6878      	ldr	r0, [r7, #4]
 800a242:	f000 f918 	bl	800a476 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	b2db      	uxtb	r3, r3
 800a24c:	4619      	mov	r1, r3
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f7fe ff8f 	bl	8009172 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2202      	movs	r2, #2
 800a258:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a25c:	e014      	b.n	800a288 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f000 f9e7 	bl	800a632 <USBD_CtlSendStatus>
      break;
 800a264:	e010      	b.n	800a288 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f000 f9e3 	bl	800a632 <USBD_CtlSendStatus>
      break;
 800a26c:	e00c      	b.n	800a288 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a26e:	6839      	ldr	r1, [r7, #0]
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f000 f900 	bl	800a476 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a276:	4b07      	ldr	r3, [pc, #28]	@ (800a294 <USBD_SetConfig+0x150>)
 800a278:	781b      	ldrb	r3, [r3, #0]
 800a27a:	4619      	mov	r1, r3
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f7fe ff78 	bl	8009172 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a282:	2303      	movs	r3, #3
 800a284:	73fb      	strb	r3, [r7, #15]
      break;
 800a286:	bf00      	nop
  }

  return ret;
 800a288:	7bfb      	ldrb	r3, [r7, #15]
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3710      	adds	r7, #16
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	20000768 	.word	0x20000768

0800a298 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b082      	sub	sp, #8
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	88db      	ldrh	r3, [r3, #6]
 800a2a6:	2b01      	cmp	r3, #1
 800a2a8:	d004      	beq.n	800a2b4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a2aa:	6839      	ldr	r1, [r7, #0]
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f000 f8e2 	bl	800a476 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a2b2:	e023      	b.n	800a2fc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2ba:	b2db      	uxtb	r3, r3
 800a2bc:	2b02      	cmp	r3, #2
 800a2be:	dc02      	bgt.n	800a2c6 <USBD_GetConfig+0x2e>
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	dc03      	bgt.n	800a2cc <USBD_GetConfig+0x34>
 800a2c4:	e015      	b.n	800a2f2 <USBD_GetConfig+0x5a>
 800a2c6:	2b03      	cmp	r3, #3
 800a2c8:	d00b      	beq.n	800a2e2 <USBD_GetConfig+0x4a>
 800a2ca:	e012      	b.n	800a2f2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	3308      	adds	r3, #8
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	4619      	mov	r1, r3
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 f948 	bl	800a570 <USBD_CtlSendData>
        break;
 800a2e0:	e00c      	b.n	800a2fc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	3304      	adds	r3, #4
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 f940 	bl	800a570 <USBD_CtlSendData>
        break;
 800a2f0:	e004      	b.n	800a2fc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a2f2:	6839      	ldr	r1, [r7, #0]
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f000 f8be 	bl	800a476 <USBD_CtlError>
        break;
 800a2fa:	bf00      	nop
}
 800a2fc:	bf00      	nop
 800a2fe:	3708      	adds	r7, #8
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}

0800a304 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b082      	sub	sp, #8
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a314:	b2db      	uxtb	r3, r3
 800a316:	3b01      	subs	r3, #1
 800a318:	2b02      	cmp	r3, #2
 800a31a:	d81e      	bhi.n	800a35a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	88db      	ldrh	r3, [r3, #6]
 800a320:	2b02      	cmp	r3, #2
 800a322:	d004      	beq.n	800a32e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a324:	6839      	ldr	r1, [r7, #0]
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f000 f8a5 	bl	800a476 <USBD_CtlError>
        break;
 800a32c:	e01a      	b.n	800a364 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2201      	movs	r2, #1
 800a332:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d005      	beq.n	800a34a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	68db      	ldr	r3, [r3, #12]
 800a342:	f043 0202 	orr.w	r2, r3, #2
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	330c      	adds	r3, #12
 800a34e:	2202      	movs	r2, #2
 800a350:	4619      	mov	r1, r3
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 f90c 	bl	800a570 <USBD_CtlSendData>
      break;
 800a358:	e004      	b.n	800a364 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a35a:	6839      	ldr	r1, [r7, #0]
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f000 f88a 	bl	800a476 <USBD_CtlError>
      break;
 800a362:	bf00      	nop
  }
}
 800a364:	bf00      	nop
 800a366:	3708      	adds	r7, #8
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	885b      	ldrh	r3, [r3, #2]
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d107      	bne.n	800a38e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2201      	movs	r2, #1
 800a382:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 f953 	bl	800a632 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a38c:	e013      	b.n	800a3b6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	885b      	ldrh	r3, [r3, #2]
 800a392:	2b02      	cmp	r3, #2
 800a394:	d10b      	bne.n	800a3ae <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	889b      	ldrh	r3, [r3, #4]
 800a39a:	0a1b      	lsrs	r3, r3, #8
 800a39c:	b29b      	uxth	r3, r3
 800a39e:	b2da      	uxtb	r2, r3
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 f943 	bl	800a632 <USBD_CtlSendStatus>
}
 800a3ac:	e003      	b.n	800a3b6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a3ae:	6839      	ldr	r1, [r7, #0]
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f000 f860 	bl	800a476 <USBD_CtlError>
}
 800a3b6:	bf00      	nop
 800a3b8:	3708      	adds	r7, #8
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}

0800a3be <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3be:	b580      	push	{r7, lr}
 800a3c0:	b082      	sub	sp, #8
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
 800a3c6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	3b01      	subs	r3, #1
 800a3d2:	2b02      	cmp	r3, #2
 800a3d4:	d80b      	bhi.n	800a3ee <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	885b      	ldrh	r3, [r3, #2]
 800a3da:	2b01      	cmp	r3, #1
 800a3dc:	d10c      	bne.n	800a3f8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 f923 	bl	800a632 <USBD_CtlSendStatus>
      }
      break;
 800a3ec:	e004      	b.n	800a3f8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a3ee:	6839      	ldr	r1, [r7, #0]
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 f840 	bl	800a476 <USBD_CtlError>
      break;
 800a3f6:	e000      	b.n	800a3fa <USBD_ClrFeature+0x3c>
      break;
 800a3f8:	bf00      	nop
  }
}
 800a3fa:	bf00      	nop
 800a3fc:	3708      	adds	r7, #8
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}

0800a402 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a402:	b580      	push	{r7, lr}
 800a404:	b084      	sub	sp, #16
 800a406:	af00      	add	r7, sp, #0
 800a408:	6078      	str	r0, [r7, #4]
 800a40a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	781a      	ldrb	r2, [r3, #0]
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	3301      	adds	r3, #1
 800a41c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	781a      	ldrb	r2, [r3, #0]
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	3301      	adds	r3, #1
 800a42a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a42c:	68f8      	ldr	r0, [r7, #12]
 800a42e:	f7ff fa3d 	bl	80098ac <SWAPBYTE>
 800a432:	4603      	mov	r3, r0
 800a434:	461a      	mov	r2, r3
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	3301      	adds	r3, #1
 800a43e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	3301      	adds	r3, #1
 800a444:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a446:	68f8      	ldr	r0, [r7, #12]
 800a448:	f7ff fa30 	bl	80098ac <SWAPBYTE>
 800a44c:	4603      	mov	r3, r0
 800a44e:	461a      	mov	r2, r3
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	3301      	adds	r3, #1
 800a458:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	3301      	adds	r3, #1
 800a45e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a460:	68f8      	ldr	r0, [r7, #12]
 800a462:	f7ff fa23 	bl	80098ac <SWAPBYTE>
 800a466:	4603      	mov	r3, r0
 800a468:	461a      	mov	r2, r3
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	80da      	strh	r2, [r3, #6]
}
 800a46e:	bf00      	nop
 800a470:	3710      	adds	r7, #16
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}

0800a476 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a476:	b580      	push	{r7, lr}
 800a478:	b082      	sub	sp, #8
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6078      	str	r0, [r7, #4]
 800a47e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a480:	2180      	movs	r1, #128	@ 0x80
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f000 fd58 	bl	800af38 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a488:	2100      	movs	r1, #0
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	f000 fd54 	bl	800af38 <USBD_LL_StallEP>
}
 800a490:	bf00      	nop
 800a492:	3708      	adds	r7, #8
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}

0800a498 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b086      	sub	sp, #24
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	60f8      	str	r0, [r7, #12]
 800a4a0:	60b9      	str	r1, [r7, #8]
 800a4a2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d042      	beq.n	800a534 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a4b2:	6938      	ldr	r0, [r7, #16]
 800a4b4:	f000 f842 	bl	800a53c <USBD_GetLen>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	005b      	lsls	r3, r3, #1
 800a4be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4c2:	d808      	bhi.n	800a4d6 <USBD_GetString+0x3e>
 800a4c4:	6938      	ldr	r0, [r7, #16]
 800a4c6:	f000 f839 	bl	800a53c <USBD_GetLen>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	3301      	adds	r3, #1
 800a4ce:	b29b      	uxth	r3, r3
 800a4d0:	005b      	lsls	r3, r3, #1
 800a4d2:	b29a      	uxth	r2, r3
 800a4d4:	e001      	b.n	800a4da <USBD_GetString+0x42>
 800a4d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a4de:	7dfb      	ldrb	r3, [r7, #23]
 800a4e0:	68ba      	ldr	r2, [r7, #8]
 800a4e2:	4413      	add	r3, r2
 800a4e4:	687a      	ldr	r2, [r7, #4]
 800a4e6:	7812      	ldrb	r2, [r2, #0]
 800a4e8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4ea:	7dfb      	ldrb	r3, [r7, #23]
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a4f0:	7dfb      	ldrb	r3, [r7, #23]
 800a4f2:	68ba      	ldr	r2, [r7, #8]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	2203      	movs	r2, #3
 800a4f8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4fa:	7dfb      	ldrb	r3, [r7, #23]
 800a4fc:	3301      	adds	r3, #1
 800a4fe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a500:	e013      	b.n	800a52a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a502:	7dfb      	ldrb	r3, [r7, #23]
 800a504:	68ba      	ldr	r2, [r7, #8]
 800a506:	4413      	add	r3, r2
 800a508:	693a      	ldr	r2, [r7, #16]
 800a50a:	7812      	ldrb	r2, [r2, #0]
 800a50c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	3301      	adds	r3, #1
 800a512:	613b      	str	r3, [r7, #16]
    idx++;
 800a514:	7dfb      	ldrb	r3, [r7, #23]
 800a516:	3301      	adds	r3, #1
 800a518:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a51a:	7dfb      	ldrb	r3, [r7, #23]
 800a51c:	68ba      	ldr	r2, [r7, #8]
 800a51e:	4413      	add	r3, r2
 800a520:	2200      	movs	r2, #0
 800a522:	701a      	strb	r2, [r3, #0]
    idx++;
 800a524:	7dfb      	ldrb	r3, [r7, #23]
 800a526:	3301      	adds	r3, #1
 800a528:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	781b      	ldrb	r3, [r3, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d1e7      	bne.n	800a502 <USBD_GetString+0x6a>
 800a532:	e000      	b.n	800a536 <USBD_GetString+0x9e>
    return;
 800a534:	bf00      	nop
  }
}
 800a536:	3718      	adds	r7, #24
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b085      	sub	sp, #20
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a544:	2300      	movs	r3, #0
 800a546:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a54c:	e005      	b.n	800a55a <USBD_GetLen+0x1e>
  {
    len++;
 800a54e:	7bfb      	ldrb	r3, [r7, #15]
 800a550:	3301      	adds	r3, #1
 800a552:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	3301      	adds	r3, #1
 800a558:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	781b      	ldrb	r3, [r3, #0]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d1f5      	bne.n	800a54e <USBD_GetLen+0x12>
  }

  return len;
 800a562:	7bfb      	ldrb	r3, [r7, #15]
}
 800a564:	4618      	mov	r0, r3
 800a566:	3714      	adds	r7, #20
 800a568:	46bd      	mov	sp, r7
 800a56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56e:	4770      	bx	lr

0800a570 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b084      	sub	sp, #16
 800a574:	af00      	add	r7, sp, #0
 800a576:	60f8      	str	r0, [r7, #12]
 800a578:	60b9      	str	r1, [r7, #8]
 800a57a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2202      	movs	r2, #2
 800a580:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	687a      	ldr	r2, [r7, #4]
 800a588:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	68ba      	ldr	r2, [r7, #8]
 800a58e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	687a      	ldr	r2, [r7, #4]
 800a594:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	68ba      	ldr	r2, [r7, #8]
 800a59a:	2100      	movs	r1, #0
 800a59c:	68f8      	ldr	r0, [r7, #12]
 800a59e:	f000 fd54 	bl	800b04a <USBD_LL_Transmit>

  return USBD_OK;
 800a5a2:	2300      	movs	r3, #0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3710      	adds	r7, #16
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b084      	sub	sp, #16
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	60f8      	str	r0, [r7, #12]
 800a5b4:	60b9      	str	r1, [r7, #8]
 800a5b6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	68ba      	ldr	r2, [r7, #8]
 800a5bc:	2100      	movs	r1, #0
 800a5be:	68f8      	ldr	r0, [r7, #12]
 800a5c0:	f000 fd43 	bl	800b04a <USBD_LL_Transmit>

  return USBD_OK;
 800a5c4:	2300      	movs	r3, #0
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}

0800a5ce <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a5ce:	b580      	push	{r7, lr}
 800a5d0:	b084      	sub	sp, #16
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	60f8      	str	r0, [r7, #12]
 800a5d6:	60b9      	str	r1, [r7, #8]
 800a5d8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2203      	movs	r2, #3
 800a5de:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	687a      	ldr	r2, [r7, #4]
 800a5e6:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	68ba      	ldr	r2, [r7, #8]
 800a5ee:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	687a      	ldr	r2, [r7, #4]
 800a5f6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	68ba      	ldr	r2, [r7, #8]
 800a5fe:	2100      	movs	r1, #0
 800a600:	68f8      	ldr	r0, [r7, #12]
 800a602:	f000 fd43 	bl	800b08c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a606:	2300      	movs	r3, #0
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3710      	adds	r7, #16
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b084      	sub	sp, #16
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	60b9      	str	r1, [r7, #8]
 800a61a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	68ba      	ldr	r2, [r7, #8]
 800a620:	2100      	movs	r1, #0
 800a622:	68f8      	ldr	r0, [r7, #12]
 800a624:	f000 fd32 	bl	800b08c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a628:	2300      	movs	r3, #0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3710      	adds	r7, #16
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}

0800a632 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a632:	b580      	push	{r7, lr}
 800a634:	b082      	sub	sp, #8
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2204      	movs	r2, #4
 800a63e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a642:	2300      	movs	r3, #0
 800a644:	2200      	movs	r2, #0
 800a646:	2100      	movs	r1, #0
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 fcfe 	bl	800b04a <USBD_LL_Transmit>

  return USBD_OK;
 800a64e:	2300      	movs	r3, #0
}
 800a650:	4618      	mov	r0, r3
 800a652:	3708      	adds	r7, #8
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}

0800a658 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2205      	movs	r2, #5
 800a664:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a668:	2300      	movs	r3, #0
 800a66a:	2200      	movs	r2, #0
 800a66c:	2100      	movs	r1, #0
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 fd0c 	bl	800b08c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a674:	2300      	movs	r3, #0
}
 800a676:	4618      	mov	r0, r3
 800a678:	3708      	adds	r7, #8
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
	...

0800a680 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a684:	2200      	movs	r2, #0
 800a686:	4912      	ldr	r1, [pc, #72]	@ (800a6d0 <MX_USB_DEVICE_Init+0x50>)
 800a688:	4812      	ldr	r0, [pc, #72]	@ (800a6d4 <MX_USB_DEVICE_Init+0x54>)
 800a68a:	f7fe fcd9 	bl	8009040 <USBD_Init>
 800a68e:	4603      	mov	r3, r0
 800a690:	2b00      	cmp	r3, #0
 800a692:	d001      	beq.n	800a698 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a694:	f7f6 fdbc 	bl	8001210 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a698:	490f      	ldr	r1, [pc, #60]	@ (800a6d8 <MX_USB_DEVICE_Init+0x58>)
 800a69a:	480e      	ldr	r0, [pc, #56]	@ (800a6d4 <MX_USB_DEVICE_Init+0x54>)
 800a69c:	f7fe fd00 	bl	80090a0 <USBD_RegisterClass>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d001      	beq.n	800a6aa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a6a6:	f7f6 fdb3 	bl	8001210 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a6aa:	490c      	ldr	r1, [pc, #48]	@ (800a6dc <MX_USB_DEVICE_Init+0x5c>)
 800a6ac:	4809      	ldr	r0, [pc, #36]	@ (800a6d4 <MX_USB_DEVICE_Init+0x54>)
 800a6ae:	f7fe fbf7 	bl	8008ea0 <USBD_CDC_RegisterInterface>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d001      	beq.n	800a6bc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a6b8:	f7f6 fdaa 	bl	8001210 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a6bc:	4805      	ldr	r0, [pc, #20]	@ (800a6d4 <MX_USB_DEVICE_Init+0x54>)
 800a6be:	f7fe fd25 	bl	800910c <USBD_Start>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d001      	beq.n	800a6cc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a6c8:	f7f6 fda2 	bl	8001210 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a6cc:	bf00      	nop
 800a6ce:	bd80      	pop	{r7, pc}
 800a6d0:	200000c0 	.word	0x200000c0
 800a6d4:	2000076c 	.word	0x2000076c
 800a6d8:	20000024 	.word	0x20000024
 800a6dc:	200000ac 	.word	0x200000ac

0800a6e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	4905      	ldr	r1, [pc, #20]	@ (800a6fc <CDC_Init_FS+0x1c>)
 800a6e8:	4805      	ldr	r0, [pc, #20]	@ (800a700 <CDC_Init_FS+0x20>)
 800a6ea:	f7fe fbf3 	bl	8008ed4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a6ee:	4905      	ldr	r1, [pc, #20]	@ (800a704 <CDC_Init_FS+0x24>)
 800a6f0:	4803      	ldr	r0, [pc, #12]	@ (800a700 <CDC_Init_FS+0x20>)
 800a6f2:	f7fe fc11 	bl	8008f18 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a6f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	bd80      	pop	{r7, pc}
 800a6fc:	20000c48 	.word	0x20000c48
 800a700:	2000076c 	.word	0x2000076c
 800a704:	20000a48 	.word	0x20000a48

0800a708 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a708:	b480      	push	{r7}
 800a70a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a70c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a70e:	4618      	mov	r0, r3
 800a710:	46bd      	mov	sp, r7
 800a712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a716:	4770      	bx	lr

0800a718 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a718:	b480      	push	{r7}
 800a71a:	b083      	sub	sp, #12
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	4603      	mov	r3, r0
 800a720:	6039      	str	r1, [r7, #0]
 800a722:	71fb      	strb	r3, [r7, #7]
 800a724:	4613      	mov	r3, r2
 800a726:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a728:	79fb      	ldrb	r3, [r7, #7]
 800a72a:	2b23      	cmp	r3, #35	@ 0x23
 800a72c:	f200 8098 	bhi.w	800a860 <CDC_Control_FS+0x148>
 800a730:	a201      	add	r2, pc, #4	@ (adr r2, 800a738 <CDC_Control_FS+0x20>)
 800a732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a736:	bf00      	nop
 800a738:	0800a861 	.word	0x0800a861
 800a73c:	0800a861 	.word	0x0800a861
 800a740:	0800a861 	.word	0x0800a861
 800a744:	0800a861 	.word	0x0800a861
 800a748:	0800a861 	.word	0x0800a861
 800a74c:	0800a861 	.word	0x0800a861
 800a750:	0800a861 	.word	0x0800a861
 800a754:	0800a861 	.word	0x0800a861
 800a758:	0800a861 	.word	0x0800a861
 800a75c:	0800a861 	.word	0x0800a861
 800a760:	0800a861 	.word	0x0800a861
 800a764:	0800a861 	.word	0x0800a861
 800a768:	0800a861 	.word	0x0800a861
 800a76c:	0800a861 	.word	0x0800a861
 800a770:	0800a861 	.word	0x0800a861
 800a774:	0800a861 	.word	0x0800a861
 800a778:	0800a861 	.word	0x0800a861
 800a77c:	0800a861 	.word	0x0800a861
 800a780:	0800a861 	.word	0x0800a861
 800a784:	0800a861 	.word	0x0800a861
 800a788:	0800a861 	.word	0x0800a861
 800a78c:	0800a861 	.word	0x0800a861
 800a790:	0800a861 	.word	0x0800a861
 800a794:	0800a861 	.word	0x0800a861
 800a798:	0800a861 	.word	0x0800a861
 800a79c:	0800a861 	.word	0x0800a861
 800a7a0:	0800a861 	.word	0x0800a861
 800a7a4:	0800a861 	.word	0x0800a861
 800a7a8:	0800a861 	.word	0x0800a861
 800a7ac:	0800a861 	.word	0x0800a861
 800a7b0:	0800a861 	.word	0x0800a861
 800a7b4:	0800a861 	.word	0x0800a861
 800a7b8:	0800a7c9 	.word	0x0800a7c9
 800a7bc:	0800a80d 	.word	0x0800a80d
 800a7c0:	0800a861 	.word	0x0800a861
 800a7c4:	0800a861 	.word	0x0800a861
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
     	LineCoding.bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2]<<16) | (pbuf[3]<<24));
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	781b      	ldrb	r3, [r3, #0]
 800a7cc:	461a      	mov	r2, r3
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	3301      	adds	r3, #1
 800a7d2:	781b      	ldrb	r3, [r3, #0]
 800a7d4:	021b      	lsls	r3, r3, #8
 800a7d6:	431a      	orrs	r2, r3
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	3302      	adds	r3, #2
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	041b      	lsls	r3, r3, #16
 800a7e0:	431a      	orrs	r2, r3
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	3303      	adds	r3, #3
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	061b      	lsls	r3, r3, #24
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	4b20      	ldr	r3, [pc, #128]	@ (800a870 <CDC_Control_FS+0x158>)
 800a7f0:	601a      	str	r2, [r3, #0]
     	LineCoding.format = pbuf[4];
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	791a      	ldrb	r2, [r3, #4]
 800a7f6:	4b1e      	ldr	r3, [pc, #120]	@ (800a870 <CDC_Control_FS+0x158>)
 800a7f8:	711a      	strb	r2, [r3, #4]
     	LineCoding.paritytype = pbuf[5];
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	795a      	ldrb	r2, [r3, #5]
 800a7fe:	4b1c      	ldr	r3, [pc, #112]	@ (800a870 <CDC_Control_FS+0x158>)
 800a800:	715a      	strb	r2, [r3, #5]
     	LineCoding.datatype = pbuf[6];
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	799a      	ldrb	r2, [r3, #6]
 800a806:	4b1a      	ldr	r3, [pc, #104]	@ (800a870 <CDC_Control_FS+0x158>)
 800a808:	719a      	strb	r2, [r3, #6]
     break;
 800a80a:	e02a      	b.n	800a862 <CDC_Control_FS+0x14a>

     case CDC_GET_LINE_CODING:
     	pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800a80c:	4b18      	ldr	r3, [pc, #96]	@ (800a870 <CDC_Control_FS+0x158>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	b2da      	uxtb	r2, r3
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	701a      	strb	r2, [r3, #0]
     	pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800a816:	4b16      	ldr	r3, [pc, #88]	@ (800a870 <CDC_Control_FS+0x158>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	0a1a      	lsrs	r2, r3, #8
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	3301      	adds	r3, #1
 800a820:	b2d2      	uxtb	r2, r2
 800a822:	701a      	strb	r2, [r3, #0]
     	pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800a824:	4b12      	ldr	r3, [pc, #72]	@ (800a870 <CDC_Control_FS+0x158>)
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	0c1a      	lsrs	r2, r3, #16
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	3302      	adds	r3, #2
 800a82e:	b2d2      	uxtb	r2, r2
 800a830:	701a      	strb	r2, [r3, #0]
     	pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800a832:	4b0f      	ldr	r3, [pc, #60]	@ (800a870 <CDC_Control_FS+0x158>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	0e1a      	lsrs	r2, r3, #24
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	3303      	adds	r3, #3
 800a83c:	b2d2      	uxtb	r2, r2
 800a83e:	701a      	strb	r2, [r3, #0]
     	pbuf[4] = LineCoding.format;
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	3304      	adds	r3, #4
 800a844:	4a0a      	ldr	r2, [pc, #40]	@ (800a870 <CDC_Control_FS+0x158>)
 800a846:	7912      	ldrb	r2, [r2, #4]
 800a848:	701a      	strb	r2, [r3, #0]
     	pbuf[5] = LineCoding.paritytype;
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	3305      	adds	r3, #5
 800a84e:	4a08      	ldr	r2, [pc, #32]	@ (800a870 <CDC_Control_FS+0x158>)
 800a850:	7952      	ldrb	r2, [r2, #5]
 800a852:	701a      	strb	r2, [r3, #0]
     	pbuf[6] = LineCoding.datatype;
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	3306      	adds	r3, #6
 800a858:	4a05      	ldr	r2, [pc, #20]	@ (800a870 <CDC_Control_FS+0x158>)
 800a85a:	7992      	ldrb	r2, [r2, #6]
 800a85c:	701a      	strb	r2, [r3, #0]
     break;
 800a85e:	e000      	b.n	800a862 <CDC_Control_FS+0x14a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a860:	bf00      	nop
  }

  return (USBD_OK);
 800a862:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a864:	4618      	mov	r0, r3
 800a866:	370c      	adds	r7, #12
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr
 800a870:	200000a4 	.word	0x200000a4

0800a874 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b082      	sub	sp, #8
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
 800a87c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	 if(aPtrFunRx != NULL)
 800a87e:	4b0c      	ldr	r3, [pc, #48]	@ (800a8b0 <CDC_Receive_FS+0x3c>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d007      	beq.n	800a896 <CDC_Receive_FS+0x22>
			aPtrFunRx(Buf, *Len);
 800a886:	4b0a      	ldr	r3, [pc, #40]	@ (800a8b0 <CDC_Receive_FS+0x3c>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	683a      	ldr	r2, [r7, #0]
 800a88c:	6812      	ldr	r2, [r2, #0]
 800a88e:	b292      	uxth	r2, r2
 800a890:	4611      	mov	r1, r2
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	4798      	blx	r3
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a896:	6879      	ldr	r1, [r7, #4]
 800a898:	4806      	ldr	r0, [pc, #24]	@ (800a8b4 <CDC_Receive_FS+0x40>)
 800a89a:	f7fe fb3d 	bl	8008f18 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a89e:	4805      	ldr	r0, [pc, #20]	@ (800a8b4 <CDC_Receive_FS+0x40>)
 800a8a0:	f7fe fb98 	bl	8008fd4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a8a4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3708      	adds	r7, #8
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}
 800a8ae:	bf00      	nop
 800a8b0:	20000e48 	.word	0x20000e48
 800a8b4:	2000076c 	.word	0x2000076c

0800a8b8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b084      	sub	sp, #16
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	460b      	mov	r3, r1
 800a8c2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a8c8:	4b0d      	ldr	r3, [pc, #52]	@ (800a900 <CDC_Transmit_FS+0x48>)
 800a8ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a8ce:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d001      	beq.n	800a8de <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	e00b      	b.n	800a8f6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a8de:	887b      	ldrh	r3, [r7, #2]
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	6879      	ldr	r1, [r7, #4]
 800a8e4:	4806      	ldr	r0, [pc, #24]	@ (800a900 <CDC_Transmit_FS+0x48>)
 800a8e6:	f7fe faf5 	bl	8008ed4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a8ea:	4805      	ldr	r0, [pc, #20]	@ (800a900 <CDC_Transmit_FS+0x48>)
 800a8ec:	f7fe fb32 	bl	8008f54 <USBD_CDC_TransmitPacket>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a8f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3710      	adds	r7, #16
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
 800a8fe:	bf00      	nop
 800a900:	2000076c 	.word	0x2000076c

0800a904 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a904:	b480      	push	{r7}
 800a906:	b087      	sub	sp, #28
 800a908:	af00      	add	r7, sp, #0
 800a90a:	60f8      	str	r0, [r7, #12]
 800a90c:	60b9      	str	r1, [r7, #8]
 800a90e:	4613      	mov	r3, r2
 800a910:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a912:	2300      	movs	r3, #0
 800a914:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a916:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	371c      	adds	r7, #28
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr
	...

0800a928 <CDC_AttachRxData>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void CDC_AttachRxData(void (*ptrRxAttach)(uint8_t *buf, uint16_t len)){
 800a928:	b480      	push	{r7}
 800a92a:	b083      	sub	sp, #12
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
	aPtrFunRx = ptrRxAttach;
 800a930:	4a04      	ldr	r2, [pc, #16]	@ (800a944 <CDC_AttachRxData+0x1c>)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6013      	str	r3, [r2, #0]
}
 800a936:	bf00      	nop
 800a938:	370c      	adds	r7, #12
 800a93a:	46bd      	mov	sp, r7
 800a93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a940:	4770      	bx	lr
 800a942:	bf00      	nop
 800a944:	20000e48 	.word	0x20000e48

0800a948 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a948:	b480      	push	{r7}
 800a94a:	b083      	sub	sp, #12
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	4603      	mov	r3, r0
 800a950:	6039      	str	r1, [r7, #0]
 800a952:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	2212      	movs	r2, #18
 800a958:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a95a:	4b03      	ldr	r3, [pc, #12]	@ (800a968 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	370c      	adds	r7, #12
 800a960:	46bd      	mov	sp, r7
 800a962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a966:	4770      	bx	lr
 800a968:	200000dc 	.word	0x200000dc

0800a96c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b083      	sub	sp, #12
 800a970:	af00      	add	r7, sp, #0
 800a972:	4603      	mov	r3, r0
 800a974:	6039      	str	r1, [r7, #0]
 800a976:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	2204      	movs	r2, #4
 800a97c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a97e:	4b03      	ldr	r3, [pc, #12]	@ (800a98c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a980:	4618      	mov	r0, r3
 800a982:	370c      	adds	r7, #12
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr
 800a98c:	200000f0 	.word	0x200000f0

0800a990 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b082      	sub	sp, #8
 800a994:	af00      	add	r7, sp, #0
 800a996:	4603      	mov	r3, r0
 800a998:	6039      	str	r1, [r7, #0]
 800a99a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a99c:	79fb      	ldrb	r3, [r7, #7]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d105      	bne.n	800a9ae <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a9a2:	683a      	ldr	r2, [r7, #0]
 800a9a4:	4907      	ldr	r1, [pc, #28]	@ (800a9c4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a9a6:	4808      	ldr	r0, [pc, #32]	@ (800a9c8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a9a8:	f7ff fd76 	bl	800a498 <USBD_GetString>
 800a9ac:	e004      	b.n	800a9b8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a9ae:	683a      	ldr	r2, [r7, #0]
 800a9b0:	4904      	ldr	r1, [pc, #16]	@ (800a9c4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a9b2:	4805      	ldr	r0, [pc, #20]	@ (800a9c8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a9b4:	f7ff fd70 	bl	800a498 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a9b8:	4b02      	ldr	r3, [pc, #8]	@ (800a9c4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3708      	adds	r7, #8
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}
 800a9c2:	bf00      	nop
 800a9c4:	20000e4c 	.word	0x20000e4c
 800a9c8:	0800bb00 	.word	0x0800bb00

0800a9cc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b082      	sub	sp, #8
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	6039      	str	r1, [r7, #0]
 800a9d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a9d8:	683a      	ldr	r2, [r7, #0]
 800a9da:	4904      	ldr	r1, [pc, #16]	@ (800a9ec <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a9dc:	4804      	ldr	r0, [pc, #16]	@ (800a9f0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a9de:	f7ff fd5b 	bl	800a498 <USBD_GetString>
  return USBD_StrDesc;
 800a9e2:	4b02      	ldr	r3, [pc, #8]	@ (800a9ec <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	3708      	adds	r7, #8
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	bd80      	pop	{r7, pc}
 800a9ec:	20000e4c 	.word	0x20000e4c
 800a9f0:	0800bb18 	.word	0x0800bb18

0800a9f4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b082      	sub	sp, #8
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	6039      	str	r1, [r7, #0]
 800a9fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	221a      	movs	r2, #26
 800aa04:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800aa06:	f000 f843 	bl	800aa90 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800aa0a:	4b02      	ldr	r3, [pc, #8]	@ (800aa14 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3708      	adds	r7, #8
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}
 800aa14:	200000f4 	.word	0x200000f4

0800aa18 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b082      	sub	sp, #8
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	4603      	mov	r3, r0
 800aa20:	6039      	str	r1, [r7, #0]
 800aa22:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800aa24:	79fb      	ldrb	r3, [r7, #7]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d105      	bne.n	800aa36 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800aa2a:	683a      	ldr	r2, [r7, #0]
 800aa2c:	4907      	ldr	r1, [pc, #28]	@ (800aa4c <USBD_FS_ConfigStrDescriptor+0x34>)
 800aa2e:	4808      	ldr	r0, [pc, #32]	@ (800aa50 <USBD_FS_ConfigStrDescriptor+0x38>)
 800aa30:	f7ff fd32 	bl	800a498 <USBD_GetString>
 800aa34:	e004      	b.n	800aa40 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800aa36:	683a      	ldr	r2, [r7, #0]
 800aa38:	4904      	ldr	r1, [pc, #16]	@ (800aa4c <USBD_FS_ConfigStrDescriptor+0x34>)
 800aa3a:	4805      	ldr	r0, [pc, #20]	@ (800aa50 <USBD_FS_ConfigStrDescriptor+0x38>)
 800aa3c:	f7ff fd2c 	bl	800a498 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aa40:	4b02      	ldr	r3, [pc, #8]	@ (800aa4c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800aa42:	4618      	mov	r0, r3
 800aa44:	3708      	adds	r7, #8
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bd80      	pop	{r7, pc}
 800aa4a:	bf00      	nop
 800aa4c:	20000e4c 	.word	0x20000e4c
 800aa50:	0800bb2c 	.word	0x0800bb2c

0800aa54 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b082      	sub	sp, #8
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	6039      	str	r1, [r7, #0]
 800aa5e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aa60:	79fb      	ldrb	r3, [r7, #7]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d105      	bne.n	800aa72 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800aa66:	683a      	ldr	r2, [r7, #0]
 800aa68:	4907      	ldr	r1, [pc, #28]	@ (800aa88 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800aa6a:	4808      	ldr	r0, [pc, #32]	@ (800aa8c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800aa6c:	f7ff fd14 	bl	800a498 <USBD_GetString>
 800aa70:	e004      	b.n	800aa7c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800aa72:	683a      	ldr	r2, [r7, #0]
 800aa74:	4904      	ldr	r1, [pc, #16]	@ (800aa88 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800aa76:	4805      	ldr	r0, [pc, #20]	@ (800aa8c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800aa78:	f7ff fd0e 	bl	800a498 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aa7c:	4b02      	ldr	r3, [pc, #8]	@ (800aa88 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800aa7e:	4618      	mov	r0, r3
 800aa80:	3708      	adds	r7, #8
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bd80      	pop	{r7, pc}
 800aa86:	bf00      	nop
 800aa88:	20000e4c 	.word	0x20000e4c
 800aa8c:	0800bb38 	.word	0x0800bb38

0800aa90 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b084      	sub	sp, #16
 800aa94:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800aa96:	4b0f      	ldr	r3, [pc, #60]	@ (800aad4 <Get_SerialNum+0x44>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800aa9c:	4b0e      	ldr	r3, [pc, #56]	@ (800aad8 <Get_SerialNum+0x48>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800aaa2:	4b0e      	ldr	r3, [pc, #56]	@ (800aadc <Get_SerialNum+0x4c>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800aaa8:	68fa      	ldr	r2, [r7, #12]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	4413      	add	r3, r2
 800aaae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d009      	beq.n	800aaca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800aab6:	2208      	movs	r2, #8
 800aab8:	4909      	ldr	r1, [pc, #36]	@ (800aae0 <Get_SerialNum+0x50>)
 800aaba:	68f8      	ldr	r0, [r7, #12]
 800aabc:	f000 f814 	bl	800aae8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800aac0:	2204      	movs	r2, #4
 800aac2:	4908      	ldr	r1, [pc, #32]	@ (800aae4 <Get_SerialNum+0x54>)
 800aac4:	68b8      	ldr	r0, [r7, #8]
 800aac6:	f000 f80f 	bl	800aae8 <IntToUnicode>
  }
}
 800aaca:	bf00      	nop
 800aacc:	3710      	adds	r7, #16
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}
 800aad2:	bf00      	nop
 800aad4:	1fff7a10 	.word	0x1fff7a10
 800aad8:	1fff7a14 	.word	0x1fff7a14
 800aadc:	1fff7a18 	.word	0x1fff7a18
 800aae0:	200000f6 	.word	0x200000f6
 800aae4:	20000106 	.word	0x20000106

0800aae8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800aae8:	b480      	push	{r7}
 800aaea:	b087      	sub	sp, #28
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	60f8      	str	r0, [r7, #12]
 800aaf0:	60b9      	str	r1, [r7, #8]
 800aaf2:	4613      	mov	r3, r2
 800aaf4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800aafa:	2300      	movs	r3, #0
 800aafc:	75fb      	strb	r3, [r7, #23]
 800aafe:	e027      	b.n	800ab50 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	0f1b      	lsrs	r3, r3, #28
 800ab04:	2b09      	cmp	r3, #9
 800ab06:	d80b      	bhi.n	800ab20 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	0f1b      	lsrs	r3, r3, #28
 800ab0c:	b2da      	uxtb	r2, r3
 800ab0e:	7dfb      	ldrb	r3, [r7, #23]
 800ab10:	005b      	lsls	r3, r3, #1
 800ab12:	4619      	mov	r1, r3
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	440b      	add	r3, r1
 800ab18:	3230      	adds	r2, #48	@ 0x30
 800ab1a:	b2d2      	uxtb	r2, r2
 800ab1c:	701a      	strb	r2, [r3, #0]
 800ab1e:	e00a      	b.n	800ab36 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	0f1b      	lsrs	r3, r3, #28
 800ab24:	b2da      	uxtb	r2, r3
 800ab26:	7dfb      	ldrb	r3, [r7, #23]
 800ab28:	005b      	lsls	r3, r3, #1
 800ab2a:	4619      	mov	r1, r3
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	440b      	add	r3, r1
 800ab30:	3237      	adds	r2, #55	@ 0x37
 800ab32:	b2d2      	uxtb	r2, r2
 800ab34:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	011b      	lsls	r3, r3, #4
 800ab3a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ab3c:	7dfb      	ldrb	r3, [r7, #23]
 800ab3e:	005b      	lsls	r3, r3, #1
 800ab40:	3301      	adds	r3, #1
 800ab42:	68ba      	ldr	r2, [r7, #8]
 800ab44:	4413      	add	r3, r2
 800ab46:	2200      	movs	r2, #0
 800ab48:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ab4a:	7dfb      	ldrb	r3, [r7, #23]
 800ab4c:	3301      	adds	r3, #1
 800ab4e:	75fb      	strb	r3, [r7, #23]
 800ab50:	7dfa      	ldrb	r2, [r7, #23]
 800ab52:	79fb      	ldrb	r3, [r7, #7]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d3d3      	bcc.n	800ab00 <IntToUnicode+0x18>
  }
}
 800ab58:	bf00      	nop
 800ab5a:	bf00      	nop
 800ab5c:	371c      	adds	r7, #28
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab64:	4770      	bx	lr
	...

0800ab68 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b08a      	sub	sp, #40	@ 0x28
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab70:	f107 0314 	add.w	r3, r7, #20
 800ab74:	2200      	movs	r2, #0
 800ab76:	601a      	str	r2, [r3, #0]
 800ab78:	605a      	str	r2, [r3, #4]
 800ab7a:	609a      	str	r2, [r3, #8]
 800ab7c:	60da      	str	r2, [r3, #12]
 800ab7e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab88:	d13a      	bne.n	800ac00 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	613b      	str	r3, [r7, #16]
 800ab8e:	4b1e      	ldr	r3, [pc, #120]	@ (800ac08 <HAL_PCD_MspInit+0xa0>)
 800ab90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab92:	4a1d      	ldr	r2, [pc, #116]	@ (800ac08 <HAL_PCD_MspInit+0xa0>)
 800ab94:	f043 0301 	orr.w	r3, r3, #1
 800ab98:	6313      	str	r3, [r2, #48]	@ 0x30
 800ab9a:	4b1b      	ldr	r3, [pc, #108]	@ (800ac08 <HAL_PCD_MspInit+0xa0>)
 800ab9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab9e:	f003 0301 	and.w	r3, r3, #1
 800aba2:	613b      	str	r3, [r7, #16]
 800aba4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800aba6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800abaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abac:	2302      	movs	r3, #2
 800abae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abb0:	2300      	movs	r3, #0
 800abb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abb4:	2303      	movs	r3, #3
 800abb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800abb8:	230a      	movs	r3, #10
 800abba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800abbc:	f107 0314 	add.w	r3, r7, #20
 800abc0:	4619      	mov	r1, r3
 800abc2:	4812      	ldr	r0, [pc, #72]	@ (800ac0c <HAL_PCD_MspInit+0xa4>)
 800abc4:	f7f8 f910 	bl	8002de8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800abc8:	4b0f      	ldr	r3, [pc, #60]	@ (800ac08 <HAL_PCD_MspInit+0xa0>)
 800abca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abcc:	4a0e      	ldr	r2, [pc, #56]	@ (800ac08 <HAL_PCD_MspInit+0xa0>)
 800abce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abd2:	6353      	str	r3, [r2, #52]	@ 0x34
 800abd4:	2300      	movs	r3, #0
 800abd6:	60fb      	str	r3, [r7, #12]
 800abd8:	4b0b      	ldr	r3, [pc, #44]	@ (800ac08 <HAL_PCD_MspInit+0xa0>)
 800abda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abdc:	4a0a      	ldr	r2, [pc, #40]	@ (800ac08 <HAL_PCD_MspInit+0xa0>)
 800abde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800abe2:	6453      	str	r3, [r2, #68]	@ 0x44
 800abe4:	4b08      	ldr	r3, [pc, #32]	@ (800ac08 <HAL_PCD_MspInit+0xa0>)
 800abe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abe8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abec:	60fb      	str	r3, [r7, #12]
 800abee:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800abf0:	2200      	movs	r2, #0
 800abf2:	2100      	movs	r1, #0
 800abf4:	2043      	movs	r0, #67	@ 0x43
 800abf6:	f7f7 fd22 	bl	800263e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800abfa:	2043      	movs	r0, #67	@ 0x43
 800abfc:	f7f7 fd3b 	bl	8002676 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ac00:	bf00      	nop
 800ac02:	3728      	adds	r7, #40	@ 0x28
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}
 800ac08:	40023800 	.word	0x40023800
 800ac0c:	40020000 	.word	0x40020000

0800ac10 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b082      	sub	sp, #8
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ac24:	4619      	mov	r1, r3
 800ac26:	4610      	mov	r0, r2
 800ac28:	f7fe fabd 	bl	80091a6 <USBD_LL_SetupStage>
}
 800ac2c:	bf00      	nop
 800ac2e:	3708      	adds	r7, #8
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b082      	sub	sp, #8
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ac46:	78fa      	ldrb	r2, [r7, #3]
 800ac48:	6879      	ldr	r1, [r7, #4]
 800ac4a:	4613      	mov	r3, r2
 800ac4c:	00db      	lsls	r3, r3, #3
 800ac4e:	4413      	add	r3, r2
 800ac50:	009b      	lsls	r3, r3, #2
 800ac52:	440b      	add	r3, r1
 800ac54:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ac58:	681a      	ldr	r2, [r3, #0]
 800ac5a:	78fb      	ldrb	r3, [r7, #3]
 800ac5c:	4619      	mov	r1, r3
 800ac5e:	f7fe faf7 	bl	8009250 <USBD_LL_DataOutStage>
}
 800ac62:	bf00      	nop
 800ac64:	3708      	adds	r7, #8
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}

0800ac6a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac6a:	b580      	push	{r7, lr}
 800ac6c:	b082      	sub	sp, #8
 800ac6e:	af00      	add	r7, sp, #0
 800ac70:	6078      	str	r0, [r7, #4]
 800ac72:	460b      	mov	r3, r1
 800ac74:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ac7c:	78fa      	ldrb	r2, [r7, #3]
 800ac7e:	6879      	ldr	r1, [r7, #4]
 800ac80:	4613      	mov	r3, r2
 800ac82:	00db      	lsls	r3, r3, #3
 800ac84:	4413      	add	r3, r2
 800ac86:	009b      	lsls	r3, r3, #2
 800ac88:	440b      	add	r3, r1
 800ac8a:	3320      	adds	r3, #32
 800ac8c:	681a      	ldr	r2, [r3, #0]
 800ac8e:	78fb      	ldrb	r3, [r7, #3]
 800ac90:	4619      	mov	r1, r3
 800ac92:	f7fe fb99 	bl	80093c8 <USBD_LL_DataInStage>
}
 800ac96:	bf00      	nop
 800ac98:	3708      	adds	r7, #8
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	bd80      	pop	{r7, pc}

0800ac9e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac9e:	b580      	push	{r7, lr}
 800aca0:	b082      	sub	sp, #8
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800acac:	4618      	mov	r0, r3
 800acae:	f7fe fcdd 	bl	800966c <USBD_LL_SOF>
}
 800acb2:	bf00      	nop
 800acb4:	3708      	adds	r7, #8
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}

0800acba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acba:	b580      	push	{r7, lr}
 800acbc:	b084      	sub	sp, #16
 800acbe:	af00      	add	r7, sp, #0
 800acc0:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800acc2:	2301      	movs	r3, #1
 800acc4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	79db      	ldrb	r3, [r3, #7]
 800acca:	2b02      	cmp	r3, #2
 800accc:	d001      	beq.n	800acd2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800acce:	f7f6 fa9f 	bl	8001210 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800acd8:	7bfa      	ldrb	r2, [r7, #15]
 800acda:	4611      	mov	r1, r2
 800acdc:	4618      	mov	r0, r3
 800acde:	f7fe fc81 	bl	80095e4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ace8:	4618      	mov	r0, r3
 800acea:	f7fe fc28 	bl	800953e <USBD_LL_Reset>
}
 800acee:	bf00      	nop
 800acf0:	3710      	adds	r7, #16
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}
	...

0800acf8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b082      	sub	sp, #8
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ad06:	4618      	mov	r0, r3
 800ad08:	f7fe fc7c 	bl	8009604 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	687a      	ldr	r2, [r7, #4]
 800ad18:	6812      	ldr	r2, [r2, #0]
 800ad1a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ad1e:	f043 0301 	orr.w	r3, r3, #1
 800ad22:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	7adb      	ldrb	r3, [r3, #11]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d005      	beq.n	800ad38 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ad2c:	4b04      	ldr	r3, [pc, #16]	@ (800ad40 <HAL_PCD_SuspendCallback+0x48>)
 800ad2e:	691b      	ldr	r3, [r3, #16]
 800ad30:	4a03      	ldr	r2, [pc, #12]	@ (800ad40 <HAL_PCD_SuspendCallback+0x48>)
 800ad32:	f043 0306 	orr.w	r3, r3, #6
 800ad36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ad38:	bf00      	nop
 800ad3a:	3708      	adds	r7, #8
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}
 800ad40:	e000ed00 	.word	0xe000ed00

0800ad44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b082      	sub	sp, #8
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ad52:	4618      	mov	r0, r3
 800ad54:	f7fe fc72 	bl	800963c <USBD_LL_Resume>
}
 800ad58:	bf00      	nop
 800ad5a:	3708      	adds	r7, #8
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b082      	sub	sp, #8
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
 800ad68:	460b      	mov	r3, r1
 800ad6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ad72:	78fa      	ldrb	r2, [r7, #3]
 800ad74:	4611      	mov	r1, r2
 800ad76:	4618      	mov	r0, r3
 800ad78:	f7fe fcca 	bl	8009710 <USBD_LL_IsoOUTIncomplete>
}
 800ad7c:	bf00      	nop
 800ad7e:	3708      	adds	r7, #8
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b082      	sub	sp, #8
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
 800ad8c:	460b      	mov	r3, r1
 800ad8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ad96:	78fa      	ldrb	r2, [r7, #3]
 800ad98:	4611      	mov	r1, r2
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f7fe fc86 	bl	80096ac <USBD_LL_IsoINIncomplete>
}
 800ada0:	bf00      	nop
 800ada2:	3708      	adds	r7, #8
 800ada4:	46bd      	mov	sp, r7
 800ada6:	bd80      	pop	{r7, pc}

0800ada8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b082      	sub	sp, #8
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800adb6:	4618      	mov	r0, r3
 800adb8:	f7fe fcdc 	bl	8009774 <USBD_LL_DevConnected>
}
 800adbc:	bf00      	nop
 800adbe:	3708      	adds	r7, #8
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b082      	sub	sp, #8
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800add2:	4618      	mov	r0, r3
 800add4:	f7fe fcd9 	bl	800978a <USBD_LL_DevDisconnected>
}
 800add8:	bf00      	nop
 800adda:	3708      	adds	r7, #8
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}

0800ade0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b082      	sub	sp, #8
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d13c      	bne.n	800ae6a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800adf0:	4a20      	ldr	r2, [pc, #128]	@ (800ae74 <USBD_LL_Init+0x94>)
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	4a1e      	ldr	r2, [pc, #120]	@ (800ae74 <USBD_LL_Init+0x94>)
 800adfc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ae00:	4b1c      	ldr	r3, [pc, #112]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae02:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ae06:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ae08:	4b1a      	ldr	r3, [pc, #104]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae0a:	2204      	movs	r2, #4
 800ae0c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ae0e:	4b19      	ldr	r3, [pc, #100]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae10:	2202      	movs	r2, #2
 800ae12:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ae14:	4b17      	ldr	r3, [pc, #92]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae16:	2200      	movs	r2, #0
 800ae18:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ae1a:	4b16      	ldr	r3, [pc, #88]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae1c:	2202      	movs	r2, #2
 800ae1e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ae20:	4b14      	ldr	r3, [pc, #80]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae22:	2200      	movs	r2, #0
 800ae24:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ae26:	4b13      	ldr	r3, [pc, #76]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae28:	2200      	movs	r2, #0
 800ae2a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ae2c:	4b11      	ldr	r3, [pc, #68]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae2e:	2200      	movs	r2, #0
 800ae30:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ae32:	4b10      	ldr	r3, [pc, #64]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae34:	2200      	movs	r2, #0
 800ae36:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ae38:	4b0e      	ldr	r3, [pc, #56]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ae3e:	480d      	ldr	r0, [pc, #52]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae40:	f7f9 fa97 	bl	8004372 <HAL_PCD_Init>
 800ae44:	4603      	mov	r3, r0
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d001      	beq.n	800ae4e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ae4a:	f7f6 f9e1 	bl	8001210 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ae4e:	2180      	movs	r1, #128	@ 0x80
 800ae50:	4808      	ldr	r0, [pc, #32]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae52:	f7fa fcc4 	bl	80057de <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ae56:	2240      	movs	r2, #64	@ 0x40
 800ae58:	2100      	movs	r1, #0
 800ae5a:	4806      	ldr	r0, [pc, #24]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae5c:	f7fa fc78 	bl	8005750 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ae60:	2280      	movs	r2, #128	@ 0x80
 800ae62:	2101      	movs	r1, #1
 800ae64:	4803      	ldr	r0, [pc, #12]	@ (800ae74 <USBD_LL_Init+0x94>)
 800ae66:	f7fa fc73 	bl	8005750 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ae6a:	2300      	movs	r3, #0
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3708      	adds	r7, #8
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}
 800ae74:	2000104c 	.word	0x2000104c

0800ae78 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b084      	sub	sp, #16
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae80:	2300      	movs	r3, #0
 800ae82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae84:	2300      	movs	r3, #0
 800ae86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f7f9 fb7e 	bl	8004590 <HAL_PCD_Start>
 800ae94:	4603      	mov	r3, r0
 800ae96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae98:	7bfb      	ldrb	r3, [r7, #15]
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	f000 f942 	bl	800b124 <USBD_Get_USB_Status>
 800aea0:	4603      	mov	r3, r0
 800aea2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aea4:	7bbb      	ldrb	r3, [r7, #14]
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3710      	adds	r7, #16
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}

0800aeae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aeae:	b580      	push	{r7, lr}
 800aeb0:	b084      	sub	sp, #16
 800aeb2:	af00      	add	r7, sp, #0
 800aeb4:	6078      	str	r0, [r7, #4]
 800aeb6:	4608      	mov	r0, r1
 800aeb8:	4611      	mov	r1, r2
 800aeba:	461a      	mov	r2, r3
 800aebc:	4603      	mov	r3, r0
 800aebe:	70fb      	strb	r3, [r7, #3]
 800aec0:	460b      	mov	r3, r1
 800aec2:	70bb      	strb	r3, [r7, #2]
 800aec4:	4613      	mov	r3, r2
 800aec6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aec8:	2300      	movs	r3, #0
 800aeca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aecc:	2300      	movs	r3, #0
 800aece:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aed6:	78bb      	ldrb	r3, [r7, #2]
 800aed8:	883a      	ldrh	r2, [r7, #0]
 800aeda:	78f9      	ldrb	r1, [r7, #3]
 800aedc:	f7fa f852 	bl	8004f84 <HAL_PCD_EP_Open>
 800aee0:	4603      	mov	r3, r0
 800aee2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aee4:	7bfb      	ldrb	r3, [r7, #15]
 800aee6:	4618      	mov	r0, r3
 800aee8:	f000 f91c 	bl	800b124 <USBD_Get_USB_Status>
 800aeec:	4603      	mov	r3, r0
 800aeee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aef0:	7bbb      	ldrb	r3, [r7, #14]
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3710      	adds	r7, #16
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}

0800aefa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aefa:	b580      	push	{r7, lr}
 800aefc:	b084      	sub	sp, #16
 800aefe:	af00      	add	r7, sp, #0
 800af00:	6078      	str	r0, [r7, #4]
 800af02:	460b      	mov	r3, r1
 800af04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af06:	2300      	movs	r3, #0
 800af08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af0a:	2300      	movs	r3, #0
 800af0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800af14:	78fa      	ldrb	r2, [r7, #3]
 800af16:	4611      	mov	r1, r2
 800af18:	4618      	mov	r0, r3
 800af1a:	f7fa f89d 	bl	8005058 <HAL_PCD_EP_Close>
 800af1e:	4603      	mov	r3, r0
 800af20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af22:	7bfb      	ldrb	r3, [r7, #15]
 800af24:	4618      	mov	r0, r3
 800af26:	f000 f8fd 	bl	800b124 <USBD_Get_USB_Status>
 800af2a:	4603      	mov	r3, r0
 800af2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af2e:	7bbb      	ldrb	r3, [r7, #14]
}
 800af30:	4618      	mov	r0, r3
 800af32:	3710      	adds	r7, #16
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b084      	sub	sp, #16
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	460b      	mov	r3, r1
 800af42:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af44:	2300      	movs	r3, #0
 800af46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af48:	2300      	movs	r3, #0
 800af4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800af52:	78fa      	ldrb	r2, [r7, #3]
 800af54:	4611      	mov	r1, r2
 800af56:	4618      	mov	r0, r3
 800af58:	f7fa f955 	bl	8005206 <HAL_PCD_EP_SetStall>
 800af5c:	4603      	mov	r3, r0
 800af5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af60:	7bfb      	ldrb	r3, [r7, #15]
 800af62:	4618      	mov	r0, r3
 800af64:	f000 f8de 	bl	800b124 <USBD_Get_USB_Status>
 800af68:	4603      	mov	r3, r0
 800af6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af6c:	7bbb      	ldrb	r3, [r7, #14]
}
 800af6e:	4618      	mov	r0, r3
 800af70:	3710      	adds	r7, #16
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}

0800af76 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af76:	b580      	push	{r7, lr}
 800af78:	b084      	sub	sp, #16
 800af7a:	af00      	add	r7, sp, #0
 800af7c:	6078      	str	r0, [r7, #4]
 800af7e:	460b      	mov	r3, r1
 800af80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af82:	2300      	movs	r3, #0
 800af84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af86:	2300      	movs	r3, #0
 800af88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800af90:	78fa      	ldrb	r2, [r7, #3]
 800af92:	4611      	mov	r1, r2
 800af94:	4618      	mov	r0, r3
 800af96:	f7fa f999 	bl	80052cc <HAL_PCD_EP_ClrStall>
 800af9a:	4603      	mov	r3, r0
 800af9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af9e:	7bfb      	ldrb	r3, [r7, #15]
 800afa0:	4618      	mov	r0, r3
 800afa2:	f000 f8bf 	bl	800b124 <USBD_Get_USB_Status>
 800afa6:	4603      	mov	r3, r0
 800afa8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afaa:	7bbb      	ldrb	r3, [r7, #14]
}
 800afac:	4618      	mov	r0, r3
 800afae:	3710      	adds	r7, #16
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	460b      	mov	r3, r1
 800afbe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800afc6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800afc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	da0b      	bge.n	800afe8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800afd0:	78fb      	ldrb	r3, [r7, #3]
 800afd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800afd6:	68f9      	ldr	r1, [r7, #12]
 800afd8:	4613      	mov	r3, r2
 800afda:	00db      	lsls	r3, r3, #3
 800afdc:	4413      	add	r3, r2
 800afde:	009b      	lsls	r3, r3, #2
 800afe0:	440b      	add	r3, r1
 800afe2:	3316      	adds	r3, #22
 800afe4:	781b      	ldrb	r3, [r3, #0]
 800afe6:	e00b      	b.n	800b000 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800afe8:	78fb      	ldrb	r3, [r7, #3]
 800afea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800afee:	68f9      	ldr	r1, [r7, #12]
 800aff0:	4613      	mov	r3, r2
 800aff2:	00db      	lsls	r3, r3, #3
 800aff4:	4413      	add	r3, r2
 800aff6:	009b      	lsls	r3, r3, #2
 800aff8:	440b      	add	r3, r1
 800affa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800affe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b000:	4618      	mov	r0, r3
 800b002:	3714      	adds	r7, #20
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr

0800b00c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b084      	sub	sp, #16
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
 800b014:	460b      	mov	r3, r1
 800b016:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b018:	2300      	movs	r3, #0
 800b01a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b01c:	2300      	movs	r3, #0
 800b01e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b026:	78fa      	ldrb	r2, [r7, #3]
 800b028:	4611      	mov	r1, r2
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7f9 ff86 	bl	8004f3c <HAL_PCD_SetAddress>
 800b030:	4603      	mov	r3, r0
 800b032:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b034:	7bfb      	ldrb	r3, [r7, #15]
 800b036:	4618      	mov	r0, r3
 800b038:	f000 f874 	bl	800b124 <USBD_Get_USB_Status>
 800b03c:	4603      	mov	r3, r0
 800b03e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b040:	7bbb      	ldrb	r3, [r7, #14]
}
 800b042:	4618      	mov	r0, r3
 800b044:	3710      	adds	r7, #16
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}

0800b04a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b04a:	b580      	push	{r7, lr}
 800b04c:	b086      	sub	sp, #24
 800b04e:	af00      	add	r7, sp, #0
 800b050:	60f8      	str	r0, [r7, #12]
 800b052:	607a      	str	r2, [r7, #4]
 800b054:	603b      	str	r3, [r7, #0]
 800b056:	460b      	mov	r3, r1
 800b058:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b05a:	2300      	movs	r3, #0
 800b05c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b05e:	2300      	movs	r3, #0
 800b060:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b068:	7af9      	ldrb	r1, [r7, #11]
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	687a      	ldr	r2, [r7, #4]
 800b06e:	f7fa f890 	bl	8005192 <HAL_PCD_EP_Transmit>
 800b072:	4603      	mov	r3, r0
 800b074:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b076:	7dfb      	ldrb	r3, [r7, #23]
 800b078:	4618      	mov	r0, r3
 800b07a:	f000 f853 	bl	800b124 <USBD_Get_USB_Status>
 800b07e:	4603      	mov	r3, r0
 800b080:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b082:	7dbb      	ldrb	r3, [r7, #22]
}
 800b084:	4618      	mov	r0, r3
 800b086:	3718      	adds	r7, #24
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b086      	sub	sp, #24
 800b090:	af00      	add	r7, sp, #0
 800b092:	60f8      	str	r0, [r7, #12]
 800b094:	607a      	str	r2, [r7, #4]
 800b096:	603b      	str	r3, [r7, #0]
 800b098:	460b      	mov	r3, r1
 800b09a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b09c:	2300      	movs	r3, #0
 800b09e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b0aa:	7af9      	ldrb	r1, [r7, #11]
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	f7fa f81c 	bl	80050ec <HAL_PCD_EP_Receive>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0b8:	7dfb      	ldrb	r3, [r7, #23]
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f000 f832 	bl	800b124 <USBD_Get_USB_Status>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b0c4:	7dbb      	ldrb	r3, [r7, #22]
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	3718      	adds	r7, #24
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}

0800b0ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0ce:	b580      	push	{r7, lr}
 800b0d0:	b082      	sub	sp, #8
 800b0d2:	af00      	add	r7, sp, #0
 800b0d4:	6078      	str	r0, [r7, #4]
 800b0d6:	460b      	mov	r3, r1
 800b0d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b0e0:	78fa      	ldrb	r2, [r7, #3]
 800b0e2:	4611      	mov	r1, r2
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7fa f83c 	bl	8005162 <HAL_PCD_EP_GetRxCount>
 800b0ea:	4603      	mov	r3, r0
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3708      	adds	r7, #8
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bd80      	pop	{r7, pc}

0800b0f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b083      	sub	sp, #12
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b0fc:	4b03      	ldr	r3, [pc, #12]	@ (800b10c <USBD_static_malloc+0x18>)
}
 800b0fe:	4618      	mov	r0, r3
 800b100:	370c      	adds	r7, #12
 800b102:	46bd      	mov	sp, r7
 800b104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b108:	4770      	bx	lr
 800b10a:	bf00      	nop
 800b10c:	20001530 	.word	0x20001530

0800b110 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b110:	b480      	push	{r7}
 800b112:	b083      	sub	sp, #12
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]

}
 800b118:	bf00      	nop
 800b11a:	370c      	adds	r7, #12
 800b11c:	46bd      	mov	sp, r7
 800b11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b122:	4770      	bx	lr

0800b124 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b124:	b480      	push	{r7}
 800b126:	b085      	sub	sp, #20
 800b128:	af00      	add	r7, sp, #0
 800b12a:	4603      	mov	r3, r0
 800b12c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b12e:	2300      	movs	r3, #0
 800b130:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b132:	79fb      	ldrb	r3, [r7, #7]
 800b134:	2b03      	cmp	r3, #3
 800b136:	d817      	bhi.n	800b168 <USBD_Get_USB_Status+0x44>
 800b138:	a201      	add	r2, pc, #4	@ (adr r2, 800b140 <USBD_Get_USB_Status+0x1c>)
 800b13a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b13e:	bf00      	nop
 800b140:	0800b151 	.word	0x0800b151
 800b144:	0800b157 	.word	0x0800b157
 800b148:	0800b15d 	.word	0x0800b15d
 800b14c:	0800b163 	.word	0x0800b163
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b150:	2300      	movs	r3, #0
 800b152:	73fb      	strb	r3, [r7, #15]
    break;
 800b154:	e00b      	b.n	800b16e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b156:	2303      	movs	r3, #3
 800b158:	73fb      	strb	r3, [r7, #15]
    break;
 800b15a:	e008      	b.n	800b16e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b15c:	2301      	movs	r3, #1
 800b15e:	73fb      	strb	r3, [r7, #15]
    break;
 800b160:	e005      	b.n	800b16e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b162:	2303      	movs	r3, #3
 800b164:	73fb      	strb	r3, [r7, #15]
    break;
 800b166:	e002      	b.n	800b16e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b168:	2303      	movs	r3, #3
 800b16a:	73fb      	strb	r3, [r7, #15]
    break;
 800b16c:	bf00      	nop
  }
  return usb_status;
 800b16e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b170:	4618      	mov	r0, r3
 800b172:	3714      	adds	r7, #20
 800b174:	46bd      	mov	sp, r7
 800b176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17a:	4770      	bx	lr

0800b17c <malloc>:
 800b17c:	4b02      	ldr	r3, [pc, #8]	@ (800b188 <malloc+0xc>)
 800b17e:	4601      	mov	r1, r0
 800b180:	6818      	ldr	r0, [r3, #0]
 800b182:	f000 b825 	b.w	800b1d0 <_malloc_r>
 800b186:	bf00      	nop
 800b188:	20000110 	.word	0x20000110

0800b18c <sbrk_aligned>:
 800b18c:	b570      	push	{r4, r5, r6, lr}
 800b18e:	4e0f      	ldr	r6, [pc, #60]	@ (800b1cc <sbrk_aligned+0x40>)
 800b190:	460c      	mov	r4, r1
 800b192:	6831      	ldr	r1, [r6, #0]
 800b194:	4605      	mov	r5, r0
 800b196:	b911      	cbnz	r1, 800b19e <sbrk_aligned+0x12>
 800b198:	f000 f8d0 	bl	800b33c <_sbrk_r>
 800b19c:	6030      	str	r0, [r6, #0]
 800b19e:	4621      	mov	r1, r4
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	f000 f8cb 	bl	800b33c <_sbrk_r>
 800b1a6:	1c43      	adds	r3, r0, #1
 800b1a8:	d103      	bne.n	800b1b2 <sbrk_aligned+0x26>
 800b1aa:	f04f 34ff 	mov.w	r4, #4294967295
 800b1ae:	4620      	mov	r0, r4
 800b1b0:	bd70      	pop	{r4, r5, r6, pc}
 800b1b2:	1cc4      	adds	r4, r0, #3
 800b1b4:	f024 0403 	bic.w	r4, r4, #3
 800b1b8:	42a0      	cmp	r0, r4
 800b1ba:	d0f8      	beq.n	800b1ae <sbrk_aligned+0x22>
 800b1bc:	1a21      	subs	r1, r4, r0
 800b1be:	4628      	mov	r0, r5
 800b1c0:	f000 f8bc 	bl	800b33c <_sbrk_r>
 800b1c4:	3001      	adds	r0, #1
 800b1c6:	d1f2      	bne.n	800b1ae <sbrk_aligned+0x22>
 800b1c8:	e7ef      	b.n	800b1aa <sbrk_aligned+0x1e>
 800b1ca:	bf00      	nop
 800b1cc:	20001750 	.word	0x20001750

0800b1d0 <_malloc_r>:
 800b1d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1d4:	1ccd      	adds	r5, r1, #3
 800b1d6:	f025 0503 	bic.w	r5, r5, #3
 800b1da:	3508      	adds	r5, #8
 800b1dc:	2d0c      	cmp	r5, #12
 800b1de:	bf38      	it	cc
 800b1e0:	250c      	movcc	r5, #12
 800b1e2:	2d00      	cmp	r5, #0
 800b1e4:	4606      	mov	r6, r0
 800b1e6:	db01      	blt.n	800b1ec <_malloc_r+0x1c>
 800b1e8:	42a9      	cmp	r1, r5
 800b1ea:	d904      	bls.n	800b1f6 <_malloc_r+0x26>
 800b1ec:	230c      	movs	r3, #12
 800b1ee:	6033      	str	r3, [r6, #0]
 800b1f0:	2000      	movs	r0, #0
 800b1f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b2cc <_malloc_r+0xfc>
 800b1fa:	f000 f869 	bl	800b2d0 <__malloc_lock>
 800b1fe:	f8d8 3000 	ldr.w	r3, [r8]
 800b202:	461c      	mov	r4, r3
 800b204:	bb44      	cbnz	r4, 800b258 <_malloc_r+0x88>
 800b206:	4629      	mov	r1, r5
 800b208:	4630      	mov	r0, r6
 800b20a:	f7ff ffbf 	bl	800b18c <sbrk_aligned>
 800b20e:	1c43      	adds	r3, r0, #1
 800b210:	4604      	mov	r4, r0
 800b212:	d158      	bne.n	800b2c6 <_malloc_r+0xf6>
 800b214:	f8d8 4000 	ldr.w	r4, [r8]
 800b218:	4627      	mov	r7, r4
 800b21a:	2f00      	cmp	r7, #0
 800b21c:	d143      	bne.n	800b2a6 <_malloc_r+0xd6>
 800b21e:	2c00      	cmp	r4, #0
 800b220:	d04b      	beq.n	800b2ba <_malloc_r+0xea>
 800b222:	6823      	ldr	r3, [r4, #0]
 800b224:	4639      	mov	r1, r7
 800b226:	4630      	mov	r0, r6
 800b228:	eb04 0903 	add.w	r9, r4, r3
 800b22c:	f000 f886 	bl	800b33c <_sbrk_r>
 800b230:	4581      	cmp	r9, r0
 800b232:	d142      	bne.n	800b2ba <_malloc_r+0xea>
 800b234:	6821      	ldr	r1, [r4, #0]
 800b236:	1a6d      	subs	r5, r5, r1
 800b238:	4629      	mov	r1, r5
 800b23a:	4630      	mov	r0, r6
 800b23c:	f7ff ffa6 	bl	800b18c <sbrk_aligned>
 800b240:	3001      	adds	r0, #1
 800b242:	d03a      	beq.n	800b2ba <_malloc_r+0xea>
 800b244:	6823      	ldr	r3, [r4, #0]
 800b246:	442b      	add	r3, r5
 800b248:	6023      	str	r3, [r4, #0]
 800b24a:	f8d8 3000 	ldr.w	r3, [r8]
 800b24e:	685a      	ldr	r2, [r3, #4]
 800b250:	bb62      	cbnz	r2, 800b2ac <_malloc_r+0xdc>
 800b252:	f8c8 7000 	str.w	r7, [r8]
 800b256:	e00f      	b.n	800b278 <_malloc_r+0xa8>
 800b258:	6822      	ldr	r2, [r4, #0]
 800b25a:	1b52      	subs	r2, r2, r5
 800b25c:	d420      	bmi.n	800b2a0 <_malloc_r+0xd0>
 800b25e:	2a0b      	cmp	r2, #11
 800b260:	d917      	bls.n	800b292 <_malloc_r+0xc2>
 800b262:	1961      	adds	r1, r4, r5
 800b264:	42a3      	cmp	r3, r4
 800b266:	6025      	str	r5, [r4, #0]
 800b268:	bf18      	it	ne
 800b26a:	6059      	strne	r1, [r3, #4]
 800b26c:	6863      	ldr	r3, [r4, #4]
 800b26e:	bf08      	it	eq
 800b270:	f8c8 1000 	streq.w	r1, [r8]
 800b274:	5162      	str	r2, [r4, r5]
 800b276:	604b      	str	r3, [r1, #4]
 800b278:	4630      	mov	r0, r6
 800b27a:	f000 f82f 	bl	800b2dc <__malloc_unlock>
 800b27e:	f104 000b 	add.w	r0, r4, #11
 800b282:	1d23      	adds	r3, r4, #4
 800b284:	f020 0007 	bic.w	r0, r0, #7
 800b288:	1ac2      	subs	r2, r0, r3
 800b28a:	bf1c      	itt	ne
 800b28c:	1a1b      	subne	r3, r3, r0
 800b28e:	50a3      	strne	r3, [r4, r2]
 800b290:	e7af      	b.n	800b1f2 <_malloc_r+0x22>
 800b292:	6862      	ldr	r2, [r4, #4]
 800b294:	42a3      	cmp	r3, r4
 800b296:	bf0c      	ite	eq
 800b298:	f8c8 2000 	streq.w	r2, [r8]
 800b29c:	605a      	strne	r2, [r3, #4]
 800b29e:	e7eb      	b.n	800b278 <_malloc_r+0xa8>
 800b2a0:	4623      	mov	r3, r4
 800b2a2:	6864      	ldr	r4, [r4, #4]
 800b2a4:	e7ae      	b.n	800b204 <_malloc_r+0x34>
 800b2a6:	463c      	mov	r4, r7
 800b2a8:	687f      	ldr	r7, [r7, #4]
 800b2aa:	e7b6      	b.n	800b21a <_malloc_r+0x4a>
 800b2ac:	461a      	mov	r2, r3
 800b2ae:	685b      	ldr	r3, [r3, #4]
 800b2b0:	42a3      	cmp	r3, r4
 800b2b2:	d1fb      	bne.n	800b2ac <_malloc_r+0xdc>
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	6053      	str	r3, [r2, #4]
 800b2b8:	e7de      	b.n	800b278 <_malloc_r+0xa8>
 800b2ba:	230c      	movs	r3, #12
 800b2bc:	6033      	str	r3, [r6, #0]
 800b2be:	4630      	mov	r0, r6
 800b2c0:	f000 f80c 	bl	800b2dc <__malloc_unlock>
 800b2c4:	e794      	b.n	800b1f0 <_malloc_r+0x20>
 800b2c6:	6005      	str	r5, [r0, #0]
 800b2c8:	e7d6      	b.n	800b278 <_malloc_r+0xa8>
 800b2ca:	bf00      	nop
 800b2cc:	20001754 	.word	0x20001754

0800b2d0 <__malloc_lock>:
 800b2d0:	4801      	ldr	r0, [pc, #4]	@ (800b2d8 <__malloc_lock+0x8>)
 800b2d2:	f000 b86d 	b.w	800b3b0 <__retarget_lock_acquire_recursive>
 800b2d6:	bf00      	nop
 800b2d8:	20001894 	.word	0x20001894

0800b2dc <__malloc_unlock>:
 800b2dc:	4801      	ldr	r0, [pc, #4]	@ (800b2e4 <__malloc_unlock+0x8>)
 800b2de:	f000 b868 	b.w	800b3b2 <__retarget_lock_release_recursive>
 800b2e2:	bf00      	nop
 800b2e4:	20001894 	.word	0x20001894

0800b2e8 <siprintf>:
 800b2e8:	b40e      	push	{r1, r2, r3}
 800b2ea:	b510      	push	{r4, lr}
 800b2ec:	b09d      	sub	sp, #116	@ 0x74
 800b2ee:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b2f0:	9002      	str	r0, [sp, #8]
 800b2f2:	9006      	str	r0, [sp, #24]
 800b2f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b2f8:	480a      	ldr	r0, [pc, #40]	@ (800b324 <siprintf+0x3c>)
 800b2fa:	9107      	str	r1, [sp, #28]
 800b2fc:	9104      	str	r1, [sp, #16]
 800b2fe:	490a      	ldr	r1, [pc, #40]	@ (800b328 <siprintf+0x40>)
 800b300:	f853 2b04 	ldr.w	r2, [r3], #4
 800b304:	9105      	str	r1, [sp, #20]
 800b306:	2400      	movs	r4, #0
 800b308:	a902      	add	r1, sp, #8
 800b30a:	6800      	ldr	r0, [r0, #0]
 800b30c:	9301      	str	r3, [sp, #4]
 800b30e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b310:	f000 f8f6 	bl	800b500 <_svfiprintf_r>
 800b314:	9b02      	ldr	r3, [sp, #8]
 800b316:	701c      	strb	r4, [r3, #0]
 800b318:	b01d      	add	sp, #116	@ 0x74
 800b31a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b31e:	b003      	add	sp, #12
 800b320:	4770      	bx	lr
 800b322:	bf00      	nop
 800b324:	20000110 	.word	0x20000110
 800b328:	ffff0208 	.word	0xffff0208

0800b32c <memset>:
 800b32c:	4402      	add	r2, r0
 800b32e:	4603      	mov	r3, r0
 800b330:	4293      	cmp	r3, r2
 800b332:	d100      	bne.n	800b336 <memset+0xa>
 800b334:	4770      	bx	lr
 800b336:	f803 1b01 	strb.w	r1, [r3], #1
 800b33a:	e7f9      	b.n	800b330 <memset+0x4>

0800b33c <_sbrk_r>:
 800b33c:	b538      	push	{r3, r4, r5, lr}
 800b33e:	4d06      	ldr	r5, [pc, #24]	@ (800b358 <_sbrk_r+0x1c>)
 800b340:	2300      	movs	r3, #0
 800b342:	4604      	mov	r4, r0
 800b344:	4608      	mov	r0, r1
 800b346:	602b      	str	r3, [r5, #0]
 800b348:	f7f6 fbf6 	bl	8001b38 <_sbrk>
 800b34c:	1c43      	adds	r3, r0, #1
 800b34e:	d102      	bne.n	800b356 <_sbrk_r+0x1a>
 800b350:	682b      	ldr	r3, [r5, #0]
 800b352:	b103      	cbz	r3, 800b356 <_sbrk_r+0x1a>
 800b354:	6023      	str	r3, [r4, #0]
 800b356:	bd38      	pop	{r3, r4, r5, pc}
 800b358:	20001890 	.word	0x20001890

0800b35c <__errno>:
 800b35c:	4b01      	ldr	r3, [pc, #4]	@ (800b364 <__errno+0x8>)
 800b35e:	6818      	ldr	r0, [r3, #0]
 800b360:	4770      	bx	lr
 800b362:	bf00      	nop
 800b364:	20000110 	.word	0x20000110

0800b368 <__libc_init_array>:
 800b368:	b570      	push	{r4, r5, r6, lr}
 800b36a:	4d0d      	ldr	r5, [pc, #52]	@ (800b3a0 <__libc_init_array+0x38>)
 800b36c:	4c0d      	ldr	r4, [pc, #52]	@ (800b3a4 <__libc_init_array+0x3c>)
 800b36e:	1b64      	subs	r4, r4, r5
 800b370:	10a4      	asrs	r4, r4, #2
 800b372:	2600      	movs	r6, #0
 800b374:	42a6      	cmp	r6, r4
 800b376:	d109      	bne.n	800b38c <__libc_init_array+0x24>
 800b378:	4d0b      	ldr	r5, [pc, #44]	@ (800b3a8 <__libc_init_array+0x40>)
 800b37a:	4c0c      	ldr	r4, [pc, #48]	@ (800b3ac <__libc_init_array+0x44>)
 800b37c:	f000 fba6 	bl	800bacc <_init>
 800b380:	1b64      	subs	r4, r4, r5
 800b382:	10a4      	asrs	r4, r4, #2
 800b384:	2600      	movs	r6, #0
 800b386:	42a6      	cmp	r6, r4
 800b388:	d105      	bne.n	800b396 <__libc_init_array+0x2e>
 800b38a:	bd70      	pop	{r4, r5, r6, pc}
 800b38c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b390:	4798      	blx	r3
 800b392:	3601      	adds	r6, #1
 800b394:	e7ee      	b.n	800b374 <__libc_init_array+0xc>
 800b396:	f855 3b04 	ldr.w	r3, [r5], #4
 800b39a:	4798      	blx	r3
 800b39c:	3601      	adds	r6, #1
 800b39e:	e7f2      	b.n	800b386 <__libc_init_array+0x1e>
 800b3a0:	0800c900 	.word	0x0800c900
 800b3a4:	0800c900 	.word	0x0800c900
 800b3a8:	0800c900 	.word	0x0800c900
 800b3ac:	0800c904 	.word	0x0800c904

0800b3b0 <__retarget_lock_acquire_recursive>:
 800b3b0:	4770      	bx	lr

0800b3b2 <__retarget_lock_release_recursive>:
 800b3b2:	4770      	bx	lr

0800b3b4 <_free_r>:
 800b3b4:	b538      	push	{r3, r4, r5, lr}
 800b3b6:	4605      	mov	r5, r0
 800b3b8:	2900      	cmp	r1, #0
 800b3ba:	d041      	beq.n	800b440 <_free_r+0x8c>
 800b3bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3c0:	1f0c      	subs	r4, r1, #4
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	bfb8      	it	lt
 800b3c6:	18e4      	addlt	r4, r4, r3
 800b3c8:	f7ff ff82 	bl	800b2d0 <__malloc_lock>
 800b3cc:	4a1d      	ldr	r2, [pc, #116]	@ (800b444 <_free_r+0x90>)
 800b3ce:	6813      	ldr	r3, [r2, #0]
 800b3d0:	b933      	cbnz	r3, 800b3e0 <_free_r+0x2c>
 800b3d2:	6063      	str	r3, [r4, #4]
 800b3d4:	6014      	str	r4, [r2, #0]
 800b3d6:	4628      	mov	r0, r5
 800b3d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3dc:	f7ff bf7e 	b.w	800b2dc <__malloc_unlock>
 800b3e0:	42a3      	cmp	r3, r4
 800b3e2:	d908      	bls.n	800b3f6 <_free_r+0x42>
 800b3e4:	6820      	ldr	r0, [r4, #0]
 800b3e6:	1821      	adds	r1, r4, r0
 800b3e8:	428b      	cmp	r3, r1
 800b3ea:	bf01      	itttt	eq
 800b3ec:	6819      	ldreq	r1, [r3, #0]
 800b3ee:	685b      	ldreq	r3, [r3, #4]
 800b3f0:	1809      	addeq	r1, r1, r0
 800b3f2:	6021      	streq	r1, [r4, #0]
 800b3f4:	e7ed      	b.n	800b3d2 <_free_r+0x1e>
 800b3f6:	461a      	mov	r2, r3
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	b10b      	cbz	r3, 800b400 <_free_r+0x4c>
 800b3fc:	42a3      	cmp	r3, r4
 800b3fe:	d9fa      	bls.n	800b3f6 <_free_r+0x42>
 800b400:	6811      	ldr	r1, [r2, #0]
 800b402:	1850      	adds	r0, r2, r1
 800b404:	42a0      	cmp	r0, r4
 800b406:	d10b      	bne.n	800b420 <_free_r+0x6c>
 800b408:	6820      	ldr	r0, [r4, #0]
 800b40a:	4401      	add	r1, r0
 800b40c:	1850      	adds	r0, r2, r1
 800b40e:	4283      	cmp	r3, r0
 800b410:	6011      	str	r1, [r2, #0]
 800b412:	d1e0      	bne.n	800b3d6 <_free_r+0x22>
 800b414:	6818      	ldr	r0, [r3, #0]
 800b416:	685b      	ldr	r3, [r3, #4]
 800b418:	6053      	str	r3, [r2, #4]
 800b41a:	4408      	add	r0, r1
 800b41c:	6010      	str	r0, [r2, #0]
 800b41e:	e7da      	b.n	800b3d6 <_free_r+0x22>
 800b420:	d902      	bls.n	800b428 <_free_r+0x74>
 800b422:	230c      	movs	r3, #12
 800b424:	602b      	str	r3, [r5, #0]
 800b426:	e7d6      	b.n	800b3d6 <_free_r+0x22>
 800b428:	6820      	ldr	r0, [r4, #0]
 800b42a:	1821      	adds	r1, r4, r0
 800b42c:	428b      	cmp	r3, r1
 800b42e:	bf04      	itt	eq
 800b430:	6819      	ldreq	r1, [r3, #0]
 800b432:	685b      	ldreq	r3, [r3, #4]
 800b434:	6063      	str	r3, [r4, #4]
 800b436:	bf04      	itt	eq
 800b438:	1809      	addeq	r1, r1, r0
 800b43a:	6021      	streq	r1, [r4, #0]
 800b43c:	6054      	str	r4, [r2, #4]
 800b43e:	e7ca      	b.n	800b3d6 <_free_r+0x22>
 800b440:	bd38      	pop	{r3, r4, r5, pc}
 800b442:	bf00      	nop
 800b444:	20001754 	.word	0x20001754

0800b448 <__ssputs_r>:
 800b448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b44c:	688e      	ldr	r6, [r1, #8]
 800b44e:	461f      	mov	r7, r3
 800b450:	42be      	cmp	r6, r7
 800b452:	680b      	ldr	r3, [r1, #0]
 800b454:	4682      	mov	sl, r0
 800b456:	460c      	mov	r4, r1
 800b458:	4690      	mov	r8, r2
 800b45a:	d82d      	bhi.n	800b4b8 <__ssputs_r+0x70>
 800b45c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b460:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b464:	d026      	beq.n	800b4b4 <__ssputs_r+0x6c>
 800b466:	6965      	ldr	r5, [r4, #20]
 800b468:	6909      	ldr	r1, [r1, #16]
 800b46a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b46e:	eba3 0901 	sub.w	r9, r3, r1
 800b472:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b476:	1c7b      	adds	r3, r7, #1
 800b478:	444b      	add	r3, r9
 800b47a:	106d      	asrs	r5, r5, #1
 800b47c:	429d      	cmp	r5, r3
 800b47e:	bf38      	it	cc
 800b480:	461d      	movcc	r5, r3
 800b482:	0553      	lsls	r3, r2, #21
 800b484:	d527      	bpl.n	800b4d6 <__ssputs_r+0x8e>
 800b486:	4629      	mov	r1, r5
 800b488:	f7ff fea2 	bl	800b1d0 <_malloc_r>
 800b48c:	4606      	mov	r6, r0
 800b48e:	b360      	cbz	r0, 800b4ea <__ssputs_r+0xa2>
 800b490:	6921      	ldr	r1, [r4, #16]
 800b492:	464a      	mov	r2, r9
 800b494:	f000 fad6 	bl	800ba44 <memcpy>
 800b498:	89a3      	ldrh	r3, [r4, #12]
 800b49a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b49e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4a2:	81a3      	strh	r3, [r4, #12]
 800b4a4:	6126      	str	r6, [r4, #16]
 800b4a6:	6165      	str	r5, [r4, #20]
 800b4a8:	444e      	add	r6, r9
 800b4aa:	eba5 0509 	sub.w	r5, r5, r9
 800b4ae:	6026      	str	r6, [r4, #0]
 800b4b0:	60a5      	str	r5, [r4, #8]
 800b4b2:	463e      	mov	r6, r7
 800b4b4:	42be      	cmp	r6, r7
 800b4b6:	d900      	bls.n	800b4ba <__ssputs_r+0x72>
 800b4b8:	463e      	mov	r6, r7
 800b4ba:	6820      	ldr	r0, [r4, #0]
 800b4bc:	4632      	mov	r2, r6
 800b4be:	4641      	mov	r1, r8
 800b4c0:	f000 faa6 	bl	800ba10 <memmove>
 800b4c4:	68a3      	ldr	r3, [r4, #8]
 800b4c6:	1b9b      	subs	r3, r3, r6
 800b4c8:	60a3      	str	r3, [r4, #8]
 800b4ca:	6823      	ldr	r3, [r4, #0]
 800b4cc:	4433      	add	r3, r6
 800b4ce:	6023      	str	r3, [r4, #0]
 800b4d0:	2000      	movs	r0, #0
 800b4d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4d6:	462a      	mov	r2, r5
 800b4d8:	f000 fac2 	bl	800ba60 <_realloc_r>
 800b4dc:	4606      	mov	r6, r0
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	d1e0      	bne.n	800b4a4 <__ssputs_r+0x5c>
 800b4e2:	6921      	ldr	r1, [r4, #16]
 800b4e4:	4650      	mov	r0, sl
 800b4e6:	f7ff ff65 	bl	800b3b4 <_free_r>
 800b4ea:	230c      	movs	r3, #12
 800b4ec:	f8ca 3000 	str.w	r3, [sl]
 800b4f0:	89a3      	ldrh	r3, [r4, #12]
 800b4f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4f6:	81a3      	strh	r3, [r4, #12]
 800b4f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4fc:	e7e9      	b.n	800b4d2 <__ssputs_r+0x8a>
	...

0800b500 <_svfiprintf_r>:
 800b500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b504:	4698      	mov	r8, r3
 800b506:	898b      	ldrh	r3, [r1, #12]
 800b508:	061b      	lsls	r3, r3, #24
 800b50a:	b09d      	sub	sp, #116	@ 0x74
 800b50c:	4607      	mov	r7, r0
 800b50e:	460d      	mov	r5, r1
 800b510:	4614      	mov	r4, r2
 800b512:	d510      	bpl.n	800b536 <_svfiprintf_r+0x36>
 800b514:	690b      	ldr	r3, [r1, #16]
 800b516:	b973      	cbnz	r3, 800b536 <_svfiprintf_r+0x36>
 800b518:	2140      	movs	r1, #64	@ 0x40
 800b51a:	f7ff fe59 	bl	800b1d0 <_malloc_r>
 800b51e:	6028      	str	r0, [r5, #0]
 800b520:	6128      	str	r0, [r5, #16]
 800b522:	b930      	cbnz	r0, 800b532 <_svfiprintf_r+0x32>
 800b524:	230c      	movs	r3, #12
 800b526:	603b      	str	r3, [r7, #0]
 800b528:	f04f 30ff 	mov.w	r0, #4294967295
 800b52c:	b01d      	add	sp, #116	@ 0x74
 800b52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b532:	2340      	movs	r3, #64	@ 0x40
 800b534:	616b      	str	r3, [r5, #20]
 800b536:	2300      	movs	r3, #0
 800b538:	9309      	str	r3, [sp, #36]	@ 0x24
 800b53a:	2320      	movs	r3, #32
 800b53c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b540:	f8cd 800c 	str.w	r8, [sp, #12]
 800b544:	2330      	movs	r3, #48	@ 0x30
 800b546:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b6e4 <_svfiprintf_r+0x1e4>
 800b54a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b54e:	f04f 0901 	mov.w	r9, #1
 800b552:	4623      	mov	r3, r4
 800b554:	469a      	mov	sl, r3
 800b556:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b55a:	b10a      	cbz	r2, 800b560 <_svfiprintf_r+0x60>
 800b55c:	2a25      	cmp	r2, #37	@ 0x25
 800b55e:	d1f9      	bne.n	800b554 <_svfiprintf_r+0x54>
 800b560:	ebba 0b04 	subs.w	fp, sl, r4
 800b564:	d00b      	beq.n	800b57e <_svfiprintf_r+0x7e>
 800b566:	465b      	mov	r3, fp
 800b568:	4622      	mov	r2, r4
 800b56a:	4629      	mov	r1, r5
 800b56c:	4638      	mov	r0, r7
 800b56e:	f7ff ff6b 	bl	800b448 <__ssputs_r>
 800b572:	3001      	adds	r0, #1
 800b574:	f000 80a7 	beq.w	800b6c6 <_svfiprintf_r+0x1c6>
 800b578:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b57a:	445a      	add	r2, fp
 800b57c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b57e:	f89a 3000 	ldrb.w	r3, [sl]
 800b582:	2b00      	cmp	r3, #0
 800b584:	f000 809f 	beq.w	800b6c6 <_svfiprintf_r+0x1c6>
 800b588:	2300      	movs	r3, #0
 800b58a:	f04f 32ff 	mov.w	r2, #4294967295
 800b58e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b592:	f10a 0a01 	add.w	sl, sl, #1
 800b596:	9304      	str	r3, [sp, #16]
 800b598:	9307      	str	r3, [sp, #28]
 800b59a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b59e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5a0:	4654      	mov	r4, sl
 800b5a2:	2205      	movs	r2, #5
 800b5a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5a8:	484e      	ldr	r0, [pc, #312]	@ (800b6e4 <_svfiprintf_r+0x1e4>)
 800b5aa:	f7f4 fe19 	bl	80001e0 <memchr>
 800b5ae:	9a04      	ldr	r2, [sp, #16]
 800b5b0:	b9d8      	cbnz	r0, 800b5ea <_svfiprintf_r+0xea>
 800b5b2:	06d0      	lsls	r0, r2, #27
 800b5b4:	bf44      	itt	mi
 800b5b6:	2320      	movmi	r3, #32
 800b5b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5bc:	0711      	lsls	r1, r2, #28
 800b5be:	bf44      	itt	mi
 800b5c0:	232b      	movmi	r3, #43	@ 0x2b
 800b5c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5c6:	f89a 3000 	ldrb.w	r3, [sl]
 800b5ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5cc:	d015      	beq.n	800b5fa <_svfiprintf_r+0xfa>
 800b5ce:	9a07      	ldr	r2, [sp, #28]
 800b5d0:	4654      	mov	r4, sl
 800b5d2:	2000      	movs	r0, #0
 800b5d4:	f04f 0c0a 	mov.w	ip, #10
 800b5d8:	4621      	mov	r1, r4
 800b5da:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5de:	3b30      	subs	r3, #48	@ 0x30
 800b5e0:	2b09      	cmp	r3, #9
 800b5e2:	d94b      	bls.n	800b67c <_svfiprintf_r+0x17c>
 800b5e4:	b1b0      	cbz	r0, 800b614 <_svfiprintf_r+0x114>
 800b5e6:	9207      	str	r2, [sp, #28]
 800b5e8:	e014      	b.n	800b614 <_svfiprintf_r+0x114>
 800b5ea:	eba0 0308 	sub.w	r3, r0, r8
 800b5ee:	fa09 f303 	lsl.w	r3, r9, r3
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	9304      	str	r3, [sp, #16]
 800b5f6:	46a2      	mov	sl, r4
 800b5f8:	e7d2      	b.n	800b5a0 <_svfiprintf_r+0xa0>
 800b5fa:	9b03      	ldr	r3, [sp, #12]
 800b5fc:	1d19      	adds	r1, r3, #4
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	9103      	str	r1, [sp, #12]
 800b602:	2b00      	cmp	r3, #0
 800b604:	bfbb      	ittet	lt
 800b606:	425b      	neglt	r3, r3
 800b608:	f042 0202 	orrlt.w	r2, r2, #2
 800b60c:	9307      	strge	r3, [sp, #28]
 800b60e:	9307      	strlt	r3, [sp, #28]
 800b610:	bfb8      	it	lt
 800b612:	9204      	strlt	r2, [sp, #16]
 800b614:	7823      	ldrb	r3, [r4, #0]
 800b616:	2b2e      	cmp	r3, #46	@ 0x2e
 800b618:	d10a      	bne.n	800b630 <_svfiprintf_r+0x130>
 800b61a:	7863      	ldrb	r3, [r4, #1]
 800b61c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b61e:	d132      	bne.n	800b686 <_svfiprintf_r+0x186>
 800b620:	9b03      	ldr	r3, [sp, #12]
 800b622:	1d1a      	adds	r2, r3, #4
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	9203      	str	r2, [sp, #12]
 800b628:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b62c:	3402      	adds	r4, #2
 800b62e:	9305      	str	r3, [sp, #20]
 800b630:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b6f4 <_svfiprintf_r+0x1f4>
 800b634:	7821      	ldrb	r1, [r4, #0]
 800b636:	2203      	movs	r2, #3
 800b638:	4650      	mov	r0, sl
 800b63a:	f7f4 fdd1 	bl	80001e0 <memchr>
 800b63e:	b138      	cbz	r0, 800b650 <_svfiprintf_r+0x150>
 800b640:	9b04      	ldr	r3, [sp, #16]
 800b642:	eba0 000a 	sub.w	r0, r0, sl
 800b646:	2240      	movs	r2, #64	@ 0x40
 800b648:	4082      	lsls	r2, r0
 800b64a:	4313      	orrs	r3, r2
 800b64c:	3401      	adds	r4, #1
 800b64e:	9304      	str	r3, [sp, #16]
 800b650:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b654:	4824      	ldr	r0, [pc, #144]	@ (800b6e8 <_svfiprintf_r+0x1e8>)
 800b656:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b65a:	2206      	movs	r2, #6
 800b65c:	f7f4 fdc0 	bl	80001e0 <memchr>
 800b660:	2800      	cmp	r0, #0
 800b662:	d036      	beq.n	800b6d2 <_svfiprintf_r+0x1d2>
 800b664:	4b21      	ldr	r3, [pc, #132]	@ (800b6ec <_svfiprintf_r+0x1ec>)
 800b666:	bb1b      	cbnz	r3, 800b6b0 <_svfiprintf_r+0x1b0>
 800b668:	9b03      	ldr	r3, [sp, #12]
 800b66a:	3307      	adds	r3, #7
 800b66c:	f023 0307 	bic.w	r3, r3, #7
 800b670:	3308      	adds	r3, #8
 800b672:	9303      	str	r3, [sp, #12]
 800b674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b676:	4433      	add	r3, r6
 800b678:	9309      	str	r3, [sp, #36]	@ 0x24
 800b67a:	e76a      	b.n	800b552 <_svfiprintf_r+0x52>
 800b67c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b680:	460c      	mov	r4, r1
 800b682:	2001      	movs	r0, #1
 800b684:	e7a8      	b.n	800b5d8 <_svfiprintf_r+0xd8>
 800b686:	2300      	movs	r3, #0
 800b688:	3401      	adds	r4, #1
 800b68a:	9305      	str	r3, [sp, #20]
 800b68c:	4619      	mov	r1, r3
 800b68e:	f04f 0c0a 	mov.w	ip, #10
 800b692:	4620      	mov	r0, r4
 800b694:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b698:	3a30      	subs	r2, #48	@ 0x30
 800b69a:	2a09      	cmp	r2, #9
 800b69c:	d903      	bls.n	800b6a6 <_svfiprintf_r+0x1a6>
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d0c6      	beq.n	800b630 <_svfiprintf_r+0x130>
 800b6a2:	9105      	str	r1, [sp, #20]
 800b6a4:	e7c4      	b.n	800b630 <_svfiprintf_r+0x130>
 800b6a6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6aa:	4604      	mov	r4, r0
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	e7f0      	b.n	800b692 <_svfiprintf_r+0x192>
 800b6b0:	ab03      	add	r3, sp, #12
 800b6b2:	9300      	str	r3, [sp, #0]
 800b6b4:	462a      	mov	r2, r5
 800b6b6:	4b0e      	ldr	r3, [pc, #56]	@ (800b6f0 <_svfiprintf_r+0x1f0>)
 800b6b8:	a904      	add	r1, sp, #16
 800b6ba:	4638      	mov	r0, r7
 800b6bc:	f3af 8000 	nop.w
 800b6c0:	1c42      	adds	r2, r0, #1
 800b6c2:	4606      	mov	r6, r0
 800b6c4:	d1d6      	bne.n	800b674 <_svfiprintf_r+0x174>
 800b6c6:	89ab      	ldrh	r3, [r5, #12]
 800b6c8:	065b      	lsls	r3, r3, #25
 800b6ca:	f53f af2d 	bmi.w	800b528 <_svfiprintf_r+0x28>
 800b6ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b6d0:	e72c      	b.n	800b52c <_svfiprintf_r+0x2c>
 800b6d2:	ab03      	add	r3, sp, #12
 800b6d4:	9300      	str	r3, [sp, #0]
 800b6d6:	462a      	mov	r2, r5
 800b6d8:	4b05      	ldr	r3, [pc, #20]	@ (800b6f0 <_svfiprintf_r+0x1f0>)
 800b6da:	a904      	add	r1, sp, #16
 800b6dc:	4638      	mov	r0, r7
 800b6de:	f000 f879 	bl	800b7d4 <_printf_i>
 800b6e2:	e7ed      	b.n	800b6c0 <_svfiprintf_r+0x1c0>
 800b6e4:	0800c8c4 	.word	0x0800c8c4
 800b6e8:	0800c8ce 	.word	0x0800c8ce
 800b6ec:	00000000 	.word	0x00000000
 800b6f0:	0800b449 	.word	0x0800b449
 800b6f4:	0800c8ca 	.word	0x0800c8ca

0800b6f8 <_printf_common>:
 800b6f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6fc:	4616      	mov	r6, r2
 800b6fe:	4698      	mov	r8, r3
 800b700:	688a      	ldr	r2, [r1, #8]
 800b702:	690b      	ldr	r3, [r1, #16]
 800b704:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b708:	4293      	cmp	r3, r2
 800b70a:	bfb8      	it	lt
 800b70c:	4613      	movlt	r3, r2
 800b70e:	6033      	str	r3, [r6, #0]
 800b710:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b714:	4607      	mov	r7, r0
 800b716:	460c      	mov	r4, r1
 800b718:	b10a      	cbz	r2, 800b71e <_printf_common+0x26>
 800b71a:	3301      	adds	r3, #1
 800b71c:	6033      	str	r3, [r6, #0]
 800b71e:	6823      	ldr	r3, [r4, #0]
 800b720:	0699      	lsls	r1, r3, #26
 800b722:	bf42      	ittt	mi
 800b724:	6833      	ldrmi	r3, [r6, #0]
 800b726:	3302      	addmi	r3, #2
 800b728:	6033      	strmi	r3, [r6, #0]
 800b72a:	6825      	ldr	r5, [r4, #0]
 800b72c:	f015 0506 	ands.w	r5, r5, #6
 800b730:	d106      	bne.n	800b740 <_printf_common+0x48>
 800b732:	f104 0a19 	add.w	sl, r4, #25
 800b736:	68e3      	ldr	r3, [r4, #12]
 800b738:	6832      	ldr	r2, [r6, #0]
 800b73a:	1a9b      	subs	r3, r3, r2
 800b73c:	42ab      	cmp	r3, r5
 800b73e:	dc26      	bgt.n	800b78e <_printf_common+0x96>
 800b740:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b744:	6822      	ldr	r2, [r4, #0]
 800b746:	3b00      	subs	r3, #0
 800b748:	bf18      	it	ne
 800b74a:	2301      	movne	r3, #1
 800b74c:	0692      	lsls	r2, r2, #26
 800b74e:	d42b      	bmi.n	800b7a8 <_printf_common+0xb0>
 800b750:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b754:	4641      	mov	r1, r8
 800b756:	4638      	mov	r0, r7
 800b758:	47c8      	blx	r9
 800b75a:	3001      	adds	r0, #1
 800b75c:	d01e      	beq.n	800b79c <_printf_common+0xa4>
 800b75e:	6823      	ldr	r3, [r4, #0]
 800b760:	6922      	ldr	r2, [r4, #16]
 800b762:	f003 0306 	and.w	r3, r3, #6
 800b766:	2b04      	cmp	r3, #4
 800b768:	bf02      	ittt	eq
 800b76a:	68e5      	ldreq	r5, [r4, #12]
 800b76c:	6833      	ldreq	r3, [r6, #0]
 800b76e:	1aed      	subeq	r5, r5, r3
 800b770:	68a3      	ldr	r3, [r4, #8]
 800b772:	bf0c      	ite	eq
 800b774:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b778:	2500      	movne	r5, #0
 800b77a:	4293      	cmp	r3, r2
 800b77c:	bfc4      	itt	gt
 800b77e:	1a9b      	subgt	r3, r3, r2
 800b780:	18ed      	addgt	r5, r5, r3
 800b782:	2600      	movs	r6, #0
 800b784:	341a      	adds	r4, #26
 800b786:	42b5      	cmp	r5, r6
 800b788:	d11a      	bne.n	800b7c0 <_printf_common+0xc8>
 800b78a:	2000      	movs	r0, #0
 800b78c:	e008      	b.n	800b7a0 <_printf_common+0xa8>
 800b78e:	2301      	movs	r3, #1
 800b790:	4652      	mov	r2, sl
 800b792:	4641      	mov	r1, r8
 800b794:	4638      	mov	r0, r7
 800b796:	47c8      	blx	r9
 800b798:	3001      	adds	r0, #1
 800b79a:	d103      	bne.n	800b7a4 <_printf_common+0xac>
 800b79c:	f04f 30ff 	mov.w	r0, #4294967295
 800b7a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7a4:	3501      	adds	r5, #1
 800b7a6:	e7c6      	b.n	800b736 <_printf_common+0x3e>
 800b7a8:	18e1      	adds	r1, r4, r3
 800b7aa:	1c5a      	adds	r2, r3, #1
 800b7ac:	2030      	movs	r0, #48	@ 0x30
 800b7ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b7b2:	4422      	add	r2, r4
 800b7b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b7b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b7bc:	3302      	adds	r3, #2
 800b7be:	e7c7      	b.n	800b750 <_printf_common+0x58>
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	4622      	mov	r2, r4
 800b7c4:	4641      	mov	r1, r8
 800b7c6:	4638      	mov	r0, r7
 800b7c8:	47c8      	blx	r9
 800b7ca:	3001      	adds	r0, #1
 800b7cc:	d0e6      	beq.n	800b79c <_printf_common+0xa4>
 800b7ce:	3601      	adds	r6, #1
 800b7d0:	e7d9      	b.n	800b786 <_printf_common+0x8e>
	...

0800b7d4 <_printf_i>:
 800b7d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7d8:	7e0f      	ldrb	r7, [r1, #24]
 800b7da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b7dc:	2f78      	cmp	r7, #120	@ 0x78
 800b7de:	4691      	mov	r9, r2
 800b7e0:	4680      	mov	r8, r0
 800b7e2:	460c      	mov	r4, r1
 800b7e4:	469a      	mov	sl, r3
 800b7e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b7ea:	d807      	bhi.n	800b7fc <_printf_i+0x28>
 800b7ec:	2f62      	cmp	r7, #98	@ 0x62
 800b7ee:	d80a      	bhi.n	800b806 <_printf_i+0x32>
 800b7f0:	2f00      	cmp	r7, #0
 800b7f2:	f000 80d1 	beq.w	800b998 <_printf_i+0x1c4>
 800b7f6:	2f58      	cmp	r7, #88	@ 0x58
 800b7f8:	f000 80b8 	beq.w	800b96c <_printf_i+0x198>
 800b7fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b800:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b804:	e03a      	b.n	800b87c <_printf_i+0xa8>
 800b806:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b80a:	2b15      	cmp	r3, #21
 800b80c:	d8f6      	bhi.n	800b7fc <_printf_i+0x28>
 800b80e:	a101      	add	r1, pc, #4	@ (adr r1, 800b814 <_printf_i+0x40>)
 800b810:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b814:	0800b86d 	.word	0x0800b86d
 800b818:	0800b881 	.word	0x0800b881
 800b81c:	0800b7fd 	.word	0x0800b7fd
 800b820:	0800b7fd 	.word	0x0800b7fd
 800b824:	0800b7fd 	.word	0x0800b7fd
 800b828:	0800b7fd 	.word	0x0800b7fd
 800b82c:	0800b881 	.word	0x0800b881
 800b830:	0800b7fd 	.word	0x0800b7fd
 800b834:	0800b7fd 	.word	0x0800b7fd
 800b838:	0800b7fd 	.word	0x0800b7fd
 800b83c:	0800b7fd 	.word	0x0800b7fd
 800b840:	0800b97f 	.word	0x0800b97f
 800b844:	0800b8ab 	.word	0x0800b8ab
 800b848:	0800b939 	.word	0x0800b939
 800b84c:	0800b7fd 	.word	0x0800b7fd
 800b850:	0800b7fd 	.word	0x0800b7fd
 800b854:	0800b9a1 	.word	0x0800b9a1
 800b858:	0800b7fd 	.word	0x0800b7fd
 800b85c:	0800b8ab 	.word	0x0800b8ab
 800b860:	0800b7fd 	.word	0x0800b7fd
 800b864:	0800b7fd 	.word	0x0800b7fd
 800b868:	0800b941 	.word	0x0800b941
 800b86c:	6833      	ldr	r3, [r6, #0]
 800b86e:	1d1a      	adds	r2, r3, #4
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	6032      	str	r2, [r6, #0]
 800b874:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b878:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b87c:	2301      	movs	r3, #1
 800b87e:	e09c      	b.n	800b9ba <_printf_i+0x1e6>
 800b880:	6833      	ldr	r3, [r6, #0]
 800b882:	6820      	ldr	r0, [r4, #0]
 800b884:	1d19      	adds	r1, r3, #4
 800b886:	6031      	str	r1, [r6, #0]
 800b888:	0606      	lsls	r6, r0, #24
 800b88a:	d501      	bpl.n	800b890 <_printf_i+0xbc>
 800b88c:	681d      	ldr	r5, [r3, #0]
 800b88e:	e003      	b.n	800b898 <_printf_i+0xc4>
 800b890:	0645      	lsls	r5, r0, #25
 800b892:	d5fb      	bpl.n	800b88c <_printf_i+0xb8>
 800b894:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b898:	2d00      	cmp	r5, #0
 800b89a:	da03      	bge.n	800b8a4 <_printf_i+0xd0>
 800b89c:	232d      	movs	r3, #45	@ 0x2d
 800b89e:	426d      	negs	r5, r5
 800b8a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8a4:	4858      	ldr	r0, [pc, #352]	@ (800ba08 <_printf_i+0x234>)
 800b8a6:	230a      	movs	r3, #10
 800b8a8:	e011      	b.n	800b8ce <_printf_i+0xfa>
 800b8aa:	6821      	ldr	r1, [r4, #0]
 800b8ac:	6833      	ldr	r3, [r6, #0]
 800b8ae:	0608      	lsls	r0, r1, #24
 800b8b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b8b4:	d402      	bmi.n	800b8bc <_printf_i+0xe8>
 800b8b6:	0649      	lsls	r1, r1, #25
 800b8b8:	bf48      	it	mi
 800b8ba:	b2ad      	uxthmi	r5, r5
 800b8bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800b8be:	4852      	ldr	r0, [pc, #328]	@ (800ba08 <_printf_i+0x234>)
 800b8c0:	6033      	str	r3, [r6, #0]
 800b8c2:	bf14      	ite	ne
 800b8c4:	230a      	movne	r3, #10
 800b8c6:	2308      	moveq	r3, #8
 800b8c8:	2100      	movs	r1, #0
 800b8ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b8ce:	6866      	ldr	r6, [r4, #4]
 800b8d0:	60a6      	str	r6, [r4, #8]
 800b8d2:	2e00      	cmp	r6, #0
 800b8d4:	db05      	blt.n	800b8e2 <_printf_i+0x10e>
 800b8d6:	6821      	ldr	r1, [r4, #0]
 800b8d8:	432e      	orrs	r6, r5
 800b8da:	f021 0104 	bic.w	r1, r1, #4
 800b8de:	6021      	str	r1, [r4, #0]
 800b8e0:	d04b      	beq.n	800b97a <_printf_i+0x1a6>
 800b8e2:	4616      	mov	r6, r2
 800b8e4:	fbb5 f1f3 	udiv	r1, r5, r3
 800b8e8:	fb03 5711 	mls	r7, r3, r1, r5
 800b8ec:	5dc7      	ldrb	r7, [r0, r7]
 800b8ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b8f2:	462f      	mov	r7, r5
 800b8f4:	42bb      	cmp	r3, r7
 800b8f6:	460d      	mov	r5, r1
 800b8f8:	d9f4      	bls.n	800b8e4 <_printf_i+0x110>
 800b8fa:	2b08      	cmp	r3, #8
 800b8fc:	d10b      	bne.n	800b916 <_printf_i+0x142>
 800b8fe:	6823      	ldr	r3, [r4, #0]
 800b900:	07df      	lsls	r7, r3, #31
 800b902:	d508      	bpl.n	800b916 <_printf_i+0x142>
 800b904:	6923      	ldr	r3, [r4, #16]
 800b906:	6861      	ldr	r1, [r4, #4]
 800b908:	4299      	cmp	r1, r3
 800b90a:	bfde      	ittt	le
 800b90c:	2330      	movle	r3, #48	@ 0x30
 800b90e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b912:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b916:	1b92      	subs	r2, r2, r6
 800b918:	6122      	str	r2, [r4, #16]
 800b91a:	f8cd a000 	str.w	sl, [sp]
 800b91e:	464b      	mov	r3, r9
 800b920:	aa03      	add	r2, sp, #12
 800b922:	4621      	mov	r1, r4
 800b924:	4640      	mov	r0, r8
 800b926:	f7ff fee7 	bl	800b6f8 <_printf_common>
 800b92a:	3001      	adds	r0, #1
 800b92c:	d14a      	bne.n	800b9c4 <_printf_i+0x1f0>
 800b92e:	f04f 30ff 	mov.w	r0, #4294967295
 800b932:	b004      	add	sp, #16
 800b934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b938:	6823      	ldr	r3, [r4, #0]
 800b93a:	f043 0320 	orr.w	r3, r3, #32
 800b93e:	6023      	str	r3, [r4, #0]
 800b940:	4832      	ldr	r0, [pc, #200]	@ (800ba0c <_printf_i+0x238>)
 800b942:	2778      	movs	r7, #120	@ 0x78
 800b944:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b948:	6823      	ldr	r3, [r4, #0]
 800b94a:	6831      	ldr	r1, [r6, #0]
 800b94c:	061f      	lsls	r7, r3, #24
 800b94e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b952:	d402      	bmi.n	800b95a <_printf_i+0x186>
 800b954:	065f      	lsls	r7, r3, #25
 800b956:	bf48      	it	mi
 800b958:	b2ad      	uxthmi	r5, r5
 800b95a:	6031      	str	r1, [r6, #0]
 800b95c:	07d9      	lsls	r1, r3, #31
 800b95e:	bf44      	itt	mi
 800b960:	f043 0320 	orrmi.w	r3, r3, #32
 800b964:	6023      	strmi	r3, [r4, #0]
 800b966:	b11d      	cbz	r5, 800b970 <_printf_i+0x19c>
 800b968:	2310      	movs	r3, #16
 800b96a:	e7ad      	b.n	800b8c8 <_printf_i+0xf4>
 800b96c:	4826      	ldr	r0, [pc, #152]	@ (800ba08 <_printf_i+0x234>)
 800b96e:	e7e9      	b.n	800b944 <_printf_i+0x170>
 800b970:	6823      	ldr	r3, [r4, #0]
 800b972:	f023 0320 	bic.w	r3, r3, #32
 800b976:	6023      	str	r3, [r4, #0]
 800b978:	e7f6      	b.n	800b968 <_printf_i+0x194>
 800b97a:	4616      	mov	r6, r2
 800b97c:	e7bd      	b.n	800b8fa <_printf_i+0x126>
 800b97e:	6833      	ldr	r3, [r6, #0]
 800b980:	6825      	ldr	r5, [r4, #0]
 800b982:	6961      	ldr	r1, [r4, #20]
 800b984:	1d18      	adds	r0, r3, #4
 800b986:	6030      	str	r0, [r6, #0]
 800b988:	062e      	lsls	r6, r5, #24
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	d501      	bpl.n	800b992 <_printf_i+0x1be>
 800b98e:	6019      	str	r1, [r3, #0]
 800b990:	e002      	b.n	800b998 <_printf_i+0x1c4>
 800b992:	0668      	lsls	r0, r5, #25
 800b994:	d5fb      	bpl.n	800b98e <_printf_i+0x1ba>
 800b996:	8019      	strh	r1, [r3, #0]
 800b998:	2300      	movs	r3, #0
 800b99a:	6123      	str	r3, [r4, #16]
 800b99c:	4616      	mov	r6, r2
 800b99e:	e7bc      	b.n	800b91a <_printf_i+0x146>
 800b9a0:	6833      	ldr	r3, [r6, #0]
 800b9a2:	1d1a      	adds	r2, r3, #4
 800b9a4:	6032      	str	r2, [r6, #0]
 800b9a6:	681e      	ldr	r6, [r3, #0]
 800b9a8:	6862      	ldr	r2, [r4, #4]
 800b9aa:	2100      	movs	r1, #0
 800b9ac:	4630      	mov	r0, r6
 800b9ae:	f7f4 fc17 	bl	80001e0 <memchr>
 800b9b2:	b108      	cbz	r0, 800b9b8 <_printf_i+0x1e4>
 800b9b4:	1b80      	subs	r0, r0, r6
 800b9b6:	6060      	str	r0, [r4, #4]
 800b9b8:	6863      	ldr	r3, [r4, #4]
 800b9ba:	6123      	str	r3, [r4, #16]
 800b9bc:	2300      	movs	r3, #0
 800b9be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9c2:	e7aa      	b.n	800b91a <_printf_i+0x146>
 800b9c4:	6923      	ldr	r3, [r4, #16]
 800b9c6:	4632      	mov	r2, r6
 800b9c8:	4649      	mov	r1, r9
 800b9ca:	4640      	mov	r0, r8
 800b9cc:	47d0      	blx	sl
 800b9ce:	3001      	adds	r0, #1
 800b9d0:	d0ad      	beq.n	800b92e <_printf_i+0x15a>
 800b9d2:	6823      	ldr	r3, [r4, #0]
 800b9d4:	079b      	lsls	r3, r3, #30
 800b9d6:	d413      	bmi.n	800ba00 <_printf_i+0x22c>
 800b9d8:	68e0      	ldr	r0, [r4, #12]
 800b9da:	9b03      	ldr	r3, [sp, #12]
 800b9dc:	4298      	cmp	r0, r3
 800b9de:	bfb8      	it	lt
 800b9e0:	4618      	movlt	r0, r3
 800b9e2:	e7a6      	b.n	800b932 <_printf_i+0x15e>
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	4632      	mov	r2, r6
 800b9e8:	4649      	mov	r1, r9
 800b9ea:	4640      	mov	r0, r8
 800b9ec:	47d0      	blx	sl
 800b9ee:	3001      	adds	r0, #1
 800b9f0:	d09d      	beq.n	800b92e <_printf_i+0x15a>
 800b9f2:	3501      	adds	r5, #1
 800b9f4:	68e3      	ldr	r3, [r4, #12]
 800b9f6:	9903      	ldr	r1, [sp, #12]
 800b9f8:	1a5b      	subs	r3, r3, r1
 800b9fa:	42ab      	cmp	r3, r5
 800b9fc:	dcf2      	bgt.n	800b9e4 <_printf_i+0x210>
 800b9fe:	e7eb      	b.n	800b9d8 <_printf_i+0x204>
 800ba00:	2500      	movs	r5, #0
 800ba02:	f104 0619 	add.w	r6, r4, #25
 800ba06:	e7f5      	b.n	800b9f4 <_printf_i+0x220>
 800ba08:	0800c8d5 	.word	0x0800c8d5
 800ba0c:	0800c8e6 	.word	0x0800c8e6

0800ba10 <memmove>:
 800ba10:	4288      	cmp	r0, r1
 800ba12:	b510      	push	{r4, lr}
 800ba14:	eb01 0402 	add.w	r4, r1, r2
 800ba18:	d902      	bls.n	800ba20 <memmove+0x10>
 800ba1a:	4284      	cmp	r4, r0
 800ba1c:	4623      	mov	r3, r4
 800ba1e:	d807      	bhi.n	800ba30 <memmove+0x20>
 800ba20:	1e43      	subs	r3, r0, #1
 800ba22:	42a1      	cmp	r1, r4
 800ba24:	d008      	beq.n	800ba38 <memmove+0x28>
 800ba26:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ba2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ba2e:	e7f8      	b.n	800ba22 <memmove+0x12>
 800ba30:	4402      	add	r2, r0
 800ba32:	4601      	mov	r1, r0
 800ba34:	428a      	cmp	r2, r1
 800ba36:	d100      	bne.n	800ba3a <memmove+0x2a>
 800ba38:	bd10      	pop	{r4, pc}
 800ba3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ba3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ba42:	e7f7      	b.n	800ba34 <memmove+0x24>

0800ba44 <memcpy>:
 800ba44:	440a      	add	r2, r1
 800ba46:	4291      	cmp	r1, r2
 800ba48:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba4c:	d100      	bne.n	800ba50 <memcpy+0xc>
 800ba4e:	4770      	bx	lr
 800ba50:	b510      	push	{r4, lr}
 800ba52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba56:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba5a:	4291      	cmp	r1, r2
 800ba5c:	d1f9      	bne.n	800ba52 <memcpy+0xe>
 800ba5e:	bd10      	pop	{r4, pc}

0800ba60 <_realloc_r>:
 800ba60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba64:	4607      	mov	r7, r0
 800ba66:	4614      	mov	r4, r2
 800ba68:	460d      	mov	r5, r1
 800ba6a:	b921      	cbnz	r1, 800ba76 <_realloc_r+0x16>
 800ba6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba70:	4611      	mov	r1, r2
 800ba72:	f7ff bbad 	b.w	800b1d0 <_malloc_r>
 800ba76:	b92a      	cbnz	r2, 800ba84 <_realloc_r+0x24>
 800ba78:	f7ff fc9c 	bl	800b3b4 <_free_r>
 800ba7c:	4625      	mov	r5, r4
 800ba7e:	4628      	mov	r0, r5
 800ba80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba84:	f000 f81a 	bl	800babc <_malloc_usable_size_r>
 800ba88:	4284      	cmp	r4, r0
 800ba8a:	4606      	mov	r6, r0
 800ba8c:	d802      	bhi.n	800ba94 <_realloc_r+0x34>
 800ba8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba92:	d8f4      	bhi.n	800ba7e <_realloc_r+0x1e>
 800ba94:	4621      	mov	r1, r4
 800ba96:	4638      	mov	r0, r7
 800ba98:	f7ff fb9a 	bl	800b1d0 <_malloc_r>
 800ba9c:	4680      	mov	r8, r0
 800ba9e:	b908      	cbnz	r0, 800baa4 <_realloc_r+0x44>
 800baa0:	4645      	mov	r5, r8
 800baa2:	e7ec      	b.n	800ba7e <_realloc_r+0x1e>
 800baa4:	42b4      	cmp	r4, r6
 800baa6:	4622      	mov	r2, r4
 800baa8:	4629      	mov	r1, r5
 800baaa:	bf28      	it	cs
 800baac:	4632      	movcs	r2, r6
 800baae:	f7ff ffc9 	bl	800ba44 <memcpy>
 800bab2:	4629      	mov	r1, r5
 800bab4:	4638      	mov	r0, r7
 800bab6:	f7ff fc7d 	bl	800b3b4 <_free_r>
 800baba:	e7f1      	b.n	800baa0 <_realloc_r+0x40>

0800babc <_malloc_usable_size_r>:
 800babc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bac0:	1f18      	subs	r0, r3, #4
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	bfbc      	itt	lt
 800bac6:	580b      	ldrlt	r3, [r1, r0]
 800bac8:	18c0      	addlt	r0, r0, r3
 800baca:	4770      	bx	lr

0800bacc <_init>:
 800bacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bace:	bf00      	nop
 800bad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bad2:	bc08      	pop	{r3}
 800bad4:	469e      	mov	lr, r3
 800bad6:	4770      	bx	lr

0800bad8 <_fini>:
 800bad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bada:	bf00      	nop
 800badc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bade:	bc08      	pop	{r3}
 800bae0:	469e      	mov	lr, r3
 800bae2:	4770      	bx	lr
