
---------- Begin Simulation Statistics ----------
simSeconds                                   0.687547                       # Number of seconds simulated (Second)
simTicks                                 687547097000                       # Number of ticks simulated (Tick)
finalTick                                687547097000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    943.70                       # Real time elapsed on the host (Second)
hostTickRate                                728564555                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     839192                       # Number of bytes of host memory used (Byte)
simInsts                                    269179387                       # Number of instructions simulated (Count)
simOps                                      435259389                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   285238                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     461226                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples    449450199                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000002                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.001460                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |   449449241    100.00%    100.00% |         958      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total    449450199                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples    449450199                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.004390                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.000262                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       0.615857                       (Unspecified)
system.caches.m_latencyHistSeqr          |   449438545    100.00%    100.00% |       10726      0.00%    100.00% |         421      0.00%    100.00% |         162      0.00%    100.00% |         233      0.00%    100.00% |         108      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total      449450199                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples    449422311                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000000                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000000                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.000472                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |   449422310    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total    449422311                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        27888                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    71.756562                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    67.869474                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    33.263048                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       16234     58.21%     58.21% |       10726     38.46%     96.67% |         421      1.51%     98.18% |         162      0.58%     98.76% |         233      0.84%     99.60% |         108      0.39%     99.99% |           2      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        27888                       (Unspecified)
system.caches.L1Cache_Controller.Load    |    10600759      2.59%      2.59% |   301465464     73.60%     76.19% |    97545917     23.81%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Load::total    409612140                       (Unspecified)
system.caches.L1Cache_Controller.Store   |     1475068      3.70%      3.70% |    29578089     74.25%     77.95% |     8784902     22.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Store::total     39838059                       (Unspecified)
system.caches.L1Cache_Controller.Replacement |     2218231     26.86%     26.86% |     3337181     40.41%     67.27% |     2703139     32.73%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement::total      8258551                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetS |          13     46.43%     46.43% |          10     35.71%     82.14% |           5     17.86%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetS::total           28                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetM |           8     50.00%     50.00% |           5     31.25%     81.25% |           3     18.75%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetM::total           16                       (Unspecified)
system.caches.L1Cache_Controller.Inv     |          17     43.59%     43.59% |          11     28.21%     71.79% |          11     28.21%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Inv::total           39                       (Unspecified)
system.caches.L1Cache_Controller.PutAck  |        6932     26.86%     26.86% |       10429     40.41%     67.27% |        8448     32.73%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.PutAck::total        25809                       (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks |        7372     26.48%     26.48% |       11267     40.46%     66.94% |        9205     33.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks::total        27844                       (Unspecified)
system.caches.L1Cache_Controller.DataOwner |           7     15.91%     15.91% |          16     36.36%     52.27% |          21     47.73%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataOwner::total           44                       (Unspecified)
system.caches.L1Cache_Controller.InvAck  |           7     17.95%     17.95% |          20     51.28%     69.23% |          12     30.77%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.InvAck::total           39                       (Unspecified)
system.caches.L1Cache_Controller.I.Load  |        6080     27.37%     27.37% |        9001     40.51%     67.88% |        7137     32.12%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load::total        22218                       (Unspecified)
system.caches.L1Cache_Controller.I.Store |        1133     25.78%     25.78% |        1694     38.54%     64.32% |        1568     35.68%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store::total         4395                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks |        6076     27.38%     27.38% |        8990     40.51%     67.90% |        7124     32.10%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks::total        22190                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner |           4     14.29%     14.29% |          11     39.29%     53.57% |          13     46.43%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner::total           28                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks |        1130     25.80%     25.80% |        1689     38.57%     64.38% |        1560     35.62%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks::total         4379                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner |           3     18.75%     18.75% |           5     31.25%     50.00% |           8     50.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner::total           16                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.InvAck |           1     25.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.InvAck::total            4                       (Unspecified)
system.caches.L1Cache_Controller.S.Load  |     9465897      2.80%      2.80% |   251526981     74.47%     77.28% |    76752410     22.72%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Load::total    337745288                       (Unspecified)
system.caches.L1Cache_Controller.S.Store |         166     13.02%     13.02% |         588     46.12%     59.14% |         521     40.86%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Store::total         1275                       (Unspecified)
system.caches.L1Cache_Controller.S.Replacement |        5697     28.08%     28.08% |        8201     40.42%     68.49% |        6393     31.51%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Replacement::total        20291                       (Unspecified)
system.caches.L1Cache_Controller.S.Inv   |          17     43.59%     43.59% |          11     28.21%     71.79% |          11     28.21%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Inv::total           39                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks |         166     13.02%     13.02% |         588     46.12%     59.14% |         521     40.86%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks::total         1275                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck |           6     17.14%     17.14% |          17     48.57%     65.71% |          12     34.29%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck::total           35                       (Unspecified)
system.caches.L1Cache_Controller.M.Load  |     1128782      1.57%      1.57% |    49929482     69.50%     71.07% |    20786370     28.93%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load::total     71844634                       (Unspecified)
system.caches.L1Cache_Controller.M.Store |     1473769      3.70%      3.70% |    29575807     74.25%     77.95% |     8782813     22.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store::total     39832389                       (Unspecified)
system.caches.L1Cache_Controller.M.Replacement |        1235     22.38%     22.38% |        2228     40.38%     62.76% |        2055     37.24%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement::total         5518                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS |          13     46.43%     46.43% |          10     35.71%     82.14% |           5     17.86%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS::total           28                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM |           8     50.00%     50.00% |           5     31.25%     81.25% |           3     18.75%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM::total           16                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement |      393961     22.39%     22.39% |      710560     40.37%     62.76% |      655399     37.24%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement::total      1759920                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck |        1235     22.38%     22.38% |        2228     40.38%     62.76% |        2055     37.24%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck::total         5518                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement |     1817338     28.08%     28.08% |     2616192     40.42%     68.49% |     2039292     31.51%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement::total      6472822                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck |        5697     28.08%     28.08% |        8201     40.42%     68.49% |        6393     31.51%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck::total        20291                       (Unspecified)
system.caches.Directory_Controller.GetS         50186      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GetM          5670      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSNotLast         7746      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSLast        12545      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutMOwner         5518      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Data            28      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemData        27844      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemAck         5546      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetS        14287      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetM         4375      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetS         7903      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetM         1279      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSNotLast         7725      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSLast        12545      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetS           28      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetM           16      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PutMOwner         5518      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_D.Data           28      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.GetS        27968      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.PutSNotLast           21      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.MemData        22190      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M_m.MemData         5654      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI_m.MemAck         5518      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.SS_m.MemAck           28      0.00%      0.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::samples           44                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::mean    20.318182                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::gmean    19.731963                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::stdev     5.010560                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     56.82%     56.82% |           0      0.00%     56.82% |          19     43.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::total           44                       (Unspecified)
system.caches.MachineType.L1Cache.incomplete_times_seqr           44                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        27844                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    71.837847                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.002094                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    33.225776                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       16190     58.15%     58.15% |       10726     38.52%     96.67% |         421      1.51%     98.18% |         162      0.58%     98.76% |         233      0.84%     99.60% |         108      0.39%     99.99% |           2      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        27844                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                      
system.caches.MachineType.Directory.incomplete_times_seqr        27843                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     74900963                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.011141                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.000663                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     0.981195                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    74895597     99.99%     99.99% |        5008      0.01%    100.00% |         154      0.00%    100.00% |          54      0.00%    100.00% |         103      0.00%    100.00% |          47      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     74900963                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples     74889174                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    74889174    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total     74889174                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        11789                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.783527                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    67.623490                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    33.276522                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        6423     54.48%     54.48% |        5008     42.48%     96.96% |         154      1.31%     98.27% |          54      0.46%     98.73% |         103      0.87%     99.60% |          47      0.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        11789                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     36773059                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.010649                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.000633                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     0.962518                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    36770050     99.99%     99.99% |        2775      0.01%    100.00% |         138      0.00%    100.00% |          39      0.00%    100.00% |          37      0.00%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     36773059                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            2                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           19                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     36767534                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.001649                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    36767533    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     36767534                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5525                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.876923                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.357719                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    33.816748                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2516     45.54%     45.54% |        2775     50.23%     95.76% |         138      2.50%     98.26% |          39      0.71%     98.97% |          37      0.67%     99.64% |          19      0.34%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5525                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples    334711177                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.002208                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.000132                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     0.436064                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |   334707934    100.00%    100.00% |        2909      0.00%    100.00% |         129      0.00%    100.00% |          69      0.00%    100.00% |          91      0.00%    100.00% |          42      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total    334711177                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples    334700748                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   334700748    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total    334700748                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples        10429                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    71.857417                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    68.674257                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    32.898008                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        7186     68.90%     68.90% |        2909     27.89%     96.80% |         129      1.24%     98.03% |          69      0.66%     98.70% |          91      0.87%     99.57% |          42      0.40%     99.97% |           1      0.01%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total        10429                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples      2802406                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.001776                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.000117                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.402255                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |     2802332    100.00%    100.00% |          56      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total      2802406                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples      2802324                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |     2802324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total      2802324                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           82                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    61.695122                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    54.300492                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    43.231130                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           8      9.76%      9.76% |          56     68.29%     78.05% |          16     19.51%     97.56% |           0      0.00%     97.56% |           0      0.00%     97.56% |           0      0.00%     97.56% |           0      0.00%     97.56% |           0      0.00%     97.56% |           0      0.00%     97.56% |           2      2.44%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           82                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       131297                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.024738                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.001873                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev     1.180662                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |      131234     99.95%     99.95% |           9      0.01%     99.96% |           3      0.00%     99.96% |          33      0.03%     99.99% |          15      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total       131297                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       131234                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      131234    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       131234                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           63                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    52.555556                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    49.390005                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    15.887485                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           9     14.29%     14.29% |           3      4.76%     19.05% |          33     52.38%     71.43% |          15     23.81%     95.24% |           3      4.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           63                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       131297                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      131297    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total       131297                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       131297                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      131297    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       131297                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples           28                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    21.714286                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    21.115804                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.039526                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12     42.86%     42.86% |           0      0.00%     42.86% |          16     57.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::total           28                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        11761                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.902729                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    67.811137                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    33.225322                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        6395     54.37%     54.37% |        5008     42.58%     96.96% |         154      1.31%     98.27% |          54      0.46%     98.72% |         103      0.88%     99.60% |          47      0.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        11761                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples           10                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean           17                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    16.795979                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     3.162278                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9     90.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::total           10                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5515                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.976428                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.527564                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    33.766236                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2506     45.44%     45.44% |        2775     50.32%     95.76% |         138      2.50%     98.26% |          39      0.71%     98.97% |          37      0.67%     99.64% |          19      0.34%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5515                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        10429                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    71.857417                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    68.674257                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    32.898008                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        7186     68.90%     68.90% |        2909     27.89%     96.80% |         129      1.24%     98.03% |          69      0.66%     98.70% |          91      0.87%     99.57% |          42      0.40%     99.97% |           1      0.01%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        10429                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean    19.333333                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    18.810678                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.773503                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           79                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    63.303797                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    56.531080                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    43.224030                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           5      6.33%      6.33% |          56     70.89%     77.22% |          16     20.25%     97.47% |           0      0.00%     97.47% |           0      0.00%     97.47% |           0      0.00%     97.47% |           0      0.00%     97.47% |           0      0.00%     97.47% |           0      0.00%     97.47% |           2      2.53%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           79                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean    19.333333                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    18.810678                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.773503                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           60                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    54.216667                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    51.832338                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    14.324439                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           6     10.00%     10.00% |           3      5.00%     15.00% |          33     55.00%     70.00% |          15     25.00%     95.00% |           3      5.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           60                       (Unspecified)
system.caches.controllers0.fullyBusyCycles        69320                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardFromDir.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardFromDir.m_stall_time  4999.883950                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.017664                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1006.400316                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestToDir.m_buf_msgs     0.000021                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestToDir.m_stall_time   999.999997                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_stall_time  4999.999469                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToDirOrSibling.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToDirOrSibling.m_stall_time   964.180553                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.fullyBusyCycles       104295                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time  4820.839532                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.mandatoryQueue.m_buf_msgs     0.481637                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.mandatoryQueue.m_stall_time   973.966788                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.000032                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time   964.180656                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDirOrSibling.m_buf_msgs     0.000016                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDirOrSibling.m_stall_time  4820.902916                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseToDirOrSibling.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseToDirOrSibling.m_stall_time   964.161673                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.fullyBusyCycles        84480                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers2.forwardFromDir.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.forwardFromDir.m_stall_time  4820.778139                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.mandatoryQueue.m_buf_msgs     0.154775                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.mandatoryQueue.m_stall_time   972.021933                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers2.requestToDir.m_buf_msgs     0.000026                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.requestToDir.m_stall_time   964.162499                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.responseFromDirOrSibling.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.responseFromDirOrSibling.m_stall_time  4820.811926                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.responseToDirOrSibling.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.responseToDirOrSibling.m_stall_time   964.155626                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers3.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.fullyBusyCycles          874                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers4.forwardToCache.m_buf_msgs     0.000039                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.forwardToCache.m_stall_time   999.996998                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.requestFromCache.m_buf_msgs     0.000079                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestFromCache.m_stall_time  5000.621861                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.requestToMemory.m_buf_msgs     0.000049                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestToMemory.m_stall_time  1000.001169                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromCache.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromCache.m_stall_time  4820.902734                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromMemory.m_buf_msgs     0.000063                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromMemory.m_stall_time   999.999901                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseToCache.m_buf_msgs     0.000040                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseToCache.m_stall_time   999.999900                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        148220                       (Unspecified)
system.caches.network.msg_byte.Control        1185760                       (Unspecified)
system.caches.network.msg_count.Data            66868                       (Unspecified)
system.caches.network.msg_byte.Data           4814496                       (Unspecified)
system.caches.network.int_link_buffers11.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers11.m_stall_time  2892.541649                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers14.m_stall_time  2892.485009                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers17.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers17.m_stall_time  2892.484778                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  2892.541649                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers21.m_buf_msgs     0.000032                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers21.m_stall_time  2892.541959                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers23.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers23.m_stall_time  2892.485009                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers26.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers26.m_stall_time     0.118644                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers29.m_stall_time  2892.466871                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers33.m_buf_msgs     0.000026                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers33.m_stall_time  2892.487487                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers35.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers35.m_stall_time     1.850526                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers49.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers49.m_stall_time  2999.930413                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers5.m_stall_time  2892.487055                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers50.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers50.m_stall_time  2999.999690                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers52.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers52.m_stall_time  2892.503728                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers53.m_buf_msgs     0.000016                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers53.m_stall_time  2892.541758                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers55.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers55.m_stall_time  2892.466892                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers56.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers56.m_stall_time  2892.487164                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000021                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  2999.999983                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.001424                       (Unspecified)
system.caches.network.routers0.msg_count.Control::0        13076                       (Unspecified)
system.caches.network.routers0.msg_count.Control::1         6970                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2           24                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::0       104608                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::1        55760                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2          192                       (Unspecified)
system.caches.network.routers0.msg_count.Data::0         1235                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         7413                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::0        88920                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       533736                       (Unspecified)
system.caches.network.routers0.port_buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers1.m_stall_time  3999.907183                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers12.m_buf_msgs     0.000021                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers12.m_stall_time  1999.999991                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers14.m_stall_time  1928.361103                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers2.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers2.m_stall_time  3999.999581                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers5.m_stall_time  1928.361103                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers8.m_stall_time  1928.324706                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.005337                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::1         6970                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::2            7                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::1        55760                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::2           56                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Data::2         7379                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Data::2       531288                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.000007                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2           11                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2           88                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2           10                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2          720                       (Unspecified)
system.caches.network.routers0.throttle02.link_utilization     0.000008                       (Unspecified)
system.caches.network.routers0.throttle02.msg_count.Control::2            6                       (Unspecified)
system.caches.network.routers0.throttle02.msg_bytes.Control::2           48                       (Unspecified)
system.caches.network.routers0.throttle02.msg_count.Data::2           11                       (Unspecified)
system.caches.network.routers0.throttle02.msg_bytes.Data::2          792                       (Unspecified)
system.caches.network.routers0.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle04.link_utilization     0.001768                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Control::0        13076                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Control::0       104608                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::0         1235                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::2           13                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::0        88920                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::2          936                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.002208                       (Unspecified)
system.caches.network.routers1.msg_count.Control::0        19484                       (Unspecified)
system.caches.network.routers1.msg_count.Control::1        10455                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2           31                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::0       155872                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::1        83640                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2          248                       (Unspecified)
system.caches.network.routers1.msg_count.Data::0         2228                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        11308                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::0       160416                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       814176                       (Unspecified)
system.caches.network.routers1.port_buffers1.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers1.m_stall_time  3856.671631                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers12.m_buf_msgs     0.000032                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers12.m_stall_time  1928.361309                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers14.m_stall_time  1928.323342                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.000016                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  3856.722339                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers5.m_stall_time  1928.323342                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers8.m_stall_time  1928.323188                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.008146                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::1        10455                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2           20                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::1        83640                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2          160                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        11283                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       812376                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.000004                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Control::2            5                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Control::2           40                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Data::2            5                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Data::2          360                       (Unspecified)
system.caches.network.routers1.throttle02.link_utilization     0.000007                       (Unspecified)
system.caches.network.routers1.throttle02.msg_count.Control::2            6                       (Unspecified)
system.caches.network.routers1.throttle02.msg_bytes.Control::2           48                       (Unspecified)
system.caches.network.routers1.throttle02.msg_count.Data::2           10                       (Unspecified)
system.caches.network.routers1.throttle02.msg_bytes.Data::2          720                       (Unspecified)
system.caches.network.routers1.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle04.link_utilization     0.002882                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Control::0        19484                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Control::0       155872                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Data::0         2228                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Data::2           10                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Data::0       160416                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Data::2          720                       (Unspecified)
system.caches.network.routers2.percent_links_utilized     0.001829                       (Unspecified)
system.caches.network.routers2.msg_count.Control::0        15619                       (Unspecified)
system.caches.network.routers2.msg_count.Control::1         8467                       (Unspecified)
system.caches.network.routers2.msg_count.Control::2           23                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::0       124952                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::1        67736                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::2          184                       (Unspecified)
system.caches.network.routers2.msg_count.Data::0         2055                       (Unspecified)
system.caches.network.routers2.msg_count.Data::2         9239                       (Unspecified)
system.caches.network.routers2.msg_bytes.Data::0       147960                       (Unspecified)
system.caches.network.routers2.msg_bytes.Data::2       665208                       (Unspecified)
system.caches.network.routers2.port_buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers1.m_stall_time  3856.622517                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers12.m_buf_msgs     0.000026                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers12.m_stall_time  1928.324994                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers14.m_stall_time     1.233687                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers2.m_stall_time  3856.649547                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers5.m_stall_time     0.079099                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers8.m_stall_time  1928.311250                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers2.throttle00.link_utilization     0.006655                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Control::1         8467                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Control::2           12                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Control::1        67736                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Control::2           96                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Data::2         9226                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Data::2       664272                       (Unspecified)
system.caches.network.routers2.throttle01.link_utilization     0.000001                       (Unspecified)
system.caches.network.routers2.throttle01.msg_count.Control::2            2                       (Unspecified)
system.caches.network.routers2.throttle01.msg_bytes.Control::2           16                       (Unspecified)
system.caches.network.routers2.throttle01.msg_count.Data::2            2                       (Unspecified)
system.caches.network.routers2.throttle01.msg_bytes.Data::2          144                       (Unspecified)
system.caches.network.routers2.throttle02.link_utilization     0.000005                       (Unspecified)
system.caches.network.routers2.throttle02.msg_count.Control::2            9                       (Unspecified)
system.caches.network.routers2.throttle02.msg_bytes.Control::2           72                       (Unspecified)
system.caches.network.routers2.throttle02.msg_count.Data::2            6                       (Unspecified)
system.caches.network.routers2.throttle02.msg_bytes.Data::2          432                       (Unspecified)
system.caches.network.routers2.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle04.link_utilization     0.002484                       (Unspecified)
system.caches.network.routers2.throttle04.msg_count.Control::0        15619                       (Unspecified)
system.caches.network.routers2.throttle04.msg_bytes.Control::0       124952                       (Unspecified)
system.caches.network.routers2.throttle04.msg_count.Data::0         2055                       (Unspecified)
system.caches.network.routers2.throttle04.msg_count.Data::2            5                       (Unspecified)
system.caches.network.routers2.throttle04.msg_bytes.Data::0       147960                       (Unspecified)
system.caches.network.routers2.throttle04.msg_bytes.Data::2          360                       (Unspecified)
system.caches.network.routers3.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers3.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle04.link_utilization            0                       (Unspecified)
system.caches.network.routers4.percent_links_utilized     0.005448                       (Unspecified)
system.caches.network.routers4.msg_count.Control::0        48179                       (Unspecified)
system.caches.network.routers4.msg_count.Control::1        25892                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::0       385432                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::1       207136                       (Unspecified)
system.caches.network.routers4.msg_count.Data::0         5518                       (Unspecified)
system.caches.network.routers4.msg_count.Data::2        27872                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::0       397296                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::2      2006784                       (Unspecified)
system.caches.network.routers4.port_buffers0.m_buf_msgs     0.000078                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers0.m_stall_time  4000.000137                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers10.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers10.m_stall_time  1928.311264                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers11.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers11.m_stall_time  1928.324779                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers2.m_stall_time  3856.722193                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers4.m_stall_time  1999.953641                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers5.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers5.m_stall_time  1999.999796                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers7.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers7.m_stall_time  1928.335821                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers8.m_buf_msgs     0.000016                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers8.m_stall_time  1928.361175                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers4.throttle00.link_utilization     0.007134                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Control::0        48179                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Control::0       385432                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::0         5518                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::2           28                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::0       397296                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::2         2016                       (Unspecified)
system.caches.network.routers4.throttle01.link_utilization     0.005332                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Control::1         6970                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Control::1        55760                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Data::2         7372                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Data::2       530784                       (Unspecified)
system.caches.network.routers4.throttle02.link_utilization     0.008135                       (Unspecified)
system.caches.network.routers4.throttle02.msg_count.Control::1        10455                       (Unspecified)
system.caches.network.routers4.throttle02.msg_bytes.Control::1        83640                       (Unspecified)
system.caches.network.routers4.throttle02.msg_count.Data::2        11267                       (Unspecified)
system.caches.network.routers4.throttle02.msg_bytes.Data::2       811224                       (Unspecified)
system.caches.network.routers4.throttle03.link_utilization     0.006640                       (Unspecified)
system.caches.network.routers4.throttle03.msg_count.Control::1         8467                       (Unspecified)
system.caches.network.routers4.throttle03.msg_bytes.Control::1        67736                       (Unspecified)
system.caches.network.routers4.throttle03.msg_count.Data::2         9205                       (Unspecified)
system.caches.network.routers4.throttle03.msg_bytes.Data::2       662760                       (Unspecified)
system.caches.network.routers4.throttle04.link_utilization            0                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers0.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers1.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers2.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers3.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                       687547097                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts      6228671                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps     11580780                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses     11553744                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses       162216                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns       166444                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts       954791                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts     11553744                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts       162216                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads     23691680                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites      8891701                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads        88273                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites        93067                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads      6115646                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites      3181189                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs      3165212                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts      1854371                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts      1310841                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 662877257.000036                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 24669839.999964                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.035881                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.964119                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches      1287321                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass         2809      0.02%      0.02% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu      8386079     72.41%     72.44% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult           20      0.00%     72.44% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv         1773      0.02%     72.45% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd        16704      0.14%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt          192      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd         1516      0.01%     72.61% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     72.61% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu         1841      0.02%     72.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     72.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt         2498      0.02%     72.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc         1596      0.01%     72.66% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     72.66% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     72.66% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift          684      0.01%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead      1785547     15.42%     88.09% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite      1243164     10.73%     98.82% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead        68824      0.59%     99.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite        67677      0.58%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total     11580924                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                1854380                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1310843                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      245                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       53                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                8910749                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      259                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::mean 662877257000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::6.5e+11-7e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::min_value 662877257000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::max_value 662877257000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.pwrStateResidencyTicks::ON  24669840000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 662877257000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   62                       # Number of system calls (Count)
system.cpu1.numCycles                       687518651                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts    205083218                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps    326987195                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses    326074276                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses       826394                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns     15410705                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts      3212567                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts    326074276                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts       826394                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads    765150969                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites    278541027                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads      1453075                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites       726341                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads     39642296                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites    119036673                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs     80850865                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts     52643688                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts     28207177                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 24654909.907086                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 662863741.092914                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.964139                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.035861                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches     19271571                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass        83378      0.03%      0.03% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu    245415819     75.05%     75.08% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult        42324      0.01%     75.09% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv         1051      0.00%     75.09% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd        32905      0.01%     75.10% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     75.10% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt           80      0.00%     75.10% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     75.10% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     75.10% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     75.10% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     75.10% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     75.10% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd          816      0.00%     75.10% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     75.10% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu       131915      0.04%     75.14% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     75.14% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt       132104      0.04%     75.18% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc       295618      0.09%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift          383      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     75.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead     52543913     16.07%     91.34% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite     28173254      8.62%     99.96% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead        99775      0.03%     99.99% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite        33923      0.01%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total    326987258                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses               52643696                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               28207674                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      209                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       22                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses              250192224                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      218                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       237951009                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts     57867498                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps     96691414                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses     95784195                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses       821684                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns      1347967                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts      3235382                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts     95784195                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts       821684                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads    217334241                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites     83109862                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads      1446193                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites       722852                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads     24548502                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites     32437399                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs     30722102                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts     23336671                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts      7385431                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 164126862.758689                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 73824146.241311                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.310249                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.689751                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches      5232862                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass        82143      0.08%      0.08% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu     65253769     67.49%     67.57% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult        42204      0.04%     67.62% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv          116      0.00%     67.62% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd        32813      0.03%     67.65% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt           64      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd          436      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu       131188      0.14%     67.79% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.79% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt       131268      0.14%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc       295111      0.31%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift          229      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead     23238076     24.03%     92.26% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite      7352267      7.60%     99.86% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead        98595      0.10%     99.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite        33164      0.03%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total     96691443                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses               23336672                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                7385873                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       88                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       17                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               75608285                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       94                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.mem_ctrl.avgPriority_caches.controllers4::samples     32193.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.404451474500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           340                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           340                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               235198                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                5126                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        27844                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        5546                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      27844                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      5546                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1131                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     66                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  27844                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  5546                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    26386                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      326                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     341                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     341                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     341                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     341                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     342                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     342                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     342                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          340                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       78.432353                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      55.985585                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     101.049616                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63             233     68.53%     68.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127            66     19.41%     87.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191           14      4.12%     92.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255           11      3.24%     95.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319            6      1.76%     97.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383            7      2.06%     99.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447            1      0.29%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::960-1023            1      0.29%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1087            1      0.29%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            340                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          340                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.050000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.046955                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.326553                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               332     97.65%     97.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 7      2.06%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.29%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            340                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    72384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1782016                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                354944                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               2591845.71904316                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               516246.81647081                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   687547038000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    20591405.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers4      1709632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers4       349248                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers4 2486567.112943536602                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers4 507962.293090737832                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers4        27844                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers4         5546                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers4    824076750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers4 16626189860000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers4     29596.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers4 2997870512.08                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers4      1782016                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1782016                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers4       354944                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       354944                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers4        27844                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            27844                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers4         5546                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            5546                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers4      2591846                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            2591846                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers4       516247                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            516247                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers4      3108093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           3108093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 26713                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 5457                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          2566                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          3728                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2337                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2506                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           990                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1237                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          734                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          654                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1110                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1617                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1512                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           372                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           615                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           794                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1192                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          376                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                323208000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              133565000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           824076750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12099.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30849.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                15289                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                4733                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             57.23                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        12138                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   169.432855                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   123.209395                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   179.736625                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         5538     45.63%     45.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4513     37.18%     82.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1025      8.44%     91.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          394      3.25%     94.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          166      1.37%     95.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          119      0.98%     96.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           88      0.72%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           81      0.67%     98.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          214      1.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        12138                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1709632                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              349248                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                 2.486567                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.507962                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.24                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         61175520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         32500380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       131975760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       19141740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 54273941280.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  19116857790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 247919678880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   321555271350                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.684720                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 644353595000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  22958520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  20234982000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         25561200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         13563330                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        58755060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        9343800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 54273941280.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  14250117990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 252017986080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   320649268740                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    466.366988                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 655052896750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  22958520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   9535680250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 687547097000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
