<stg><name>Loop_VITIS_LOOP_57_3_proc2</name>


<trans_list>

<trans id="285" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j46"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_b, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %j46

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln57 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc32:0 %j46_load = load i4 %j46

]]></Node>
<StgValue><ssdm name="j46_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="4">
<![CDATA[
for.inc32:2 %zext_ln57 = zext i4 %j46_load

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:7 %add_ln60 = add i64 %zext_ln57, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:8 %gmem_b_addr = getelementptr i8 %gmem_b, i64 %add_ln60

]]></Node>
<StgValue><ssdm name="gmem_b_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc32:104 %j = add i4 %j46_load, i4 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc32:105 %icmp_ln57 = icmp_eq  i4 %j46_load, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:106 %store_ln57 = store i4 %j, i4 %j46

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc32:107 %br_ln57 = br i1 %icmp_ln57, void %for.inc32, void %for.end37.exitStub

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:9 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.inc32:11 %zext_ln60_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %j46_load

]]></Node>
<StgValue><ssdm name="zext_ln60_cast"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
for.inc32:12 %zext_ln60 = zext i5 %zext_ln60_cast

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:13 %add_ln60_1 = add i64 %zext_ln60, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:14 %gmem_b_addr_1 = getelementptr i8 %gmem_b, i64 %add_ln60_1

]]></Node>
<StgValue><ssdm name="gmem_b_addr_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="4">
<![CDATA[
for.inc32:1 %j46_cast = zext i4 %j46_load

]]></Node>
<StgValue><ssdm name="j46_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:9 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:15 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc32:17 %zext_ln60_1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %j46_cast

]]></Node>
<StgValue><ssdm name="zext_ln60_1_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="6">
<![CDATA[
for.inc32:18 %zext_ln60_1 = zext i6 %zext_ln60_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:19 %add_ln60_2 = add i64 %zext_ln60_1, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:20 %gmem_b_addr_2 = getelementptr i8 %gmem_b, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="gmem_b_addr_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="55" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:9 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:15 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:21 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="5">
<![CDATA[
for.inc32:23 %sext_ln60 = sext i5 %zext_ln60_cast

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
for.inc32:24 %zext_ln60_2 = zext i6 %sext_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:25 %add_ln60_3 = add i64 %zext_ln60_2, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:26 %gmem_b_addr_3 = getelementptr i8 %gmem_b, i64 %add_ln60_3

]]></Node>
<StgValue><ssdm name="gmem_b_addr_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="62" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:9 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:15 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:21 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:27 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="4">
<![CDATA[
for.inc32:29 %zext_ln60_3 = zext i4 %j46_load

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc32:30 %zext_ln60_3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="zext_ln60_3_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="7">
<![CDATA[
for.inc32:31 %zext_ln60_5 = zext i7 %zext_ln60_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln60_5"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:32 %add_ln60_4 = add i64 %zext_ln60_5, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_4"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:33 %gmem_b_addr_4 = getelementptr i8 %gmem_b, i64 %add_ln60_4

]]></Node>
<StgValue><ssdm name="gmem_b_addr_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="71" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:9 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:15 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:21 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:27 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:34 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc32:36 %add_ln60_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %j46_load

]]></Node>
<StgValue><ssdm name="add_ln60_s"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
for.inc32:37 %zext_ln60_4 = zext i7 %add_ln60_s

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:38 %add_ln60_5 = add i64 %zext_ln60_4, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_5"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:39 %gmem_b_addr_5 = getelementptr i8 %gmem_b, i64 %add_ln60_5

]]></Node>
<StgValue><ssdm name="gmem_b_addr_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="80" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:9 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:15 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:21 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:27 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:34 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:40 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="6">
<![CDATA[
for.inc32:42 %sext_ln60_1 = sext i6 %zext_ln60_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
for.inc32:43 %zext_ln60_6 = zext i7 %sext_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60_6"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:44 %add_ln60_6 = add i64 %zext_ln60_6, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_6"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:45 %gmem_b_addr_6 = getelementptr i8 %gmem_b, i64 %add_ln60_6

]]></Node>
<StgValue><ssdm name="gmem_b_addr_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="4">
<![CDATA[
for.inc32:3 %zext_ln57_1 = zext i4 %j46_load

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:9 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:15 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:21 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:27 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:34 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:40 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:46 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="5">
<![CDATA[
for.inc32:48 %sext_ln60_2 = sext i5 %zext_ln60_cast

]]></Node>
<StgValue><ssdm name="sext_ln60_2"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
for.inc32:49 %zext_ln60_7 = zext i7 %sext_ln60_2

]]></Node>
<StgValue><ssdm name="zext_ln60_7"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:50 %add_ln60_7 = add i64 %zext_ln60_7, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_7"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:51 %gmem_b_addr_7 = getelementptr i8 %gmem_b, i64 %add_ln60_7

]]></Node>
<StgValue><ssdm name="gmem_b_addr_7"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc32:54 %zext_ln60_7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="zext_ln60_7_cast"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
for.inc32:55 %zext_ln60_9 = zext i8 %zext_ln60_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln60_9"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:56 %add_ln60_8 = add i64 %zext_ln60_9, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_8"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:57 %gmem_b_addr_8 = getelementptr i8 %gmem_b, i64 %add_ln60_8

]]></Node>
<StgValue><ssdm name="gmem_b_addr_8"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc32:60 %add_ln60_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 9, i4 %j46_load

]]></Node>
<StgValue><ssdm name="add_ln60_16"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
for.inc32:61 %zext_ln60_8 = zext i8 %add_ln60_16

]]></Node>
<StgValue><ssdm name="zext_ln60_8"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:62 %add_ln60_9 = add i64 %zext_ln60_8, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_9"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:63 %gmem_b_addr_9 = getelementptr i8 %gmem_b, i64 %add_ln60_9

]]></Node>
<StgValue><ssdm name="gmem_b_addr_9"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.inc32:66 %zext_ln60_9_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %j46_cast

]]></Node>
<StgValue><ssdm name="zext_ln60_9_cast"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
for.inc32:67 %zext_ln60_11 = zext i8 %zext_ln60_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln60_11"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:68 %add_ln60_10 = add i64 %zext_ln60_11, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_10"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:69 %gmem_b_addr_10 = getelementptr i8 %gmem_b, i64 %add_ln60_10

]]></Node>
<StgValue><ssdm name="gmem_b_addr_10"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc32:72 %add_ln60_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 11, i4 %j46_load

]]></Node>
<StgValue><ssdm name="add_ln60_17"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
for.inc32:73 %zext_ln60_10 = zext i8 %add_ln60_17

]]></Node>
<StgValue><ssdm name="zext_ln60_10"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:74 %add_ln60_11 = add i64 %zext_ln60_10, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_11"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:75 %gmem_b_addr_11 = getelementptr i8 %gmem_b, i64 %add_ln60_11

]]></Node>
<StgValue><ssdm name="gmem_b_addr_11"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="7">
<![CDATA[
for.inc32:78 %sext_ln60_3 = sext i7 %zext_ln60_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln60_3"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
for.inc32:79 %zext_ln60_12 = zext i8 %sext_ln60_3

]]></Node>
<StgValue><ssdm name="zext_ln60_12"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:80 %add_ln60_12 = add i64 %zext_ln60_12, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_12"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:81 %gmem_b_addr_12 = getelementptr i8 %gmem_b, i64 %add_ln60_12

]]></Node>
<StgValue><ssdm name="gmem_b_addr_12"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="7">
<![CDATA[
for.inc32:84 %sext_ln60_4 = sext i7 %add_ln60_s

]]></Node>
<StgValue><ssdm name="sext_ln60_4"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
for.inc32:85 %zext_ln60_13 = zext i8 %sext_ln60_4

]]></Node>
<StgValue><ssdm name="zext_ln60_13"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:86 %add_ln60_13 = add i64 %zext_ln60_13, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_13"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:87 %gmem_b_addr_13 = getelementptr i8 %gmem_b, i64 %add_ln60_13

]]></Node>
<StgValue><ssdm name="gmem_b_addr_13"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="6">
<![CDATA[
for.inc32:90 %sext_ln60_5 = sext i6 %zext_ln60_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln60_5"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
for.inc32:91 %zext_ln60_14 = zext i8 %sext_ln60_5

]]></Node>
<StgValue><ssdm name="zext_ln60_14"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:92 %add_ln60_14 = add i64 %zext_ln60_14, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_14"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:93 %gmem_b_addr_14 = getelementptr i8 %gmem_b, i64 %add_ln60_14

]]></Node>
<StgValue><ssdm name="gmem_b_addr_14"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="5">
<![CDATA[
for.inc32:96 %sext_ln60_6 = sext i5 %zext_ln60_cast

]]></Node>
<StgValue><ssdm name="sext_ln60_6"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="8">
<![CDATA[
for.inc32:97 %zext_ln60_15 = zext i8 %sext_ln60_6

]]></Node>
<StgValue><ssdm name="zext_ln60_15"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:98 %add_ln60_15 = add i64 %zext_ln60_15, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln60_15"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:99 %gmem_b_addr_15 = getelementptr i8 %gmem_b, i64 %add_ln60_15

]]></Node>
<StgValue><ssdm name="gmem_b_addr_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="134" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:9 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:15 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:21 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:27 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:34 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:40 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:46 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:52 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="142" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc32:10 %gmem_b_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr

]]></Node>
<StgValue><ssdm name="gmem_b_addr_read"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:15 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:21 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:27 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:34 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:40 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:46 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:52 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:58 %gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_8_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="151" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:16 %gmem_b_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_1

]]></Node>
<StgValue><ssdm name="gmem_b_addr_1_read"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:21 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:27 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:34 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:40 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:46 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:52 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:58 %gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_8_req"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:64 %gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_9_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="160" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:22 %gmem_b_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_2

]]></Node>
<StgValue><ssdm name="gmem_b_addr_2_read"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:27 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:34 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:40 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:46 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:52 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:58 %gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_8_req"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:64 %gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_9_req"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:70 %gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_10_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="169" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:28 %gmem_b_addr_3_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_3

]]></Node>
<StgValue><ssdm name="gmem_b_addr_3_read"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:34 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:40 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:46 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:52 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:58 %gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_8_req"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:64 %gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_9_req"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:70 %gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_10_req"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:76 %gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_11_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="178" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:35 %gmem_b_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_4

]]></Node>
<StgValue><ssdm name="gmem_b_addr_4_read"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:40 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:46 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:52 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:58 %gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_8_req"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:64 %gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_9_req"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:70 %gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_10_req"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:76 %gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_11_req"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:82 %gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_12_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="187" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:41 %gmem_b_addr_5_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_5

]]></Node>
<StgValue><ssdm name="gmem_b_addr_5_read"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:46 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:52 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:58 %gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_8_req"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:64 %gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_9_req"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:70 %gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_10_req"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:76 %gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_11_req"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:82 %gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_12_req"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:88 %gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_13_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="196" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:47 %gmem_b_addr_6_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_6

]]></Node>
<StgValue><ssdm name="gmem_b_addr_6_read"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:52 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:58 %gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_8_req"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:64 %gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_9_req"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:70 %gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_10_req"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:76 %gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_11_req"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:82 %gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_12_req"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:88 %gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_13_req"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:94 %gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_14_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="205" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:53 %gmem_b_addr_7_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_7

]]></Node>
<StgValue><ssdm name="gmem_b_addr_7_read"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:58 %gmem_b_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_8_req"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:64 %gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_9_req"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:70 %gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_10_req"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:76 %gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_11_req"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:82 %gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_12_req"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:88 %gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_13_req"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:94 %gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_14_req"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:100 %gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_15_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="214" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:59 %gmem_b_addr_8_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_8

]]></Node>
<StgValue><ssdm name="gmem_b_addr_8_read"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:64 %gmem_b_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_9_req"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:70 %gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_10_req"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:76 %gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_11_req"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:82 %gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_12_req"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:88 %gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_13_req"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:94 %gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_14_req"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:100 %gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_15_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="222" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:65 %gmem_b_addr_9_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_9

]]></Node>
<StgValue><ssdm name="gmem_b_addr_9_read"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:70 %gmem_b_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_10_req"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:76 %gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_11_req"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:82 %gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_12_req"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:88 %gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_13_req"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:94 %gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_14_req"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:100 %gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_15_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="229" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:71 %gmem_b_addr_10_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_10

]]></Node>
<StgValue><ssdm name="gmem_b_addr_10_read"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:76 %gmem_b_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_11_req"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:82 %gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_12_req"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:88 %gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_13_req"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:94 %gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_14_req"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:100 %gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_15_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="235" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:77 %gmem_b_addr_11_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_11

]]></Node>
<StgValue><ssdm name="gmem_b_addr_11_read"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:82 %gmem_b_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_12_req"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:88 %gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_13_req"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:94 %gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_14_req"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:100 %gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_15_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="240" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:83 %gmem_b_addr_12_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_12

]]></Node>
<StgValue><ssdm name="gmem_b_addr_12_read"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:88 %gmem_b_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_13_req"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:94 %gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_14_req"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:100 %gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_15_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="244" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:89 %gmem_b_addr_13_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_13

]]></Node>
<StgValue><ssdm name="gmem_b_addr_13_read"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:94 %gmem_b_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_14_req"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:100 %gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_15_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="247" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:95 %gmem_b_addr_14_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_14

]]></Node>
<StgValue><ssdm name="gmem_b_addr_14_read"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:100 %gmem_b_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_15_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="249" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:101 %gmem_b_addr_15_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_15

]]></Node>
<StgValue><ssdm name="gmem_b_addr_15_read"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc32:4 %specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc32:5 %speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln60"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc32:6 %specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
for.inc32:102 %col_b = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_b_addr_15_read, i8 %gmem_b_addr_14_read, i8 %gmem_b_addr_13_read, i8 %gmem_b_addr_12_read, i8 %gmem_b_addr_11_read, i8 %gmem_b_addr_10_read, i8 %gmem_b_addr_9_read, i8 %gmem_b_addr_8_read, i8 %gmem_b_addr_7_read, i8 %gmem_b_addr_6_read, i8 %gmem_b_addr_5_read, i8 %gmem_b_addr_4_read, i8 %gmem_b_addr_3_read, i8 %gmem_b_addr_2_read, i8 %gmem_b_addr_1_read, i8 %gmem_b_addr_read

]]></Node>
<StgValue><ssdm name="col_b"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc32:103 %write_ln62 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %b_stream, i128 %col_b

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
for.end37.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
