Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: test_cam.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_cam.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_cam"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : test_cam
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/VGA_driver.v" into library work
Parsing module <VGA_Driver640x480>.
Analyzing Verilog file "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/PLL/clk_32MHZ_to_25M_24M.v" into library work
Parsing module <clk_32MHZ_to_25M_24M>.
Analyzing Verilog file "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/buffer_ram_dp.v" into library work
Parsing module <buffer_ram_dp>.
Analyzing Verilog file "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" into library work
Parsing module <captura_datos_downsampler>.
Analyzing Verilog file "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/test_cam.v" into library work
Parsing module <test_cam>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/test_cam.v" Line 106: Port LOCKED is not connected to this instance

Elaborating module <test_cam>.

Elaborating module <clk_32MHZ_to_25M_24M>.

Elaborating module <BUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=25,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=32,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=33,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=31.25,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/PLL/clk_32MHZ_to_25M_24M.v" Line 121: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/PLL/clk_32MHZ_to_25M_24M.v" Line 122: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/PLL/clk_32MHZ_to_25M_24M.v" Line 123: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/PLL/clk_32MHZ_to_25M_24M.v" Line 124: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <captura_datos_downsampler>.
WARNING:HDLCompiler:413 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 43: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 67: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v" Line 78: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:189 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/test_cam.v" Line 119: Size mismatch in connection of port <DW>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/test_cam.v" Line 131: Size mismatch in connection of port <DP_RAM_data_in>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/test_cam.v" Line 132: Size mismatch in connection of port <DP_RAM_addr_in>. Formal port size is 1-bit while actual signal size is 17-bit.

Elaborating module <buffer_ram_dp(AW=17,DW=8)>.
Reading initialization file \"src/image.men\".
WARNING:HDLCompiler:1670 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/buffer_ram_dp.v" Line 53: Signal <ram> in initial block is partially initialized.

Elaborating module <VGA_Driver640x480>.
WARNING:HDLCompiler:413 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/VGA_driver.v" Line 68: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/VGA_driver.v" Line 72: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/test_cam.v" Line 179: Result of 18-bit expression is truncated to fit in 17-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_cam>.
    Related source file is "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/test_cam.v".
        CAM_SCREEN_X = 320
        CAM_SCREEN_Y = 240
INFO:Xst:3210 - "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/test_cam.v" line 107: Output port <LOCKED> of the instance <clk25_24> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <GND_1_o_VGA_posY[8]_add_6_OUT> created at line 179.
    Found 9x8-bit multiplier for signal <n0028> created at line 179.
    Found 10-bit comparator greater for signal <GND_1_o_VGA_posX[9]_LessThan_4_o> created at line 176
    Found 9-bit comparator greater for signal <GND_1_o_VGA_posY[8]_LessThan_5_o> created at line 176
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <test_cam> synthesized.

Synthesizing Unit <clk_32MHZ_to_25M_24M>.
    Related source file is "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/PLL/clk_32MHZ_to_25M_24M.v".
    Summary:
	no macro.
Unit <clk_32MHZ_to_25M_24M> synthesized.

Synthesizing Unit <captura_datos_downsampler>.
    Related source file is "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/captura_datos_downsampler.v".
WARNING:Xst:647 - Input <DW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_in>.
    Found 1-bit register for signal <DP_RAM_regW>.
    Found 1-bit register for signal <cont>.
    Found 1-bit register for signal <DP_RAM_addr_in>.
    Found 1-bit adder for signal <cont_PWR_5_o_add_3_OUT<0>> created at line 67.
    Found 1-bit adder for signal <DP_RAM_addr_in_PWR_5_o_add_9_OUT<0>> created at line 78.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <captura_datos_downsampler> synthesized.

Synthesizing Unit <buffer_ram_dp>.
    Related source file is "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/buffer_ram_dp.v".
        AW = 17
        DW = 8
        imageFILE = "src/image.men"
    Found 131072x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <buffer_ram_dp> synthesized.

Synthesizing Unit <VGA_Driver640x480>.
    Related source file is "/home/elizabeth/work02-captura-datos-0v7670-grupo-05/hdl/src/VGA_driver.v".
    Found 9-bit register for signal <countY>.
    Found 10-bit register for signal <countX>.
    Found 9-bit adder for signal <countY[8]_GND_30_o_add_10_OUT> created at line 68.
    Found 10-bit adder for signal <countX[9]_GND_30_o_add_11_OUT> created at line 72.
    Found 10-bit comparator greater for signal <countX[9]_PWR_7_o_LessThan_3_o> created at line 50
    Found 10-bit comparator lessequal for signal <n0004> created at line 52
    Found 10-bit comparator greater for signal <countX[9]_PWR_7_o_LessThan_6_o> created at line 52
    Found 9-bit comparator lessequal for signal <n0009> created at line 53
    Found 9-bit comparator greater for signal <countY[8]_PWR_7_o_LessThan_8_o> created at line 53
    Found 10-bit comparator greater for signal <n0014> created at line 62
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGA_Driver640x480> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 131072x8-bit dual-port RAM                            : 1
# Multipliers                                          : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 5
 1-bit adder                                           : 2
 10-bit adder                                          : 1
 17-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 3
 10-bit register                                       : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 3
 17-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <VGA_Driver640x480>.
The following registers are absorbed into counter <countX>: 1 register on signal <countX>.
The following registers are absorbed into counter <countY>: 1 register on signal <countY>.
Unit <VGA_Driver640x480> synthesized (advanced).

Synthesizing (advanced) Unit <buffer_ram_dp>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 131072-word x 8-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_w>         | rise     |
    |     weA            | connected to signal <regwrite>      | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 131072-word x 8-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_r>         | rise     |
    |     addrB          | connected to signal <addr_out>      |          |
    |     doB            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <buffer_ram_dp> synthesized (advanced).

Synthesizing (advanced) Unit <captura_datos_downsampler>.
The following registers are absorbed into counter <DP_RAM_addr_in>: 1 register on signal <DP_RAM_addr_in>.
The following registers are absorbed into counter <cont>: 1 register on signal <cont>.
Unit <captura_datos_downsampler> synthesized (advanced).

Synthesizing (advanced) Unit <test_cam>.
	Multiplier <Mmult_n0028> in block <test_cam> and adder/subtractor <Madd_GND_1_o_VGA_posY[8]_add_6_OUT> in block <test_cam> are combined into a MAC<Maddsub_n0028>.
Unit <test_cam> synthesized (advanced).
WARNING:Xst:2677 - Node <data_in_1> of sequential type is unconnected in block <captura_datos_downsampler>.
WARNING:Xst:2677 - Node <data_in_2> of sequential type is unconnected in block <captura_datos_downsampler>.
WARNING:Xst:2677 - Node <data_in_3> of sequential type is unconnected in block <captura_datos_downsampler>.
WARNING:Xst:2677 - Node <data_in_4> of sequential type is unconnected in block <captura_datos_downsampler>.
WARNING:Xst:2677 - Node <data_in_5> of sequential type is unconnected in block <captura_datos_downsampler>.
WARNING:Xst:2677 - Node <data_in_6> of sequential type is unconnected in block <captura_datos_downsampler>.
WARNING:Xst:2677 - Node <data_in_7> of sequential type is unconnected in block <captura_datos_downsampler>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 131072x8-bit dual-port block RAM                      : 1
# MACs                                                 : 1
 9x8-to-17-bit MAC                                     : 1
# Counters                                             : 4
 1-bit up counter                                      : 2
 10-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 1
 17-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance clk25_24/pll_base_inst in unit test_cam of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <test_cam> ...

Optimizing unit <VGA_Driver640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_cam, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test_cam.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 178
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 23
#      LUT2                        : 27
#      LUT3                        : 4
#      LUT4                        : 7
#      LUT5                        : 10
#      LUT6                        : 16
#      MUXCY                       : 40
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 24
#      FD                          : 1
#      FDE                         : 4
#      FDR                         : 10
#      FDRE                        : 9
# RAMS                             : 32
#      RAMB36E1                    : 32
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 17
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  126800     0%  
 Number of Slice LUTs:                   92  out of  63400     0%  
    Number used as Logic:                92  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     93
   Number with an unused Flip Flop:      69  out of     93    74%  
   Number with an unused LUT:             1  out of     93     1%  
   Number of fully used LUT-FF pairs:    23  out of     93    24%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  23  out of    210    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of    135    23%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CAM_PCLK                           | BUFGP                  | 4     |
clk                                | PLL_ADV:CLKOUT0        | 52    |
clk                                | IBUFG                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------+------------------------+-------+
Control Signal                      | Buffer(FF name)        | Load  |
------------------------------------+------------------------+-------+
N100(DP_RAM/Mram_ram161:CASCADEOUTB)| NONE(DP_RAM/Mram_ram16)| 2     |
N38(DP_RAM/Mram_ram21:CASCADEOUTA)  | NONE(DP_RAM/Mram_ram2) | 2     |
N40(DP_RAM/Mram_ram21:CASCADEOUTB)  | NONE(DP_RAM/Mram_ram2) | 2     |
N42(DP_RAM/Mram_ram17:CASCADEOUTA)  | NONE(DP_RAM/Mram_ram1) | 2     |
N44(DP_RAM/Mram_ram17:CASCADEOUTB)  | NONE(DP_RAM/Mram_ram1) | 2     |
N46(DP_RAM/Mram_ram31:CASCADEOUTA)  | NONE(DP_RAM/Mram_ram3) | 2     |
N48(DP_RAM/Mram_ram31:CASCADEOUTB)  | NONE(DP_RAM/Mram_ram3) | 2     |
N50(DP_RAM/Mram_ram41:CASCADEOUTA)  | NONE(DP_RAM/Mram_ram4) | 2     |
N52(DP_RAM/Mram_ram41:CASCADEOUTB)  | NONE(DP_RAM/Mram_ram4) | 2     |
N54(DP_RAM/Mram_ram71:CASCADEOUTA)  | NONE(DP_RAM/Mram_ram7) | 2     |
N56(DP_RAM/Mram_ram71:CASCADEOUTB)  | NONE(DP_RAM/Mram_ram7) | 2     |
N58(DP_RAM/Mram_ram51:CASCADEOUTA)  | NONE(DP_RAM/Mram_ram5) | 2     |
N60(DP_RAM/Mram_ram51:CASCADEOUTB)  | NONE(DP_RAM/Mram_ram5) | 2     |
N62(DP_RAM/Mram_ram61:CASCADEOUTA)  | NONE(DP_RAM/Mram_ram6) | 2     |
N64(DP_RAM/Mram_ram61:CASCADEOUTB)  | NONE(DP_RAM/Mram_ram6) | 2     |
N66(DP_RAM/Mram_ram101:CASCADEOUTA) | NONE(DP_RAM/Mram_ram10)| 2     |
N68(DP_RAM/Mram_ram101:CASCADEOUTB) | NONE(DP_RAM/Mram_ram10)| 2     |
N70(DP_RAM/Mram_ram81:CASCADEOUTA)  | NONE(DP_RAM/Mram_ram8) | 2     |
N72(DP_RAM/Mram_ram81:CASCADEOUTB)  | NONE(DP_RAM/Mram_ram8) | 2     |
N74(DP_RAM/Mram_ram91:CASCADEOUTA)  | NONE(DP_RAM/Mram_ram9) | 2     |
N76(DP_RAM/Mram_ram91:CASCADEOUTB)  | NONE(DP_RAM/Mram_ram9) | 2     |
N78(DP_RAM/Mram_ram131:CASCADEOUTA) | NONE(DP_RAM/Mram_ram13)| 2     |
N80(DP_RAM/Mram_ram131:CASCADEOUTB) | NONE(DP_RAM/Mram_ram13)| 2     |
N82(DP_RAM/Mram_ram111:CASCADEOUTA) | NONE(DP_RAM/Mram_ram11)| 2     |
N84(DP_RAM/Mram_ram111:CASCADEOUTB) | NONE(DP_RAM/Mram_ram11)| 2     |
N86(DP_RAM/Mram_ram121:CASCADEOUTA) | NONE(DP_RAM/Mram_ram12)| 2     |
N88(DP_RAM/Mram_ram121:CASCADEOUTB) | NONE(DP_RAM/Mram_ram12)| 2     |
N90(DP_RAM/Mram_ram141:CASCADEOUTA) | NONE(DP_RAM/Mram_ram14)| 2     |
N92(DP_RAM/Mram_ram141:CASCADEOUTB) | NONE(DP_RAM/Mram_ram14)| 2     |
N94(DP_RAM/Mram_ram151:CASCADEOUTA) | NONE(DP_RAM/Mram_ram15)| 2     |
N96(DP_RAM/Mram_ram151:CASCADEOUTB) | NONE(DP_RAM/Mram_ram15)| 2     |
N98(DP_RAM/Mram_ram161:CASCADEOUTA) | NONE(DP_RAM/Mram_ram16)| 2     |
------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.008ns (Maximum Frequency: 332.433MHz)
   Minimum input arrival time before clock: 1.188ns
   Maximum output required time after clock: 1.673ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CAM_PCLK'
  Clock period: 1.148ns (frequency: 871.440MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               1.148ns (Levels of Logic = 1)
  Source:            Capture_Downsampler/DP_RAM_addr_in (FF)
  Destination:       Capture_Downsampler/DP_RAM_addr_in (FF)
  Source Clock:      CAM_PCLK falling
  Destination Clock: CAM_PCLK falling

  Data Path: Capture_Downsampler/DP_RAM_addr_in to Capture_Downsampler/DP_RAM_addr_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             33   0.361   0.386  Capture_Downsampler/DP_RAM_addr_in (Capture_Downsampler/DP_RAM_addr_in)
     INV:I->O              1   0.113   0.279  Capture_Downsampler/Mcount_DP_RAM_addr_in_xor<0>11_INV_0 (Result)
     FDE:D                     0.008          Capture_Downsampler/DP_RAM_addr_in
    ----------------------------------------
    Total                      1.148ns (0.482ns logic, 0.666ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.008ns (frequency: 332.433MHz)
  Total number of paths / destination ports: 944 / 39
-------------------------------------------------------------------------
Delay:               3.850ns (Levels of Logic = 10)
  Source:            VGA640x480/countY_5 (FF)
  Destination:       inst_LPM_FF (FF)
  Source Clock:      clk rising 0.8X
  Destination Clock: clk rising 0.8X

  Data Path: VGA640x480/countY_5 to inst_LPM_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.361   0.716  VGA640x480/countY_5 (VGA640x480/countY_5)
     LUT5:I0->O            1   0.097   0.295  Maddsub_n0028_Madd1_xor<8>11 (Maddsub_n0028_Madd_121)
     LUT6:I5->O            1   0.097   0.000  Maddsub_n0028_Madd3_lut<10> (Maddsub_n0028_Madd3_lut<10>)
     MUXCY:S->O            1   0.353   0.000  Maddsub_n0028_Madd3_cy<10> (Maddsub_n0028_Madd3_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_n0028_Madd3_cy<11> (Maddsub_n0028_Madd3_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_n0028_Madd3_cy<12> (Maddsub_n0028_Madd3_cy<12>)
     XORCY:CI->O           1   0.370   0.295  Maddsub_n0028_Madd3_xor<13> (Maddsub_n0028_15)
     LUT1:I0->O            1   0.097   0.000  Maddsub_n0028_Madd_cy<15>_rt (Maddsub_n0028_Madd_cy<15>_rt)
     MUXCY:S->O            0   0.353   0.000  Maddsub_n0028_Madd_cy<15> (Maddsub_n0028_Madd_cy<15>)
     XORCY:CI->O           1   0.370   0.295  Maddsub_n0028_Madd_xor<16> (GND_1_o_VGA_posY[8]_add_6_OUT<16>)
     LUT2:I1->O            1   0.097   0.000  Mmux_DP_RAM_addr_out81 (DP_RAM_addr_out<16>)
     FD:D                      0.008          inst_LPM_FF
    ----------------------------------------
    Total                      3.850ns (2.249ns logic, 1.601ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CAM_PCLK'
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Offset:              0.866ns (Levels of Logic = 2)
  Source:            CAM_HREF (PAD)
  Destination:       Capture_Downsampler/DP_RAM_regW (FF)
  Destination Clock: CAM_PCLK rising

  Data Path: CAM_HREF to Capture_Downsampler/DP_RAM_regW
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.379  CAM_HREF_IBUF (CAM_HREF_IBUF)
     LUT2:I0->O            4   0.097   0.293  Capture_Downsampler/HREF_VSYNC_AND_1_o1 (Capture_Downsampler/HREF_VSYNC_AND_1_o)
     FDE:CE                    0.095          Capture_Downsampler/data_in_0
    ----------------------------------------
    Total                      0.866ns (0.193ns logic, 0.673ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              1.188ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       VGA640x480/countX_0 (FF)
  Destination Clock: clk rising 0.8X

  Data Path: rst to VGA640x480/countX_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.421  rst_IBUF (rst_IBUF)
     LUT2:I0->O           10   0.097   0.321  VGA640x480/Mcount_countX_val1 (VGA640x480/Mcount_countX_val)
     FDR:R                     0.349          VGA640x480/countX_0
    ----------------------------------------
    Total                      1.188ns (0.447ns logic, 0.741ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 46 / 10
-------------------------------------------------------------------------
Offset:              1.673ns (Levels of Logic = 3)
  Source:            VGA640x480/countY_5 (FF)
  Destination:       VGA_Vsync_n (PAD)
  Source Clock:      clk rising 0.8X

  Data Path: VGA640x480/countY_5 to VGA_Vsync_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.361   0.543  VGA640x480/countY_5 (VGA640x480/countY_5)
     LUT3:I0->O            1   0.097   0.295  VGA640x480/Vsync_n_SW0 (N109)
     LUT6:I5->O            1   0.097   0.279  VGA640x480/Vsync_n (VGA_Vsync_n_OBUF)
     OBUF:I->O                 0.000          VGA_Vsync_n_OBUF (VGA_Vsync_n)
    ----------------------------------------
    Total                      1.673ns (0.555ns logic, 1.118ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CAM_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_PCLK       |    1.050|         |    1.148|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_PCLK       |    1.236|         |         |         |
clk            |    3.850|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 23.46 secs
 
--> 


Total memory usage is 524496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    3 (   0 filtered)

