# Computer_Architecture_Labs

## Labs One & Two
The lab considered building the ALU in the processor to be a multifunctional unit for various operations, and smooth to operate on for any inputs with N-bits.
### Simulation
![Simulation](https://github.com/user-attachments/assets/f2b1a994-aa8f-4d5a-913b-3f5ed4db6690)
### RTL Design
![RTL Design](https://github.com/user-attachments/assets/f434c4b4-0796-42c6-a1c2-d7d93d2a8418)

## Lab Three
The lab considered building a memory with two different implementations:
  - 64B RAM
  - 64B Registers File
### RAM
#### Simulation
![Simulation](https://github.com/user-attachments/assets/47bd243c-1e55-4cf8-8816-3752bec89a21)
#### RTL Desing
![memory_RTL](https://github.com/user-attachments/assets/f9e4a867-08bf-424e-ba7c-a2120bb7238a)

### Registers File
#### Simulation
![Simulation](https://github.com/user-attachments/assets/9191cbbf-0046-47bb-b7ac-7fdb591b18be)
#### RTL Design
![regs_file_RTL](https://github.com/user-attachments/assets/35f7e826-e713-4dee-9774-e891e9acb665)
