/*
*   hardware.h
*
*   AV3XX emulator
*   Copyright (c) 2005 by Christophe THOMAS (oxygen77 at free.fr)
*
* All files in this archive are subject to the GNU General Public License.
* See the file COPYING in the source tree root for full license agreement.
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express of implied.
*/

#define ARCH_NAME         "AV1XX"
#define CHIP_NAME         "DSC25"

/************************************************************ Memory Zone */

#define RESET_VECTOR      0x00000000

#define IRAM_START        0x00000000
#define IRAM_END          0x00008000
#define TI_REG_START      0x00030000
#define TI_REG_END        0x00040000

/*IRAM should be the same on all arch */



#define FLASH_START       0x100000
#define FLASH_END         0x180000
#define FLASH_LOAD_OFFSET 0x000000

#define SDRAM_START       0x00900000
#define SDRAM_END         0x01900000
#define SDRAM_LOAD_OFFSET 0x00000000

/************************************************************ initial state */

#define START_ADDR        SDRAM_START
//#define START_ADDR        FLASH_START
#define STACK_INIT        (IRAM_END - 0x4)
#define RESET_INIT_VAL    0xEA03FFFE
#define INIT_MODE         M_SVC

//#define HAS_VID0
#define HAS_LCD

//#define HAS_UART_XWIN

/************************************************************ HW config */

/********************** TIMERS    ****************************************/
#define TMR0_START   TI_REG_START+0x000
#define TMR1_START   TI_REG_START+0x080
#define TMR2_START   TI_REG_START+0x100
#define TMR3_START   TI_REG_START+0x180

/********************** UART 0   ****************************************/
#define UART0_START   TI_REG_START+0x300
#define UART0_END     TI_REG_START+0x310

/********************** UART 1   ****************************************/
#define UART1_START   TI_REG_START+0x380
#define UART1_END     TI_REG_START+0x390

/********************** WDT   ****************************************/
#define WDT_START   TI_REG_START+0x400
#define WDT_END     TI_REG_START+0x406

#define WDT_FIQ     0x1b

/********************** IRQ      ****************************************/
#define IRQ_START   TI_REG_START+0x500
#define IRQ_END     TI_REG_START+0x560

#define FIQ_0    0x0
#define FIQ_1    0x2
#define IRQ_0    0x4
#define IRQ_1    0x6

#define INT_STATUS      (IRQ_START+0x0)
#define INT_FIQ_ENTRY   (IRQ_START+0x8)
#define INT_IRQ_ENTRY   (IRQ_START+0xC)
#define INT_FSEL        (IRQ_START+0x20)
#define INT_ENABLE      (IRQ_START+0x24)

#define IRQ_OFFSET 2

#define INT_EABASE      (IRQ_START+0x30)
#define INT_INTPRIO     (IRQ_START+0x40)

#define NB_INT        28

#define NB_FIQ        2
#define NB_IRQ        2

#define NB_OF_REG     NB_FIQ+NB_IRQ
#define REG_NUM(irq)  (irq<16?0:1)
#define REAL_NUM(irq) (irq<16?irq:irq-16) //get the irq line number in the reg

/********************** GPIO     ****************************************/
#define GPIO_START   TI_REG_START+0x580
#define GPIO_END     TI_REG_START+0x596

#define NB_GPIO_REG                        2

#define GPIO_DIRECTION0                    (GPIO_START+0x00)  // GIO 0-15
#define GPIO_DIRECTION1                    (GPIO_START+0x02)  // GIO 16-31

#define GPIO_INVERT0                       (GPIO_START+0x04)  // GIO 0-15
#define GPIO_INVERT1                       (GPIO_START+0x06)  // GIO 16-31

#define GPIO_BITSET0                       (GPIO_START+0x08)  // GIO 0-15
#define GPIO_BITSET1                       (GPIO_START+0x0a)  // GIO 16-31

#define GPIO_BITCLEAR0                     (GPIO_START+0x0c)  // GIO 0-15
#define GPIO_BITCLEAR1                     (GPIO_START+0x0e)  // GIO 16-31

#define GPIO_ENABLE_IRQ                    (GPIO_START+0x10)  // GIO 0-7
#define GPIO_FSEL                          (GPIO_START+0x12)
#define GPIO_BITRATE                       (GPIO_START+0x14)

#define GPIO_STR  \
{ "ON" , "SPDIF/UART1_RX", "UKN", "UKN", "MAS_EOD", "UKN", "IR", "UKN", \
  "MAS_D0", "MAS_D1", "MAS_D2", "MAS_D3", "MAS_D4", "MAS_D5", "MAS_D6", "MAS_D7", \
                    \
  "MAS_PWR", "UKN", "I2C_CLK", "I2C_DA", "UKN", "CPLD_MOD_SENSE", "CPLD_SIGNAL", "BCK_LIGHT", \
  "UKN", "UKN", "UKN", "UKN", "OFF", "VIDEO/UART1_TX", "MAS_RTR", "MAS_PR"  \
}

#define GPIO_ON_NUM   0x00
#define GPIO_SPDIF_UART1_TX      0x01
#define GPIO_MAS_EOD  0x04
#define GPIO_MAS_Di   0x08
#define GPIO_MAS_PW   0x10

#define GPIO_OFF_NUM  0x1C
#define GPIO_MAS_PR   0x1F

#define GPIO_I2C_SDA  0x13
#define GPIO_I2C_SCL  0x12

#define GPIO_LCD                 0x17
#define GPIO_VID_OUT_UART1_RX    0x1D

/********************** I2C     ****************************************/

/********************** OSD     ****************************************/
#define OSD_START   TI_REG_START+0x680
#define OSD_END     TI_REG_START+0x700

/********************** CCD     ****************************************/
#define CCD_START   TI_REG_START+0x700
#define CCD_END     TI_REG_START+0x73A

/********************** PREVIEW ****************************************/
#define PREVIEW_START   TI_REG_START+0x780
#define PREVIEW_END     TI_REG_START+0x7EC

/********************** PAL NTSC Encoder *******************************/
#define PAL_NTSC_ENC_START   TI_REG_START+0x800
#define PAL_NTSC_ENC_END     TI_REG_START+0x83A

/********************** CLOCK    ****************************************/
#define CLOCK_START   TI_REG_START+0x880
#define CLOCK_END     TI_REG_START+0x890

#define  MEM_CFG_START TI_REG_START+0x920
#define  MEM_CFG_STOP TI_REG_START+0x960

/********************** ECR      ****************************************/
#define ECR_START   TI_REG_START+0x900
#define ECR_END     TI_REG_START+0x906

/********************** TI VERSION **************************************/
#define TI_VER_START   TI_REG_START+0x906
#define TI_VER_END     TI_REG_START+0x908

#define TI_VER 0x32

/********************** HW_30A24 ****************************************/

/* this HW is used on the av for the usb/DC/HD status */
#define HAS_HW_30A24

/********************** DMA      ****************************************/
#define DMA_START   TI_REG_START+0xa38
#define DMA_END     TI_REG_START+0xa48

#define DMA_SDRAM         0x5
#define DMA_ATA           0x1
#define DMA_CF            0x1

#define DMA_SRC_HI  DMA_START+0x0
#define DMA_SRC_LO  DMA_START+0x2
#define DMA_DST_HI  DMA_START+0x4
#define DMA_DST_LO  DMA_START+0x6
#define DMA_SIZE    DMA_START+0x8
#define DMA_SEL     DMA_START+0xa
#define DMA_CTL     DMA_START+0xc
#define DMA_GO      DMA_START+0xc

#define INT_DMA     15

#define DSP_START   TI_REG_START+0x600
#define DSP_END     TI_REG_START+0x610

/********************** IDE ****************************************/
#define IDE_BASE    0x02500000
#define IDE_END     0x02500400

#define CF_BASE    0x02500000
#define CF_END     0x02500400

#define IDE_DATA                          (0x000)
#define IDE_ERROR                         (0x080)
#define IDE_NSECTOR                       (0x100)
#define IDE_SECTOR                        (0x180)
#define IDE_LCYL                          (0x200)
#define IDE_HCYL                          (0x280)
#define IDE_SELECT                        (0x300)
#define IDE_CONTROL                       (0x340)
#define IDE_STATUS                        (0x380)
#define IDE_COMMAND                       (0x380)

/********************** CPLD     ****************************************/
#define CPLD_START       0x05000000
#define CPLD_END         0x06000000
#define CPLD_PORT_OFFSET 0x00100000

/********************** LCD      ****************************************/
#define SCREEN_WIDTH  320
#define SCREEN_HEIGHT 240
