|processor
inclock => clock.IN13
INreset => reset.IN25
ps2_key_pressed => ~NO_FANOUT~
ps2_out[0] => ~NO_FANOUT~
ps2_out[1] => ~NO_FANOUT~
ps2_out[2] => ~NO_FANOUT~
ps2_out[3] => ~NO_FANOUT~
ps2_out[4] => ~NO_FANOUT~
ps2_out[5] => ~NO_FANOUT~
ps2_out[6] => ~NO_FANOUT~
ps2_out[7] => ~NO_FANOUT~
lcd_write <= <GND>
lcd_data[0] <= <GND>
lcd_data[1] <= <GND>
lcd_data[2] <= <GND>
lcd_data[3] <= <GND>
lcd_data[4] <= <GND>
lcd_data[5] <= <GND>
lcd_data[6] <= <GND>
lcd_data[7] <= <GND>
lcd_data[8] <= <GND>
lcd_data[9] <= <GND>
lcd_data[10] <= <GND>
lcd_data[11] <= <GND>
lcd_data[12] <= <GND>
lcd_data[13] <= <GND>
lcd_data[14] <= <GND>
lcd_data[15] <= <GND>
lcd_data[16] <= <GND>
lcd_data[17] <= <GND>
lcd_data[18] <= <GND>
lcd_data[19] <= <GND>
lcd_data[20] <= <GND>
lcd_data[21] <= <GND>
lcd_data[22] <= <GND>
lcd_data[23] <= <GND>
lcd_data[24] <= <GND>
lcd_data[25] <= <GND>
lcd_data[26] <= <GND>
lcd_data[27] <= <GND>
lcd_data[28] <= <GND>
lcd_data[29] <= <GND>
lcd_data[30] <= <GND>
lcd_data[31] <= <GND>
debug_data[0] <= debug_data[0].DB_MAX_OUTPUT_PORT_TYPE
debug_data[1] <= debug_data[1].DB_MAX_OUTPUT_PORT_TYPE
debug_data[2] <= debug_data[2].DB_MAX_OUTPUT_PORT_TYPE
debug_data[3] <= debug_data[3].DB_MAX_OUTPUT_PORT_TYPE
debug_data[4] <= debug_data[4].DB_MAX_OUTPUT_PORT_TYPE
debug_data[5] <= debug_data[5].DB_MAX_OUTPUT_PORT_TYPE
debug_data[6] <= debug_data[6].DB_MAX_OUTPUT_PORT_TYPE
debug_data[7] <= debug_data[7].DB_MAX_OUTPUT_PORT_TYPE
debug_data[8] <= debug_data[8].DB_MAX_OUTPUT_PORT_TYPE
debug_data[9] <= debug_data[9].DB_MAX_OUTPUT_PORT_TYPE
debug_data[10] <= debug_data[10].DB_MAX_OUTPUT_PORT_TYPE
debug_data[11] <= debug_data[11].DB_MAX_OUTPUT_PORT_TYPE
debug_data[12] <= debug_data[12].DB_MAX_OUTPUT_PORT_TYPE
debug_data[13] <= debug_data[13].DB_MAX_OUTPUT_PORT_TYPE
debug_data[14] <= debug_data[14].DB_MAX_OUTPUT_PORT_TYPE
debug_data[15] <= debug_data[15].DB_MAX_OUTPUT_PORT_TYPE
debug_data[16] <= debug_data[16].DB_MAX_OUTPUT_PORT_TYPE
debug_data[17] <= debug_data[17].DB_MAX_OUTPUT_PORT_TYPE
debug_data[18] <= debug_data[18].DB_MAX_OUTPUT_PORT_TYPE
debug_data[19] <= debug_data[19].DB_MAX_OUTPUT_PORT_TYPE
debug_data[20] <= debug_data[20].DB_MAX_OUTPUT_PORT_TYPE
debug_data[21] <= debug_data[21].DB_MAX_OUTPUT_PORT_TYPE
debug_data[22] <= debug_data[22].DB_MAX_OUTPUT_PORT_TYPE
debug_data[23] <= debug_data[23].DB_MAX_OUTPUT_PORT_TYPE
debug_data[24] <= debug_data[24].DB_MAX_OUTPUT_PORT_TYPE
debug_data[25] <= debug_data[25].DB_MAX_OUTPUT_PORT_TYPE
debug_data[26] <= debug_data[26].DB_MAX_OUTPUT_PORT_TYPE
debug_data[27] <= debug_data[27].DB_MAX_OUTPUT_PORT_TYPE
debug_data[28] <= debug_data[28].DB_MAX_OUTPUT_PORT_TYPE
debug_data[29] <= debug_data[29].DB_MAX_OUTPUT_PORT_TYPE
debug_data[30] <= debug_data[30].DB_MAX_OUTPUT_PORT_TYPE
debug_data[31] <= debug_data[31].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[0] <= XMALUOutput[0].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[1] <= XMALUOutput[1].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[2] <= XMALUOutput[2].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[3] <= XMALUOutput[3].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[4] <= XMALUOutput[4].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[5] <= XMALUOutput[5].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[6] <= XMALUOutput[6].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[7] <= XMALUOutput[7].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[8] <= XMALUOutput[8].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[9] <= XMALUOutput[9].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[10] <= XMALUOutput[10].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[11] <= XMALUOutput[11].DB_MAX_OUTPUT_PORT_TYPE
start => start.IN1
left => left.IN1
right => right.IN1
stop => stop.IN1
shoot => shoot.IN1
timerInterrupt => timerInterrupt.IN1
leds[0] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= extendedShootData[0].DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= <GND>
leds[5] <= myDFFE:latchPos0.port4
leds[6] <= myDFFE:latchPos1.port4
leds[7] <= myDFFE:latchPos2.port4
outclock <= clock.DB_MAX_OUTPUT_PORT_TYPE
readingPos <= readingPos.DB_MAX_OUTPUT_PORT_TYPE
testPC[0] <= FDPC[0].DB_MAX_OUTPUT_PORT_TYPE
testPC[1] <= FDPC[1].DB_MAX_OUTPUT_PORT_TYPE
testPC[2] <= FDPC[2].DB_MAX_OUTPUT_PORT_TYPE
testPC[3] <= FDPC[3].DB_MAX_OUTPUT_PORT_TYPE
testPC[4] <= FDPC[4].DB_MAX_OUTPUT_PORT_TYPE
playerXPosition[0] <= Register32:playerXReg.port4
playerXPosition[1] <= Register32:playerXReg.port4
playerXPosition[2] <= Register32:playerXReg.port4
playerXPosition[3] <= Register32:playerXReg.port4
playerXPosition[4] <= Register32:playerXReg.port4
playerXPosition[5] <= Register32:playerXReg.port4
playerXPosition[6] <= Register32:playerXReg.port4
playerXPosition[7] <= Register32:playerXReg.port4
playerXPosition[8] <= Register32:playerXReg.port4
playerXPosition[9] <= Register32:playerXReg.port4
playerYPosition[0] <= Register32:playerYReg.port4
playerYPosition[1] <= Register32:playerYReg.port4
playerYPosition[2] <= Register32:playerYReg.port4
playerYPosition[3] <= Register32:playerYReg.port4
playerYPosition[4] <= Register32:playerYReg.port4
playerYPosition[5] <= Register32:playerYReg.port4
playerYPosition[6] <= Register32:playerYReg.port4
playerYPosition[7] <= Register32:playerYReg.port4
playerYPosition[8] <= Register32:playerYReg.port4
bulletXPosition[0] <= Register32:bulletXReg.port4
bulletXPosition[1] <= Register32:bulletXReg.port4
bulletXPosition[2] <= Register32:bulletXReg.port4
bulletXPosition[3] <= Register32:bulletXReg.port4
bulletXPosition[4] <= Register32:bulletXReg.port4
bulletXPosition[5] <= Register32:bulletXReg.port4
bulletXPosition[6] <= Register32:bulletXReg.port4
bulletXPosition[7] <= Register32:bulletXReg.port4
bulletXPosition[8] <= Register32:bulletXReg.port4
bulletXPosition[9] <= Register32:bulletXReg.port4
bulletYPosition[0] <= Register32:bulletYReg.port4
bulletYPosition[1] <= Register32:bulletYReg.port4
bulletYPosition[2] <= Register32:bulletYReg.port4
bulletYPosition[3] <= Register32:bulletYReg.port4
bulletYPosition[4] <= Register32:bulletYReg.port4
bulletYPosition[5] <= Register32:bulletYReg.port4
bulletYPosition[6] <= Register32:bulletYReg.port4
bulletYPosition[7] <= Register32:bulletYReg.port4
bulletYPosition[8] <= Register32:bulletYReg.port4
enemyXPosition[0] <= Register32:enemyXReg.port4
enemyXPosition[1] <= Register32:enemyXReg.port4
enemyXPosition[2] <= Register32:enemyXReg.port4
enemyXPosition[3] <= Register32:enemyXReg.port4
enemyXPosition[4] <= Register32:enemyXReg.port4
enemyXPosition[5] <= Register32:enemyXReg.port4
enemyXPosition[6] <= Register32:enemyXReg.port4
enemyXPosition[7] <= Register32:enemyXReg.port4
enemyXPosition[8] <= Register32:enemyXReg.port4
enemyXPosition[9] <= Register32:enemyXReg.port4
enemyYPosition[0] <= Register32:enemyYReg.port4
enemyYPosition[1] <= Register32:enemyYReg.port4
enemyYPosition[2] <= Register32:enemyYReg.port4
enemyYPosition[3] <= Register32:enemyYReg.port4
enemyYPosition[4] <= Register32:enemyYReg.port4
enemyYPosition[5] <= Register32:enemyYReg.port4
enemyYPosition[6] <= Register32:enemyYReg.port4
enemyYPosition[7] <= Register32:enemyYReg.port4
enemyYPosition[8] <= Register32:enemyYReg.port4
RegWriteData[0] <= RegWriteData[0].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[1] <= RegWriteData[1].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[2] <= RegWriteData[2].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[3] <= RegWriteData[3].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[4] <= RegWriteData[4].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[5] <= RegWriteData[5].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[6] <= RegWriteData[6].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[7] <= RegWriteData[7].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[8] <= RegWriteData[8].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[9] <= RegWriteData[9].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[10] <= RegWriteData[10].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[11] <= RegWriteData[11].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[12] <= RegWriteData[12].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[13] <= RegWriteData[13].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[14] <= RegWriteData[14].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[15] <= RegWriteData[15].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[16] <= RegWriteData[16].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[17] <= RegWriteData[17].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[18] <= RegWriteData[18].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[19] <= RegWriteData[19].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[20] <= RegWriteData[20].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[21] <= RegWriteData[21].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[22] <= RegWriteData[22].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[23] <= RegWriteData[23].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[24] <= RegWriteData[24].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[25] <= RegWriteData[25].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[26] <= RegWriteData[26].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[27] <= RegWriteData[27].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[28] <= RegWriteData[28].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[29] <= RegWriteData[29].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[30] <= RegWriteData[30].DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[31] <= RegWriteData[31].DB_MAX_OUTPUT_PORT_TYPE
speedData[0] <= speedData[0].DB_MAX_OUTPUT_PORT_TYPE
speedData[1] <= speedData[1].DB_MAX_OUTPUT_PORT_TYPE
speedData[2] <= speedData[2].DB_MAX_OUTPUT_PORT_TYPE
speedData[3] <= speedData[3].DB_MAX_OUTPUT_PORT_TYPE
speedData[4] <= speedData[4].DB_MAX_OUTPUT_PORT_TYPE
speedData[5] <= speedData[5].DB_MAX_OUTPUT_PORT_TYPE
speedData[6] <= speedData[6].DB_MAX_OUTPUT_PORT_TYPE
speedData[7] <= speedData[7].DB_MAX_OUTPUT_PORT_TYPE
speedData[8] <= speedData[8].DB_MAX_OUTPUT_PORT_TYPE
speedData[9] <= speedData[9].DB_MAX_OUTPUT_PORT_TYPE
speedData[10] <= speedData[10].DB_MAX_OUTPUT_PORT_TYPE
speedData[11] <= speedData[11].DB_MAX_OUTPUT_PORT_TYPE
speedData[12] <= speedData[12].DB_MAX_OUTPUT_PORT_TYPE
speedData[13] <= speedData[13].DB_MAX_OUTPUT_PORT_TYPE
speedData[14] <= speedData[14].DB_MAX_OUTPUT_PORT_TYPE
speedData[15] <= speedData[15].DB_MAX_OUTPUT_PORT_TYPE
speedData[16] <= speedData[16].DB_MAX_OUTPUT_PORT_TYPE
speedData[17] <= speedData[17].DB_MAX_OUTPUT_PORT_TYPE
speedData[18] <= speedData[18].DB_MAX_OUTPUT_PORT_TYPE
speedData[19] <= speedData[19].DB_MAX_OUTPUT_PORT_TYPE
speedData[20] <= speedData[20].DB_MAX_OUTPUT_PORT_TYPE
speedData[21] <= speedData[21].DB_MAX_OUTPUT_PORT_TYPE
speedData[22] <= speedData[22].DB_MAX_OUTPUT_PORT_TYPE
speedData[23] <= speedData[23].DB_MAX_OUTPUT_PORT_TYPE
speedData[24] <= speedData[24].DB_MAX_OUTPUT_PORT_TYPE
speedData[25] <= speedData[25].DB_MAX_OUTPUT_PORT_TYPE
speedData[26] <= speedData[26].DB_MAX_OUTPUT_PORT_TYPE
speedData[27] <= speedData[27].DB_MAX_OUTPUT_PORT_TYPE
speedData[28] <= speedData[28].DB_MAX_OUTPUT_PORT_TYPE
speedData[29] <= speedData[29].DB_MAX_OUTPUT_PORT_TYPE
speedData[30] <= speedData[30].DB_MAX_OUTPUT_PORT_TYPE
speedData[31] <= speedData[31].DB_MAX_OUTPUT_PORT_TYPE
shootData <= extendedShootData[0].DB_MAX_OUTPUT_PORT_TYPE
readingBulletX <= readingBulletX.DB_MAX_OUTPUT_PORT_TYPE
readingBulletY <= readingBulletY.DB_MAX_OUTPUT_PORT_TYPE
enemyBulletXPosition[0] <= Register32:enemyBulletXReg.port4
enemyBulletXPosition[1] <= Register32:enemyBulletXReg.port4
enemyBulletXPosition[2] <= Register32:enemyBulletXReg.port4
enemyBulletXPosition[3] <= Register32:enemyBulletXReg.port4
enemyBulletXPosition[4] <= Register32:enemyBulletXReg.port4
enemyBulletXPosition[5] <= Register32:enemyBulletXReg.port4
enemyBulletXPosition[6] <= Register32:enemyBulletXReg.port4
enemyBulletXPosition[7] <= Register32:enemyBulletXReg.port4
enemyBulletXPosition[8] <= Register32:enemyBulletXReg.port4
enemyBulletXPosition[9] <= Register32:enemyBulletXReg.port4
enemyBulletYPosition[0] <= Register32:enemyBulletYReg.port4
enemyBulletYPosition[1] <= Register32:enemyBulletYReg.port4
enemyBulletYPosition[2] <= Register32:enemyBulletYReg.port4
enemyBulletYPosition[3] <= Register32:enemyBulletYReg.port4
enemyBulletYPosition[4] <= Register32:enemyBulletYReg.port4
enemyBulletYPosition[5] <= Register32:enemyBulletYReg.port4
enemyBulletYPosition[6] <= Register32:enemyBulletYReg.port4
enemyBulletYPosition[7] <= Register32:enemyBulletYReg.port4
enemyBulletYPosition[8] <= Register32:enemyBulletYReg.port4
readingEnemyBulletX <= readingEnemyBulletX.DB_MAX_OUTPUT_PORT_TYPE
readingEnemyBulletY <= readingEnemyBulletY.DB_MAX_OUTPUT_PORT_TYPE
win <= myDFFE:setGoodOutcome.port4
lose <= myDFFE:setBadOutcome.port4
newSTATUS[0] <= newSTATUS[0].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[1] <= newSTATUS[1].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[2] <= newSTATUS[2].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[3] <= newSTATUS[3].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[4] <= newSTATUS[4].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[5] <= newSTATUS[5].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[6] <= newSTATUS[6].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[7] <= newSTATUS[7].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[8] <= newSTATUS[8].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[9] <= newSTATUS[9].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[10] <= newSTATUS[10].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[11] <= newSTATUS[11].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[12] <= newSTATUS[12].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[13] <= newSTATUS[13].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[14] <= newSTATUS[14].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[15] <= newSTATUS[15].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[16] <= newSTATUS[16].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[17] <= newSTATUS[17].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[18] <= newSTATUS[18].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[19] <= newSTATUS[19].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[20] <= newSTATUS[20].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[21] <= newSTATUS[21].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[22] <= newSTATUS[22].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[23] <= newSTATUS[23].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[24] <= newSTATUS[24].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[25] <= newSTATUS[25].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[26] <= newSTATUS[26].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[27] <= newSTATUS[27].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[28] <= newSTATUS[28].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[29] <= newSTATUS[29].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[30] <= newSTATUS[30].DB_MAX_OUTPUT_PORT_TYPE
newSTATUS[31] <= newSTATUS[31].DB_MAX_OUTPUT_PORT_TYPE
STATUS[0] <= Register32:StatusReg.port4
STATUS[1] <= Register32:StatusReg.port4
STATUS[2] <= Register32:StatusReg.port4
STATUS[3] <= Register32:StatusReg.port4
STATUS[4] <= Register32:StatusReg.port4
STATUS[5] <= Register32:StatusReg.port4
STATUS[6] <= Register32:StatusReg.port4
STATUS[7] <= Register32:StatusReg.port4
STATUS[8] <= Register32:StatusReg.port4
STATUS[9] <= Register32:StatusReg.port4
STATUS[10] <= Register32:StatusReg.port4
STATUS[11] <= Register32:StatusReg.port4
STATUS[12] <= Register32:StatusReg.port4
STATUS[13] <= Register32:StatusReg.port4
STATUS[14] <= Register32:StatusReg.port4
STATUS[15] <= Register32:StatusReg.port4
STATUS[16] <= Register32:StatusReg.port4
STATUS[17] <= Register32:StatusReg.port4
STATUS[18] <= Register32:StatusReg.port4
STATUS[19] <= Register32:StatusReg.port4
STATUS[20] <= Register32:StatusReg.port4
STATUS[21] <= Register32:StatusReg.port4
STATUS[22] <= Register32:StatusReg.port4
STATUS[23] <= Register32:StatusReg.port4
STATUS[24] <= Register32:StatusReg.port4
STATUS[25] <= Register32:StatusReg.port4
STATUS[26] <= Register32:StatusReg.port4
STATUS[27] <= Register32:StatusReg.port4
STATUS[28] <= Register32:StatusReg.port4
STATUS[29] <= Register32:StatusReg.port4
STATUS[30] <= Register32:StatusReg.port4
STATUS[31] <= Register32:StatusReg.port4
writeStatus <= control:insnDecoder.port20
shouldBranch2 <= BEXTest.DB_MAX_OUTPUT_PORT_TYPE


|processor|myDFFE:setGoodOutcome
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|myDFFE:setBadOutcome
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|Register32:playerXReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerXReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|Register32:playerYReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:playerYReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|Register32:bulletXReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletXReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|Register32:bulletYReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:bulletYReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|Register32:enemyXReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyXReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|Register32:enemyYReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyYReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|Register32:enemyBulletXReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletXReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|Register32:enemyBulletYReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:enemyBulletYReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|loadStallLogic:myLoadStall
FDIns[0] => ~NO_FANOUT~
FDIns[1] => ~NO_FANOUT~
FDIns[2] => ~NO_FANOUT~
FDIns[3] => ~NO_FANOUT~
FDIns[4] => ~NO_FANOUT~
FDIns[5] => ~NO_FANOUT~
FDIns[6] => ~NO_FANOUT~
FDIns[7] => ~NO_FANOUT~
FDIns[8] => ~NO_FANOUT~
FDIns[9] => ~NO_FANOUT~
FDIns[10] => ~NO_FANOUT~
FDIns[11] => ~NO_FANOUT~
FDIns[12] => FDIns[12].IN1
FDIns[13] => FDIns[13].IN1
FDIns[14] => FDIns[14].IN1
FDIns[15] => FDIns[15].IN1
FDIns[16] => FDIns[16].IN1
FDIns[17] => FDIns[17].IN1
FDIns[18] => FDIns[18].IN1
FDIns[19] => FDIns[19].IN1
FDIns[20] => FDIns[20].IN1
FDIns[21] => FDIns[21].IN1
FDIns[22] => ~NO_FANOUT~
FDIns[23] => ~NO_FANOUT~
FDIns[24] => ~NO_FANOUT~
FDIns[25] => ~NO_FANOUT~
FDIns[26] => ~NO_FANOUT~
FDIns[27] => iType.IN1
FDIns[27] => jump.IN1
FDIns[27] => jump.IN1
FDIns[27] => jump.IN1
FDIns[27] => jump.IN1
FDIns[27] => jump.IN1
FDIns[27] => iType.IN1
FDIns[27] => iType.IN1
FDIns[27] => iType.IN1
FDIns[28] => iType.IN1
FDIns[28] => jump.IN1
FDIns[28] => jump.IN1
FDIns[28] => jump.IN1
FDIns[28] => shift.IN1
FDIns[28] => jump.IN1
FDIns[28] => iType.IN1
FDIns[29] => jump.IN1
FDIns[29] => jump.IN1
FDIns[29] => jump.IN1
FDIns[29] => iType.IN1
FDIns[30] => iType.IN0
FDIns[30] => jump.IN0
FDIns[30] => jump.IN0
FDIns[31] => jump.IN1
FDIns[31] => jump.IN1
FDIns[31] => iType.IN1
DXIns[0] => ~NO_FANOUT~
DXIns[1] => ~NO_FANOUT~
DXIns[2] => ~NO_FANOUT~
DXIns[3] => ~NO_FANOUT~
DXIns[4] => ~NO_FANOUT~
DXIns[5] => ~NO_FANOUT~
DXIns[6] => ~NO_FANOUT~
DXIns[7] => ~NO_FANOUT~
DXIns[8] => ~NO_FANOUT~
DXIns[9] => ~NO_FANOUT~
DXIns[10] => ~NO_FANOUT~
DXIns[11] => ~NO_FANOUT~
DXIns[12] => ~NO_FANOUT~
DXIns[13] => ~NO_FANOUT~
DXIns[14] => ~NO_FANOUT~
DXIns[15] => ~NO_FANOUT~
DXIns[16] => ~NO_FANOUT~
DXIns[17] => ~NO_FANOUT~
DXIns[18] => ~NO_FANOUT~
DXIns[19] => ~NO_FANOUT~
DXIns[20] => ~NO_FANOUT~
DXIns[21] => ~NO_FANOUT~
DXIns[22] => DXIns[22].IN2
DXIns[23] => DXIns[23].IN2
DXIns[24] => DXIns[24].IN2
DXIns[25] => DXIns[25].IN2
DXIns[26] => DXIns[26].IN2
DXIns[27] => isLoad.IN1
DXIns[28] => isLoad.IN1
DXIns[29] => isLoad.IN1
DXIns[30] => isLoad.IN0
DXIns[31] => isLoad.IN1
stall <= loadStall.DB_MAX_OUTPUT_PORT_TYPE


|processor|loadStallLogic:myLoadStall|FiveBitEquals:stallLoadRS1
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|loadStallLogic:myLoadStall|FiveBitEquals:stallLoadRS2
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg
clock => clock.IN2
enable => enable.IN2
reset => reset.IN2
nextInst[0] => nextInst[0].IN1
nextInst[1] => nextInst[1].IN1
nextInst[2] => nextInst[2].IN1
nextInst[3] => nextInst[3].IN1
nextInst[4] => nextInst[4].IN1
nextInst[5] => nextInst[5].IN1
nextInst[6] => nextInst[6].IN1
nextInst[7] => nextInst[7].IN1
nextInst[8] => nextInst[8].IN1
nextInst[9] => nextInst[9].IN1
nextInst[10] => nextInst[10].IN1
nextInst[11] => nextInst[11].IN1
nextInst[12] => nextInst[12].IN1
nextInst[13] => nextInst[13].IN1
nextInst[14] => nextInst[14].IN1
nextInst[15] => nextInst[15].IN1
nextInst[16] => nextInst[16].IN1
nextInst[17] => nextInst[17].IN1
nextInst[18] => nextInst[18].IN1
nextInst[19] => nextInst[19].IN1
nextInst[20] => nextInst[20].IN1
nextInst[21] => nextInst[21].IN1
nextInst[22] => nextInst[22].IN1
nextInst[23] => nextInst[23].IN1
nextInst[24] => nextInst[24].IN1
nextInst[25] => nextInst[25].IN1
nextInst[26] => nextInst[26].IN1
nextInst[27] => nextInst[27].IN1
nextInst[28] => nextInst[28].IN1
nextInst[29] => nextInst[29].IN1
nextInst[30] => nextInst[30].IN1
nextInst[31] => nextInst[31].IN1
nextPC[0] => nextPC[0].IN1
nextPC[1] => nextPC[1].IN1
nextPC[2] => nextPC[2].IN1
nextPC[3] => nextPC[3].IN1
nextPC[4] => nextPC[4].IN1
nextPC[5] => nextPC[5].IN1
nextPC[6] => nextPC[6].IN1
nextPC[7] => nextPC[7].IN1
nextPC[8] => nextPC[8].IN1
nextPC[9] => nextPC[9].IN1
nextPC[10] => nextPC[10].IN1
nextPC[11] => nextPC[11].IN1
nextPC[12] => nextPC[12].IN1
nextPC[13] => nextPC[13].IN1
nextPC[14] => nextPC[14].IN1
nextPC[15] => nextPC[15].IN1
nextPC[16] => nextPC[16].IN1
nextPC[17] => nextPC[17].IN1
nextPC[18] => nextPC[18].IN1
nextPC[19] => nextPC[19].IN1
nextPC[20] => nextPC[20].IN1
nextPC[21] => nextPC[21].IN1
nextPC[22] => nextPC[22].IN1
nextPC[23] => nextPC[23].IN1
nextPC[24] => nextPC[24].IN1
nextPC[25] => nextPC[25].IN1
nextPC[26] => nextPC[26].IN1
nextPC[27] => nextPC[27].IN1
nextPC[28] => nextPC[28].IN1
nextPC[29] => nextPC[29].IN1
nextPC[30] => nextPC[30].IN1
nextPC[31] => nextPC[31].IN1
Inst[0] <= Register32:InsReg.port4
Inst[1] <= Register32:InsReg.port4
Inst[2] <= Register32:InsReg.port4
Inst[3] <= Register32:InsReg.port4
Inst[4] <= Register32:InsReg.port4
Inst[5] <= Register32:InsReg.port4
Inst[6] <= Register32:InsReg.port4
Inst[7] <= Register32:InsReg.port4
Inst[8] <= Register32:InsReg.port4
Inst[9] <= Register32:InsReg.port4
Inst[10] <= Register32:InsReg.port4
Inst[11] <= Register32:InsReg.port4
Inst[12] <= Register32:InsReg.port4
Inst[13] <= Register32:InsReg.port4
Inst[14] <= Register32:InsReg.port4
Inst[15] <= Register32:InsReg.port4
Inst[16] <= Register32:InsReg.port4
Inst[17] <= Register32:InsReg.port4
Inst[18] <= Register32:InsReg.port4
Inst[19] <= Register32:InsReg.port4
Inst[20] <= Register32:InsReg.port4
Inst[21] <= Register32:InsReg.port4
Inst[22] <= Register32:InsReg.port4
Inst[23] <= Register32:InsReg.port4
Inst[24] <= Register32:InsReg.port4
Inst[25] <= Register32:InsReg.port4
Inst[26] <= Register32:InsReg.port4
Inst[27] <= Register32:InsReg.port4
Inst[28] <= Register32:InsReg.port4
Inst[29] <= Register32:InsReg.port4
Inst[30] <= Register32:InsReg.port4
Inst[31] <= Register32:InsReg.port4
PC[0] <= Register32:PCReg.port4
PC[1] <= Register32:PCReg.port4
PC[2] <= Register32:PCReg.port4
PC[3] <= Register32:PCReg.port4
PC[4] <= Register32:PCReg.port4
PC[5] <= Register32:PCReg.port4
PC[6] <= Register32:PCReg.port4
PC[7] <= Register32:PCReg.port4
PC[8] <= Register32:PCReg.port4
PC[9] <= Register32:PCReg.port4
PC[10] <= Register32:PCReg.port4
PC[11] <= Register32:PCReg.port4
PC[12] <= Register32:PCReg.port4
PC[13] <= Register32:PCReg.port4
PC[14] <= Register32:PCReg.port4
PC[15] <= Register32:PCReg.port4
PC[16] <= Register32:PCReg.port4
PC[17] <= Register32:PCReg.port4
PC[18] <= Register32:PCReg.port4
PC[19] <= Register32:PCReg.port4
PC[20] <= Register32:PCReg.port4
PC[21] <= Register32:PCReg.port4
PC[22] <= Register32:PCReg.port4
PC[23] <= Register32:PCReg.port4
PC[24] <= Register32:PCReg.port4
PC[25] <= Register32:PCReg.port4
PC[26] <= Register32:PCReg.port4
PC[27] <= Register32:PCReg.port4
PC[28] <= Register32:PCReg.port4
PC[29] <= Register32:PCReg.port4
PC[30] <= Register32:PCReg.port4
PC[31] <= Register32:PCReg.port4


|processor|FDReg:myFDReg|Register32:PCReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:PCReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|FDReg:myFDReg|Register32:InsReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg
clock => clock.IN4
enable => enable.IN4
reset => reset.IN4
nextInst[0] => nextInst[0].IN1
nextInst[1] => nextInst[1].IN1
nextInst[2] => nextInst[2].IN1
nextInst[3] => nextInst[3].IN1
nextInst[4] => nextInst[4].IN1
nextInst[5] => nextInst[5].IN1
nextInst[6] => nextInst[6].IN1
nextInst[7] => nextInst[7].IN1
nextInst[8] => nextInst[8].IN1
nextInst[9] => nextInst[9].IN1
nextInst[10] => nextInst[10].IN1
nextInst[11] => nextInst[11].IN1
nextInst[12] => nextInst[12].IN1
nextInst[13] => nextInst[13].IN1
nextInst[14] => nextInst[14].IN1
nextInst[15] => nextInst[15].IN1
nextInst[16] => nextInst[16].IN1
nextInst[17] => nextInst[17].IN1
nextInst[18] => nextInst[18].IN1
nextInst[19] => nextInst[19].IN1
nextInst[20] => nextInst[20].IN1
nextInst[21] => nextInst[21].IN1
nextInst[22] => nextInst[22].IN1
nextInst[23] => nextInst[23].IN1
nextInst[24] => nextInst[24].IN1
nextInst[25] => nextInst[25].IN1
nextInst[26] => nextInst[26].IN1
nextInst[27] => nextInst[27].IN1
nextInst[28] => nextInst[28].IN1
nextInst[29] => nextInst[29].IN1
nextInst[30] => nextInst[30].IN1
nextInst[31] => nextInst[31].IN1
nextPC[0] => nextPC[0].IN1
nextPC[1] => nextPC[1].IN1
nextPC[2] => nextPC[2].IN1
nextPC[3] => nextPC[3].IN1
nextPC[4] => nextPC[4].IN1
nextPC[5] => nextPC[5].IN1
nextPC[6] => nextPC[6].IN1
nextPC[7] => nextPC[7].IN1
nextPC[8] => nextPC[8].IN1
nextPC[9] => nextPC[9].IN1
nextPC[10] => nextPC[10].IN1
nextPC[11] => nextPC[11].IN1
nextPC[12] => nextPC[12].IN1
nextPC[13] => nextPC[13].IN1
nextPC[14] => nextPC[14].IN1
nextPC[15] => nextPC[15].IN1
nextPC[16] => nextPC[16].IN1
nextPC[17] => nextPC[17].IN1
nextPC[18] => nextPC[18].IN1
nextPC[19] => nextPC[19].IN1
nextPC[20] => nextPC[20].IN1
nextPC[21] => nextPC[21].IN1
nextPC[22] => nextPC[22].IN1
nextPC[23] => nextPC[23].IN1
nextPC[24] => nextPC[24].IN1
nextPC[25] => nextPC[25].IN1
nextPC[26] => nextPC[26].IN1
nextPC[27] => nextPC[27].IN1
nextPC[28] => nextPC[28].IN1
nextPC[29] => nextPC[29].IN1
nextPC[30] => nextPC[30].IN1
nextPC[31] => nextPC[31].IN1
nextRS1Val[0] => nextRS1Val[0].IN1
nextRS1Val[1] => nextRS1Val[1].IN1
nextRS1Val[2] => nextRS1Val[2].IN1
nextRS1Val[3] => nextRS1Val[3].IN1
nextRS1Val[4] => nextRS1Val[4].IN1
nextRS1Val[5] => nextRS1Val[5].IN1
nextRS1Val[6] => nextRS1Val[6].IN1
nextRS1Val[7] => nextRS1Val[7].IN1
nextRS1Val[8] => nextRS1Val[8].IN1
nextRS1Val[9] => nextRS1Val[9].IN1
nextRS1Val[10] => nextRS1Val[10].IN1
nextRS1Val[11] => nextRS1Val[11].IN1
nextRS1Val[12] => nextRS1Val[12].IN1
nextRS1Val[13] => nextRS1Val[13].IN1
nextRS1Val[14] => nextRS1Val[14].IN1
nextRS1Val[15] => nextRS1Val[15].IN1
nextRS1Val[16] => nextRS1Val[16].IN1
nextRS1Val[17] => nextRS1Val[17].IN1
nextRS1Val[18] => nextRS1Val[18].IN1
nextRS1Val[19] => nextRS1Val[19].IN1
nextRS1Val[20] => nextRS1Val[20].IN1
nextRS1Val[21] => nextRS1Val[21].IN1
nextRS1Val[22] => nextRS1Val[22].IN1
nextRS1Val[23] => nextRS1Val[23].IN1
nextRS1Val[24] => nextRS1Val[24].IN1
nextRS1Val[25] => nextRS1Val[25].IN1
nextRS1Val[26] => nextRS1Val[26].IN1
nextRS1Val[27] => nextRS1Val[27].IN1
nextRS1Val[28] => nextRS1Val[28].IN1
nextRS1Val[29] => nextRS1Val[29].IN1
nextRS1Val[30] => nextRS1Val[30].IN1
nextRS1Val[31] => nextRS1Val[31].IN1
nextRS2Val[0] => nextRS2Val[0].IN1
nextRS2Val[1] => nextRS2Val[1].IN1
nextRS2Val[2] => nextRS2Val[2].IN1
nextRS2Val[3] => nextRS2Val[3].IN1
nextRS2Val[4] => nextRS2Val[4].IN1
nextRS2Val[5] => nextRS2Val[5].IN1
nextRS2Val[6] => nextRS2Val[6].IN1
nextRS2Val[7] => nextRS2Val[7].IN1
nextRS2Val[8] => nextRS2Val[8].IN1
nextRS2Val[9] => nextRS2Val[9].IN1
nextRS2Val[10] => nextRS2Val[10].IN1
nextRS2Val[11] => nextRS2Val[11].IN1
nextRS2Val[12] => nextRS2Val[12].IN1
nextRS2Val[13] => nextRS2Val[13].IN1
nextRS2Val[14] => nextRS2Val[14].IN1
nextRS2Val[15] => nextRS2Val[15].IN1
nextRS2Val[16] => nextRS2Val[16].IN1
nextRS2Val[17] => nextRS2Val[17].IN1
nextRS2Val[18] => nextRS2Val[18].IN1
nextRS2Val[19] => nextRS2Val[19].IN1
nextRS2Val[20] => nextRS2Val[20].IN1
nextRS2Val[21] => nextRS2Val[21].IN1
nextRS2Val[22] => nextRS2Val[22].IN1
nextRS2Val[23] => nextRS2Val[23].IN1
nextRS2Val[24] => nextRS2Val[24].IN1
nextRS2Val[25] => nextRS2Val[25].IN1
nextRS2Val[26] => nextRS2Val[26].IN1
nextRS2Val[27] => nextRS2Val[27].IN1
nextRS2Val[28] => nextRS2Val[28].IN1
nextRS2Val[29] => nextRS2Val[29].IN1
nextRS2Val[30] => nextRS2Val[30].IN1
nextRS2Val[31] => nextRS2Val[31].IN1
Inst[0] <= Register32:InsReg.port4
Inst[1] <= Register32:InsReg.port4
Inst[2] <= Register32:InsReg.port4
Inst[3] <= Register32:InsReg.port4
Inst[4] <= Register32:InsReg.port4
Inst[5] <= Register32:InsReg.port4
Inst[6] <= Register32:InsReg.port4
Inst[7] <= Register32:InsReg.port4
Inst[8] <= Register32:InsReg.port4
Inst[9] <= Register32:InsReg.port4
Inst[10] <= Register32:InsReg.port4
Inst[11] <= Register32:InsReg.port4
Inst[12] <= Register32:InsReg.port4
Inst[13] <= Register32:InsReg.port4
Inst[14] <= Register32:InsReg.port4
Inst[15] <= Register32:InsReg.port4
Inst[16] <= Register32:InsReg.port4
Inst[17] <= Register32:InsReg.port4
Inst[18] <= Register32:InsReg.port4
Inst[19] <= Register32:InsReg.port4
Inst[20] <= Register32:InsReg.port4
Inst[21] <= Register32:InsReg.port4
Inst[22] <= Register32:InsReg.port4
Inst[23] <= Register32:InsReg.port4
Inst[24] <= Register32:InsReg.port4
Inst[25] <= Register32:InsReg.port4
Inst[26] <= Register32:InsReg.port4
Inst[27] <= Register32:InsReg.port4
Inst[28] <= Register32:InsReg.port4
Inst[29] <= Register32:InsReg.port4
Inst[30] <= Register32:InsReg.port4
Inst[31] <= Register32:InsReg.port4
PC[0] <= Register32:PCReg.port4
PC[1] <= Register32:PCReg.port4
PC[2] <= Register32:PCReg.port4
PC[3] <= Register32:PCReg.port4
PC[4] <= Register32:PCReg.port4
PC[5] <= Register32:PCReg.port4
PC[6] <= Register32:PCReg.port4
PC[7] <= Register32:PCReg.port4
PC[8] <= Register32:PCReg.port4
PC[9] <= Register32:PCReg.port4
PC[10] <= Register32:PCReg.port4
PC[11] <= Register32:PCReg.port4
PC[12] <= Register32:PCReg.port4
PC[13] <= Register32:PCReg.port4
PC[14] <= Register32:PCReg.port4
PC[15] <= Register32:PCReg.port4
PC[16] <= Register32:PCReg.port4
PC[17] <= Register32:PCReg.port4
PC[18] <= Register32:PCReg.port4
PC[19] <= Register32:PCReg.port4
PC[20] <= Register32:PCReg.port4
PC[21] <= Register32:PCReg.port4
PC[22] <= Register32:PCReg.port4
PC[23] <= Register32:PCReg.port4
PC[24] <= Register32:PCReg.port4
PC[25] <= Register32:PCReg.port4
PC[26] <= Register32:PCReg.port4
PC[27] <= Register32:PCReg.port4
PC[28] <= Register32:PCReg.port4
PC[29] <= Register32:PCReg.port4
PC[30] <= Register32:PCReg.port4
PC[31] <= Register32:PCReg.port4
RS1Val[0] <= Register32:RS1Reg.port4
RS1Val[1] <= Register32:RS1Reg.port4
RS1Val[2] <= Register32:RS1Reg.port4
RS1Val[3] <= Register32:RS1Reg.port4
RS1Val[4] <= Register32:RS1Reg.port4
RS1Val[5] <= Register32:RS1Reg.port4
RS1Val[6] <= Register32:RS1Reg.port4
RS1Val[7] <= Register32:RS1Reg.port4
RS1Val[8] <= Register32:RS1Reg.port4
RS1Val[9] <= Register32:RS1Reg.port4
RS1Val[10] <= Register32:RS1Reg.port4
RS1Val[11] <= Register32:RS1Reg.port4
RS1Val[12] <= Register32:RS1Reg.port4
RS1Val[13] <= Register32:RS1Reg.port4
RS1Val[14] <= Register32:RS1Reg.port4
RS1Val[15] <= Register32:RS1Reg.port4
RS1Val[16] <= Register32:RS1Reg.port4
RS1Val[17] <= Register32:RS1Reg.port4
RS1Val[18] <= Register32:RS1Reg.port4
RS1Val[19] <= Register32:RS1Reg.port4
RS1Val[20] <= Register32:RS1Reg.port4
RS1Val[21] <= Register32:RS1Reg.port4
RS1Val[22] <= Register32:RS1Reg.port4
RS1Val[23] <= Register32:RS1Reg.port4
RS1Val[24] <= Register32:RS1Reg.port4
RS1Val[25] <= Register32:RS1Reg.port4
RS1Val[26] <= Register32:RS1Reg.port4
RS1Val[27] <= Register32:RS1Reg.port4
RS1Val[28] <= Register32:RS1Reg.port4
RS1Val[29] <= Register32:RS1Reg.port4
RS1Val[30] <= Register32:RS1Reg.port4
RS1Val[31] <= Register32:RS1Reg.port4
RS2Val[0] <= Register32:RS2Reg.port4
RS2Val[1] <= Register32:RS2Reg.port4
RS2Val[2] <= Register32:RS2Reg.port4
RS2Val[3] <= Register32:RS2Reg.port4
RS2Val[4] <= Register32:RS2Reg.port4
RS2Val[5] <= Register32:RS2Reg.port4
RS2Val[6] <= Register32:RS2Reg.port4
RS2Val[7] <= Register32:RS2Reg.port4
RS2Val[8] <= Register32:RS2Reg.port4
RS2Val[9] <= Register32:RS2Reg.port4
RS2Val[10] <= Register32:RS2Reg.port4
RS2Val[11] <= Register32:RS2Reg.port4
RS2Val[12] <= Register32:RS2Reg.port4
RS2Val[13] <= Register32:RS2Reg.port4
RS2Val[14] <= Register32:RS2Reg.port4
RS2Val[15] <= Register32:RS2Reg.port4
RS2Val[16] <= Register32:RS2Reg.port4
RS2Val[17] <= Register32:RS2Reg.port4
RS2Val[18] <= Register32:RS2Reg.port4
RS2Val[19] <= Register32:RS2Reg.port4
RS2Val[20] <= Register32:RS2Reg.port4
RS2Val[21] <= Register32:RS2Reg.port4
RS2Val[22] <= Register32:RS2Reg.port4
RS2Val[23] <= Register32:RS2Reg.port4
RS2Val[24] <= Register32:RS2Reg.port4
RS2Val[25] <= Register32:RS2Reg.port4
RS2Val[26] <= Register32:RS2Reg.port4
RS2Val[27] <= Register32:RS2Reg.port4
RS2Val[28] <= Register32:RS2Reg.port4
RS2Val[29] <= Register32:RS2Reg.port4
RS2Val[30] <= Register32:RS2Reg.port4
RS2Val[31] <= Register32:RS2Reg.port4


|processor|DXReg:myDXReg|Register32:PCReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:PCReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS1Reg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:RS2Reg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|DXReg:myDXReg|Register32:InsReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg
clock => clock.IN4
enable => enable.IN4
reset => reset.IN4
nextInst[0] => nextInst[0].IN1
nextInst[1] => nextInst[1].IN1
nextInst[2] => nextInst[2].IN1
nextInst[3] => nextInst[3].IN1
nextInst[4] => nextInst[4].IN1
nextInst[5] => nextInst[5].IN1
nextInst[6] => nextInst[6].IN1
nextInst[7] => nextInst[7].IN1
nextInst[8] => nextInst[8].IN1
nextInst[9] => nextInst[9].IN1
nextInst[10] => nextInst[10].IN1
nextInst[11] => nextInst[11].IN1
nextInst[12] => nextInst[12].IN1
nextInst[13] => nextInst[13].IN1
nextInst[14] => nextInst[14].IN1
nextInst[15] => nextInst[15].IN1
nextInst[16] => nextInst[16].IN1
nextInst[17] => nextInst[17].IN1
nextInst[18] => nextInst[18].IN1
nextInst[19] => nextInst[19].IN1
nextInst[20] => nextInst[20].IN1
nextInst[21] => nextInst[21].IN1
nextInst[22] => nextInst[22].IN1
nextInst[23] => nextInst[23].IN1
nextInst[24] => nextInst[24].IN1
nextInst[25] => nextInst[25].IN1
nextInst[26] => nextInst[26].IN1
nextInst[27] => nextInst[27].IN1
nextInst[28] => nextInst[28].IN1
nextInst[29] => nextInst[29].IN1
nextInst[30] => nextInst[30].IN1
nextInst[31] => nextInst[31].IN1
nextPC[0] => nextPC[0].IN1
nextPC[1] => nextPC[1].IN1
nextPC[2] => nextPC[2].IN1
nextPC[3] => nextPC[3].IN1
nextPC[4] => nextPC[4].IN1
nextPC[5] => nextPC[5].IN1
nextPC[6] => nextPC[6].IN1
nextPC[7] => nextPC[7].IN1
nextPC[8] => nextPC[8].IN1
nextPC[9] => nextPC[9].IN1
nextPC[10] => nextPC[10].IN1
nextPC[11] => nextPC[11].IN1
nextPC[12] => nextPC[12].IN1
nextPC[13] => nextPC[13].IN1
nextPC[14] => nextPC[14].IN1
nextPC[15] => nextPC[15].IN1
nextPC[16] => nextPC[16].IN1
nextPC[17] => nextPC[17].IN1
nextPC[18] => nextPC[18].IN1
nextPC[19] => nextPC[19].IN1
nextPC[20] => nextPC[20].IN1
nextPC[21] => nextPC[21].IN1
nextPC[22] => nextPC[22].IN1
nextPC[23] => nextPC[23].IN1
nextPC[24] => nextPC[24].IN1
nextPC[25] => nextPC[25].IN1
nextPC[26] => nextPC[26].IN1
nextPC[27] => nextPC[27].IN1
nextPC[28] => nextPC[28].IN1
nextPC[29] => nextPC[29].IN1
nextPC[30] => nextPC[30].IN1
nextPC[31] => nextPC[31].IN1
nextALUOutput[0] => nextALUOutput[0].IN1
nextALUOutput[1] => nextALUOutput[1].IN1
nextALUOutput[2] => nextALUOutput[2].IN1
nextALUOutput[3] => nextALUOutput[3].IN1
nextALUOutput[4] => nextALUOutput[4].IN1
nextALUOutput[5] => nextALUOutput[5].IN1
nextALUOutput[6] => nextALUOutput[6].IN1
nextALUOutput[7] => nextALUOutput[7].IN1
nextALUOutput[8] => nextALUOutput[8].IN1
nextALUOutput[9] => nextALUOutput[9].IN1
nextALUOutput[10] => nextALUOutput[10].IN1
nextALUOutput[11] => nextALUOutput[11].IN1
nextALUOutput[12] => nextALUOutput[12].IN1
nextALUOutput[13] => nextALUOutput[13].IN1
nextALUOutput[14] => nextALUOutput[14].IN1
nextALUOutput[15] => nextALUOutput[15].IN1
nextALUOutput[16] => nextALUOutput[16].IN1
nextALUOutput[17] => nextALUOutput[17].IN1
nextALUOutput[18] => nextALUOutput[18].IN1
nextALUOutput[19] => nextALUOutput[19].IN1
nextALUOutput[20] => nextALUOutput[20].IN1
nextALUOutput[21] => nextALUOutput[21].IN1
nextALUOutput[22] => nextALUOutput[22].IN1
nextALUOutput[23] => nextALUOutput[23].IN1
nextALUOutput[24] => nextALUOutput[24].IN1
nextALUOutput[25] => nextALUOutput[25].IN1
nextALUOutput[26] => nextALUOutput[26].IN1
nextALUOutput[27] => nextALUOutput[27].IN1
nextALUOutput[28] => nextALUOutput[28].IN1
nextALUOutput[29] => nextALUOutput[29].IN1
nextALUOutput[30] => nextALUOutput[30].IN1
nextALUOutput[31] => nextALUOutput[31].IN1
nextRD[0] => nextRD[0].IN1
nextRD[1] => nextRD[1].IN1
nextRD[2] => nextRD[2].IN1
nextRD[3] => nextRD[3].IN1
nextRD[4] => nextRD[4].IN1
nextRD[5] => nextRD[5].IN1
nextRD[6] => nextRD[6].IN1
nextRD[7] => nextRD[7].IN1
nextRD[8] => nextRD[8].IN1
nextRD[9] => nextRD[9].IN1
nextRD[10] => nextRD[10].IN1
nextRD[11] => nextRD[11].IN1
nextRD[12] => nextRD[12].IN1
nextRD[13] => nextRD[13].IN1
nextRD[14] => nextRD[14].IN1
nextRD[15] => nextRD[15].IN1
nextRD[16] => nextRD[16].IN1
nextRD[17] => nextRD[17].IN1
nextRD[18] => nextRD[18].IN1
nextRD[19] => nextRD[19].IN1
nextRD[20] => nextRD[20].IN1
nextRD[21] => nextRD[21].IN1
nextRD[22] => nextRD[22].IN1
nextRD[23] => nextRD[23].IN1
nextRD[24] => nextRD[24].IN1
nextRD[25] => nextRD[25].IN1
nextRD[26] => nextRD[26].IN1
nextRD[27] => nextRD[27].IN1
nextRD[28] => nextRD[28].IN1
nextRD[29] => nextRD[29].IN1
nextRD[30] => nextRD[30].IN1
nextRD[31] => nextRD[31].IN1
Inst[0] <= Register32:InsReg.port4
Inst[1] <= Register32:InsReg.port4
Inst[2] <= Register32:InsReg.port4
Inst[3] <= Register32:InsReg.port4
Inst[4] <= Register32:InsReg.port4
Inst[5] <= Register32:InsReg.port4
Inst[6] <= Register32:InsReg.port4
Inst[7] <= Register32:InsReg.port4
Inst[8] <= Register32:InsReg.port4
Inst[9] <= Register32:InsReg.port4
Inst[10] <= Register32:InsReg.port4
Inst[11] <= Register32:InsReg.port4
Inst[12] <= Register32:InsReg.port4
Inst[13] <= Register32:InsReg.port4
Inst[14] <= Register32:InsReg.port4
Inst[15] <= Register32:InsReg.port4
Inst[16] <= Register32:InsReg.port4
Inst[17] <= Register32:InsReg.port4
Inst[18] <= Register32:InsReg.port4
Inst[19] <= Register32:InsReg.port4
Inst[20] <= Register32:InsReg.port4
Inst[21] <= Register32:InsReg.port4
Inst[22] <= Register32:InsReg.port4
Inst[23] <= Register32:InsReg.port4
Inst[24] <= Register32:InsReg.port4
Inst[25] <= Register32:InsReg.port4
Inst[26] <= Register32:InsReg.port4
Inst[27] <= Register32:InsReg.port4
Inst[28] <= Register32:InsReg.port4
Inst[29] <= Register32:InsReg.port4
Inst[30] <= Register32:InsReg.port4
Inst[31] <= Register32:InsReg.port4
PC[0] <= Register32:PCReg.port4
PC[1] <= Register32:PCReg.port4
PC[2] <= Register32:PCReg.port4
PC[3] <= Register32:PCReg.port4
PC[4] <= Register32:PCReg.port4
PC[5] <= Register32:PCReg.port4
PC[6] <= Register32:PCReg.port4
PC[7] <= Register32:PCReg.port4
PC[8] <= Register32:PCReg.port4
PC[9] <= Register32:PCReg.port4
PC[10] <= Register32:PCReg.port4
PC[11] <= Register32:PCReg.port4
PC[12] <= Register32:PCReg.port4
PC[13] <= Register32:PCReg.port4
PC[14] <= Register32:PCReg.port4
PC[15] <= Register32:PCReg.port4
PC[16] <= Register32:PCReg.port4
PC[17] <= Register32:PCReg.port4
PC[18] <= Register32:PCReg.port4
PC[19] <= Register32:PCReg.port4
PC[20] <= Register32:PCReg.port4
PC[21] <= Register32:PCReg.port4
PC[22] <= Register32:PCReg.port4
PC[23] <= Register32:PCReg.port4
PC[24] <= Register32:PCReg.port4
PC[25] <= Register32:PCReg.port4
PC[26] <= Register32:PCReg.port4
PC[27] <= Register32:PCReg.port4
PC[28] <= Register32:PCReg.port4
PC[29] <= Register32:PCReg.port4
PC[30] <= Register32:PCReg.port4
PC[31] <= Register32:PCReg.port4
ALUOutput[0] <= Register32:ALUReg.port4
ALUOutput[1] <= Register32:ALUReg.port4
ALUOutput[2] <= Register32:ALUReg.port4
ALUOutput[3] <= Register32:ALUReg.port4
ALUOutput[4] <= Register32:ALUReg.port4
ALUOutput[5] <= Register32:ALUReg.port4
ALUOutput[6] <= Register32:ALUReg.port4
ALUOutput[7] <= Register32:ALUReg.port4
ALUOutput[8] <= Register32:ALUReg.port4
ALUOutput[9] <= Register32:ALUReg.port4
ALUOutput[10] <= Register32:ALUReg.port4
ALUOutput[11] <= Register32:ALUReg.port4
ALUOutput[12] <= Register32:ALUReg.port4
ALUOutput[13] <= Register32:ALUReg.port4
ALUOutput[14] <= Register32:ALUReg.port4
ALUOutput[15] <= Register32:ALUReg.port4
ALUOutput[16] <= Register32:ALUReg.port4
ALUOutput[17] <= Register32:ALUReg.port4
ALUOutput[18] <= Register32:ALUReg.port4
ALUOutput[19] <= Register32:ALUReg.port4
ALUOutput[20] <= Register32:ALUReg.port4
ALUOutput[21] <= Register32:ALUReg.port4
ALUOutput[22] <= Register32:ALUReg.port4
ALUOutput[23] <= Register32:ALUReg.port4
ALUOutput[24] <= Register32:ALUReg.port4
ALUOutput[25] <= Register32:ALUReg.port4
ALUOutput[26] <= Register32:ALUReg.port4
ALUOutput[27] <= Register32:ALUReg.port4
ALUOutput[28] <= Register32:ALUReg.port4
ALUOutput[29] <= Register32:ALUReg.port4
ALUOutput[30] <= Register32:ALUReg.port4
ALUOutput[31] <= Register32:ALUReg.port4
RD[0] <= Register32:RDReg.port4
RD[1] <= Register32:RDReg.port4
RD[2] <= Register32:RDReg.port4
RD[3] <= Register32:RDReg.port4
RD[4] <= Register32:RDReg.port4
RD[5] <= Register32:RDReg.port4
RD[6] <= Register32:RDReg.port4
RD[7] <= Register32:RDReg.port4
RD[8] <= Register32:RDReg.port4
RD[9] <= Register32:RDReg.port4
RD[10] <= Register32:RDReg.port4
RD[11] <= Register32:RDReg.port4
RD[12] <= Register32:RDReg.port4
RD[13] <= Register32:RDReg.port4
RD[14] <= Register32:RDReg.port4
RD[15] <= Register32:RDReg.port4
RD[16] <= Register32:RDReg.port4
RD[17] <= Register32:RDReg.port4
RD[18] <= Register32:RDReg.port4
RD[19] <= Register32:RDReg.port4
RD[20] <= Register32:RDReg.port4
RD[21] <= Register32:RDReg.port4
RD[22] <= Register32:RDReg.port4
RD[23] <= Register32:RDReg.port4
RD[24] <= Register32:RDReg.port4
RD[25] <= Register32:RDReg.port4
RD[26] <= Register32:RDReg.port4
RD[27] <= Register32:RDReg.port4
RD[28] <= Register32:RDReg.port4
RD[29] <= Register32:RDReg.port4
RD[30] <= Register32:RDReg.port4
RD[31] <= Register32:RDReg.port4


|processor|XMReg:myXMReg|Register32:PCReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:PCReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:ALUReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:RDReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|XMReg:myXMReg|Register32:InsReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg
clock => clock.IN4
enable => enable.IN4
reset => reset.IN4
nextInst[0] => nextInst[0].IN1
nextInst[1] => nextInst[1].IN1
nextInst[2] => nextInst[2].IN1
nextInst[3] => nextInst[3].IN1
nextInst[4] => nextInst[4].IN1
nextInst[5] => nextInst[5].IN1
nextInst[6] => nextInst[6].IN1
nextInst[7] => nextInst[7].IN1
nextInst[8] => nextInst[8].IN1
nextInst[9] => nextInst[9].IN1
nextInst[10] => nextInst[10].IN1
nextInst[11] => nextInst[11].IN1
nextInst[12] => nextInst[12].IN1
nextInst[13] => nextInst[13].IN1
nextInst[14] => nextInst[14].IN1
nextInst[15] => nextInst[15].IN1
nextInst[16] => nextInst[16].IN1
nextInst[17] => nextInst[17].IN1
nextInst[18] => nextInst[18].IN1
nextInst[19] => nextInst[19].IN1
nextInst[20] => nextInst[20].IN1
nextInst[21] => nextInst[21].IN1
nextInst[22] => nextInst[22].IN1
nextInst[23] => nextInst[23].IN1
nextInst[24] => nextInst[24].IN1
nextInst[25] => nextInst[25].IN1
nextInst[26] => nextInst[26].IN1
nextInst[27] => nextInst[27].IN1
nextInst[28] => nextInst[28].IN1
nextInst[29] => nextInst[29].IN1
nextInst[30] => nextInst[30].IN1
nextInst[31] => nextInst[31].IN1
nextPC[0] => nextPC[0].IN1
nextPC[1] => nextPC[1].IN1
nextPC[2] => nextPC[2].IN1
nextPC[3] => nextPC[3].IN1
nextPC[4] => nextPC[4].IN1
nextPC[5] => nextPC[5].IN1
nextPC[6] => nextPC[6].IN1
nextPC[7] => nextPC[7].IN1
nextPC[8] => nextPC[8].IN1
nextPC[9] => nextPC[9].IN1
nextPC[10] => nextPC[10].IN1
nextPC[11] => nextPC[11].IN1
nextPC[12] => nextPC[12].IN1
nextPC[13] => nextPC[13].IN1
nextPC[14] => nextPC[14].IN1
nextPC[15] => nextPC[15].IN1
nextPC[16] => nextPC[16].IN1
nextPC[17] => nextPC[17].IN1
nextPC[18] => nextPC[18].IN1
nextPC[19] => nextPC[19].IN1
nextPC[20] => nextPC[20].IN1
nextPC[21] => nextPC[21].IN1
nextPC[22] => nextPC[22].IN1
nextPC[23] => nextPC[23].IN1
nextPC[24] => nextPC[24].IN1
nextPC[25] => nextPC[25].IN1
nextPC[26] => nextPC[26].IN1
nextPC[27] => nextPC[27].IN1
nextPC[28] => nextPC[28].IN1
nextPC[29] => nextPC[29].IN1
nextPC[30] => nextPC[30].IN1
nextPC[31] => nextPC[31].IN1
nextALUOutput[0] => nextALUOutput[0].IN1
nextALUOutput[1] => nextALUOutput[1].IN1
nextALUOutput[2] => nextALUOutput[2].IN1
nextALUOutput[3] => nextALUOutput[3].IN1
nextALUOutput[4] => nextALUOutput[4].IN1
nextALUOutput[5] => nextALUOutput[5].IN1
nextALUOutput[6] => nextALUOutput[6].IN1
nextALUOutput[7] => nextALUOutput[7].IN1
nextALUOutput[8] => nextALUOutput[8].IN1
nextALUOutput[9] => nextALUOutput[9].IN1
nextALUOutput[10] => nextALUOutput[10].IN1
nextALUOutput[11] => nextALUOutput[11].IN1
nextALUOutput[12] => nextALUOutput[12].IN1
nextALUOutput[13] => nextALUOutput[13].IN1
nextALUOutput[14] => nextALUOutput[14].IN1
nextALUOutput[15] => nextALUOutput[15].IN1
nextALUOutput[16] => nextALUOutput[16].IN1
nextALUOutput[17] => nextALUOutput[17].IN1
nextALUOutput[18] => nextALUOutput[18].IN1
nextALUOutput[19] => nextALUOutput[19].IN1
nextALUOutput[20] => nextALUOutput[20].IN1
nextALUOutput[21] => nextALUOutput[21].IN1
nextALUOutput[22] => nextALUOutput[22].IN1
nextALUOutput[23] => nextALUOutput[23].IN1
nextALUOutput[24] => nextALUOutput[24].IN1
nextALUOutput[25] => nextALUOutput[25].IN1
nextALUOutput[26] => nextALUOutput[26].IN1
nextALUOutput[27] => nextALUOutput[27].IN1
nextALUOutput[28] => nextALUOutput[28].IN1
nextALUOutput[29] => nextALUOutput[29].IN1
nextALUOutput[30] => nextALUOutput[30].IN1
nextALUOutput[31] => nextALUOutput[31].IN1
nextMemData[0] => nextMemData[0].IN1
nextMemData[1] => nextMemData[1].IN1
nextMemData[2] => nextMemData[2].IN1
nextMemData[3] => nextMemData[3].IN1
nextMemData[4] => nextMemData[4].IN1
nextMemData[5] => nextMemData[5].IN1
nextMemData[6] => nextMemData[6].IN1
nextMemData[7] => nextMemData[7].IN1
nextMemData[8] => nextMemData[8].IN1
nextMemData[9] => nextMemData[9].IN1
nextMemData[10] => nextMemData[10].IN1
nextMemData[11] => nextMemData[11].IN1
nextMemData[12] => nextMemData[12].IN1
nextMemData[13] => nextMemData[13].IN1
nextMemData[14] => nextMemData[14].IN1
nextMemData[15] => nextMemData[15].IN1
nextMemData[16] => nextMemData[16].IN1
nextMemData[17] => nextMemData[17].IN1
nextMemData[18] => nextMemData[18].IN1
nextMemData[19] => nextMemData[19].IN1
nextMemData[20] => nextMemData[20].IN1
nextMemData[21] => nextMemData[21].IN1
nextMemData[22] => nextMemData[22].IN1
nextMemData[23] => nextMemData[23].IN1
nextMemData[24] => nextMemData[24].IN1
nextMemData[25] => nextMemData[25].IN1
nextMemData[26] => nextMemData[26].IN1
nextMemData[27] => nextMemData[27].IN1
nextMemData[28] => nextMemData[28].IN1
nextMemData[29] => nextMemData[29].IN1
nextMemData[30] => nextMemData[30].IN1
nextMemData[31] => nextMemData[31].IN1
Inst[0] <= Register32:InsReg.port4
Inst[1] <= Register32:InsReg.port4
Inst[2] <= Register32:InsReg.port4
Inst[3] <= Register32:InsReg.port4
Inst[4] <= Register32:InsReg.port4
Inst[5] <= Register32:InsReg.port4
Inst[6] <= Register32:InsReg.port4
Inst[7] <= Register32:InsReg.port4
Inst[8] <= Register32:InsReg.port4
Inst[9] <= Register32:InsReg.port4
Inst[10] <= Register32:InsReg.port4
Inst[11] <= Register32:InsReg.port4
Inst[12] <= Register32:InsReg.port4
Inst[13] <= Register32:InsReg.port4
Inst[14] <= Register32:InsReg.port4
Inst[15] <= Register32:InsReg.port4
Inst[16] <= Register32:InsReg.port4
Inst[17] <= Register32:InsReg.port4
Inst[18] <= Register32:InsReg.port4
Inst[19] <= Register32:InsReg.port4
Inst[20] <= Register32:InsReg.port4
Inst[21] <= Register32:InsReg.port4
Inst[22] <= Register32:InsReg.port4
Inst[23] <= Register32:InsReg.port4
Inst[24] <= Register32:InsReg.port4
Inst[25] <= Register32:InsReg.port4
Inst[26] <= Register32:InsReg.port4
Inst[27] <= Register32:InsReg.port4
Inst[28] <= Register32:InsReg.port4
Inst[29] <= Register32:InsReg.port4
Inst[30] <= Register32:InsReg.port4
Inst[31] <= Register32:InsReg.port4
PC[0] <= Register32:PCReg.port4
PC[1] <= Register32:PCReg.port4
PC[2] <= Register32:PCReg.port4
PC[3] <= Register32:PCReg.port4
PC[4] <= Register32:PCReg.port4
PC[5] <= Register32:PCReg.port4
PC[6] <= Register32:PCReg.port4
PC[7] <= Register32:PCReg.port4
PC[8] <= Register32:PCReg.port4
PC[9] <= Register32:PCReg.port4
PC[10] <= Register32:PCReg.port4
PC[11] <= Register32:PCReg.port4
PC[12] <= Register32:PCReg.port4
PC[13] <= Register32:PCReg.port4
PC[14] <= Register32:PCReg.port4
PC[15] <= Register32:PCReg.port4
PC[16] <= Register32:PCReg.port4
PC[17] <= Register32:PCReg.port4
PC[18] <= Register32:PCReg.port4
PC[19] <= Register32:PCReg.port4
PC[20] <= Register32:PCReg.port4
PC[21] <= Register32:PCReg.port4
PC[22] <= Register32:PCReg.port4
PC[23] <= Register32:PCReg.port4
PC[24] <= Register32:PCReg.port4
PC[25] <= Register32:PCReg.port4
PC[26] <= Register32:PCReg.port4
PC[27] <= Register32:PCReg.port4
PC[28] <= Register32:PCReg.port4
PC[29] <= Register32:PCReg.port4
PC[30] <= Register32:PCReg.port4
PC[31] <= Register32:PCReg.port4
ALUOutput[0] <= Register32:ALUReg.port4
ALUOutput[1] <= Register32:ALUReg.port4
ALUOutput[2] <= Register32:ALUReg.port4
ALUOutput[3] <= Register32:ALUReg.port4
ALUOutput[4] <= Register32:ALUReg.port4
ALUOutput[5] <= Register32:ALUReg.port4
ALUOutput[6] <= Register32:ALUReg.port4
ALUOutput[7] <= Register32:ALUReg.port4
ALUOutput[8] <= Register32:ALUReg.port4
ALUOutput[9] <= Register32:ALUReg.port4
ALUOutput[10] <= Register32:ALUReg.port4
ALUOutput[11] <= Register32:ALUReg.port4
ALUOutput[12] <= Register32:ALUReg.port4
ALUOutput[13] <= Register32:ALUReg.port4
ALUOutput[14] <= Register32:ALUReg.port4
ALUOutput[15] <= Register32:ALUReg.port4
ALUOutput[16] <= Register32:ALUReg.port4
ALUOutput[17] <= Register32:ALUReg.port4
ALUOutput[18] <= Register32:ALUReg.port4
ALUOutput[19] <= Register32:ALUReg.port4
ALUOutput[20] <= Register32:ALUReg.port4
ALUOutput[21] <= Register32:ALUReg.port4
ALUOutput[22] <= Register32:ALUReg.port4
ALUOutput[23] <= Register32:ALUReg.port4
ALUOutput[24] <= Register32:ALUReg.port4
ALUOutput[25] <= Register32:ALUReg.port4
ALUOutput[26] <= Register32:ALUReg.port4
ALUOutput[27] <= Register32:ALUReg.port4
ALUOutput[28] <= Register32:ALUReg.port4
ALUOutput[29] <= Register32:ALUReg.port4
ALUOutput[30] <= Register32:ALUReg.port4
ALUOutput[31] <= Register32:ALUReg.port4
MemData[0] <= Register32:MemReg.port4
MemData[1] <= Register32:MemReg.port4
MemData[2] <= Register32:MemReg.port4
MemData[3] <= Register32:MemReg.port4
MemData[4] <= Register32:MemReg.port4
MemData[5] <= Register32:MemReg.port4
MemData[6] <= Register32:MemReg.port4
MemData[7] <= Register32:MemReg.port4
MemData[8] <= Register32:MemReg.port4
MemData[9] <= Register32:MemReg.port4
MemData[10] <= Register32:MemReg.port4
MemData[11] <= Register32:MemReg.port4
MemData[12] <= Register32:MemReg.port4
MemData[13] <= Register32:MemReg.port4
MemData[14] <= Register32:MemReg.port4
MemData[15] <= Register32:MemReg.port4
MemData[16] <= Register32:MemReg.port4
MemData[17] <= Register32:MemReg.port4
MemData[18] <= Register32:MemReg.port4
MemData[19] <= Register32:MemReg.port4
MemData[20] <= Register32:MemReg.port4
MemData[21] <= Register32:MemReg.port4
MemData[22] <= Register32:MemReg.port4
MemData[23] <= Register32:MemReg.port4
MemData[24] <= Register32:MemReg.port4
MemData[25] <= Register32:MemReg.port4
MemData[26] <= Register32:MemReg.port4
MemData[27] <= Register32:MemReg.port4
MemData[28] <= Register32:MemReg.port4
MemData[29] <= Register32:MemReg.port4
MemData[30] <= Register32:MemReg.port4
MemData[31] <= Register32:MemReg.port4


|processor|MWReg:myMWReg|Register32:PCReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:PCReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:ALUReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:MemReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MWReg:myMWReg|Register32:InsReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|control:insnDecoder
clock => _.IN1
clock => _.IN1
reset => reset.IN2
FDIns[0] => newSTATUS[0].DATAB
FDIns[1] => newSTATUS[1].DATAB
FDIns[2] => newSTATUS[2].DATAB
FDIns[3] => newSTATUS[3].DATAB
FDIns[4] => newSTATUS[4].DATAB
FDIns[5] => newSTATUS[5].DATAB
FDIns[6] => newSTATUS[6].DATAB
FDIns[7] => newSTATUS[7].DATAB
FDIns[8] => newSTATUS[8].DATAB
FDIns[9] => newSTATUS[9].DATAB
FDIns[10] => newSTATUS[10].DATAB
FDIns[11] => newSTATUS[11].DATAB
FDIns[12] => newSTATUS[12].DATAB
FDIns[13] => newSTATUS[13].DATAB
FDIns[14] => newSTATUS[14].DATAB
FDIns[15] => newSTATUS[15].DATAB
FDIns[16] => newSTATUS[16].DATAB
FDIns[17] => newSTATUS[17].DATAB
FDIns[18] => newSTATUS[18].DATAB
FDIns[19] => newSTATUS[19].DATAB
FDIns[20] => newSTATUS[20].DATAB
FDIns[21] => newSTATUS[21].DATAB
FDIns[22] => newSTATUS[22].DATAB
FDIns[23] => newSTATUS[23].DATAB
FDIns[24] => newSTATUS[24].DATAB
FDIns[25] => newSTATUS[25].DATAB
FDIns[26] => newSTATUS[26].DATAB
FDIns[27] => nextPC.IN1
FDIns[27] => nextPC.IN1
FDIns[27] => settingX.IN1
FDIns[27] => RS2Sel.IN1
FDIns[27] => RS2Sel.IN1
FDIns[27] => hasPrediction.IN1
FDIns[27] => hasPrediction.IN1
FDIns[28] => RS2Sel.IN1
FDIns[28] => RS2Sel.IN1
FDIns[28] => hasPrediction.IN1
FDIns[28] => hasPrediction.IN1
FDIns[28] => RS2Sel.IN1
FDIns[28] => nextPC.IN1
FDIns[28] => settingX.IN1
FDIns[29] => RS2Sel.IN1
FDIns[29] => settingX.IN1
FDIns[29] => RS2Sel.IN1
FDIns[30] => RS2Sel.IN0
FDIns[30] => settingX.IN0
FDIns[31] => settingX.IN1
FDIns[31] => RS2Sel.IN1
DXIns[0] => ~NO_FANOUT~
DXIns[1] => ~NO_FANOUT~
DXIns[2] => ALUOpcode.DATAB
DXIns[3] => ALUOpcode.DATAB
DXIns[4] => ALUOpcode.DATAB
DXIns[5] => ALUOpcode.DATAB
DXIns[6] => ALUOpcode.DATAB
DXIns[7] => ~NO_FANOUT~
DXIns[8] => ~NO_FANOUT~
DXIns[9] => ~NO_FANOUT~
DXIns[10] => ~NO_FANOUT~
DXIns[11] => ~NO_FANOUT~
DXIns[12] => ~NO_FANOUT~
DXIns[13] => ~NO_FANOUT~
DXIns[14] => ~NO_FANOUT~
DXIns[15] => ~NO_FANOUT~
DXIns[16] => ~NO_FANOUT~
DXIns[17] => ~NO_FANOUT~
DXIns[18] => ~NO_FANOUT~
DXIns[19] => ~NO_FANOUT~
DXIns[20] => ~NO_FANOUT~
DXIns[21] => ~NO_FANOUT~
DXIns[22] => ~NO_FANOUT~
DXIns[23] => ~NO_FANOUT~
DXIns[24] => ~NO_FANOUT~
DXIns[25] => ~NO_FANOUT~
DXIns[26] => ~NO_FANOUT~
DXIns[27] => ALUOpB.IN1
DXIns[27] => ALUOpB.IN1
DXIns[27] => ALUOpcode.IN1
DXIns[27] => ItypeOpcode[0].IN1
DXIns[27] => BEX.IN1
DXIns[27] => BNE.IN1
DXIns[27] => BLT.IN1
DXIns[28] => BNE.IN1
DXIns[28] => BLT.IN1
DXIns[28] => BEX.IN1
DXIns[28] => ItypeOpcode.IN1
DXIns[28] => ALUOpB.IN1
DXIns[28] => ALUOpcode.IN1
DXIns[29] => ALUOpB.IN1
DXIns[29] => BEX.IN1
DXIns[29] => ALUOpB.IN1
DXIns[29] => ALUOpcode.IN1
DXIns[30] => ALUOpB.IN0
DXIns[30] => ALUOpB.IN0
DXIns[30] => BEX.IN0
DXIns[31] => BEX.IN1
DXIns[31] => ALUOpB.IN1
DXIns[31] => ALUOpB.IN1
XMIns[0] => ~NO_FANOUT~
XMIns[1] => ~NO_FANOUT~
XMIns[2] => ~NO_FANOUT~
XMIns[3] => ~NO_FANOUT~
XMIns[4] => ~NO_FANOUT~
XMIns[5] => ~NO_FANOUT~
XMIns[6] => ~NO_FANOUT~
XMIns[7] => ~NO_FANOUT~
XMIns[8] => ~NO_FANOUT~
XMIns[9] => ~NO_FANOUT~
XMIns[10] => ~NO_FANOUT~
XMIns[11] => ~NO_FANOUT~
XMIns[12] => ~NO_FANOUT~
XMIns[13] => ~NO_FANOUT~
XMIns[14] => ~NO_FANOUT~
XMIns[15] => ~NO_FANOUT~
XMIns[16] => ~NO_FANOUT~
XMIns[17] => ~NO_FANOUT~
XMIns[18] => ~NO_FANOUT~
XMIns[19] => ~NO_FANOUT~
XMIns[20] => ~NO_FANOUT~
XMIns[21] => ~NO_FANOUT~
XMIns[22] => ~NO_FANOUT~
XMIns[23] => ~NO_FANOUT~
XMIns[24] => ~NO_FANOUT~
XMIns[25] => ~NO_FANOUT~
XMIns[26] => ~NO_FANOUT~
XMIns[27] => memWE.IN1
XMIns[28] => memWE.IN1
XMIns[29] => memWE.IN1
XMIns[30] => memWE.IN0
XMIns[31] => memWE.IN1
MWIns[0] => ~NO_FANOUT~
MWIns[1] => ~NO_FANOUT~
MWIns[2] => ~NO_FANOUT~
MWIns[3] => ~NO_FANOUT~
MWIns[4] => ~NO_FANOUT~
MWIns[5] => ~NO_FANOUT~
MWIns[6] => ~NO_FANOUT~
MWIns[7] => ~NO_FANOUT~
MWIns[8] => ~NO_FANOUT~
MWIns[9] => ~NO_FANOUT~
MWIns[10] => ~NO_FANOUT~
MWIns[11] => ~NO_FANOUT~
MWIns[12] => ~NO_FANOUT~
MWIns[13] => ~NO_FANOUT~
MWIns[14] => ~NO_FANOUT~
MWIns[15] => ~NO_FANOUT~
MWIns[16] => ~NO_FANOUT~
MWIns[17] => ~NO_FANOUT~
MWIns[18] => ~NO_FANOUT~
MWIns[19] => ~NO_FANOUT~
MWIns[20] => ~NO_FANOUT~
MWIns[21] => ~NO_FANOUT~
MWIns[22] => MWIns[22].IN2
MWIns[23] => MWIns[23].IN2
MWIns[24] => MWIns[24].IN2
MWIns[25] => MWIns[25].IN2
MWIns[26] => MWIns[26].IN2
MWIns[27] => RegWE.IN1
MWIns[27] => RegWE.IN1
MWIns[27] => RegWriteD.IN1
MWIns[27] => RegWriteD.IN1
MWIns[27] => RDSel.IN1
MWIns[27] => RegWE.IN1
MWIns[27] => RegWE.IN1
MWIns[28] => RegWE.IN1
MWIns[28] => RegWriteD.IN1
MWIns[28] => RDSel.IN1
MWIns[28] => RegWE.IN1
MWIns[28] => RegWE.IN1
MWIns[28] => RegWE.IN1
MWIns[28] => RegWE.IN1
MWIns[29] => RegWE.IN1
MWIns[29] => RegWE.IN1
MWIns[29] => RegWE.IN1
MWIns[29] => RegWE.IN1
MWIns[29] => RegWriteD.IN1
MWIns[29] => RDSel.IN1
MWIns[30] => RegWE.IN0
MWIns[30] => RegWE.IN0
MWIns[30] => RegWE.IN0
MWIns[30] => RegWriteD.IN0
MWIns[30] => RDSel.IN0
MWIns[31] => RegWE.IN1
MWIns[31] => RegWE.IN1
MWIns[31] => RegWE.IN1
MWIns[31] => RegWriteD.IN1
MWIns[31] => RDSel.IN1
multDivResultRDY => ~NO_FANOUT~
multDivException => newSTATUS[0].DATAA
multDivException => statusEnable.IN1
multDivRD[0] => multDivRD[0].IN1
multDivRD[1] => multDivRD[1].IN1
multDivRD[2] => multDivRD[2].IN1
multDivRD[3] => multDivRD[3].IN1
multDivRD[4] => multDivRD[4].IN1
RegWE <= RegWE.DB_MAX_OUTPUT_PORT_TYPE
ALUOpB <= ALUOpB.DB_MAX_OUTPUT_PORT_TYPE
memWE <= memWE.DB_MAX_OUTPUT_PORT_TYPE
RS2Sel <= RS2Sel.DB_MAX_OUTPUT_PORT_TYPE
RD[0] <= fourOneMux5:RDSelector.port5
RD[1] <= fourOneMux5:RDSelector.port5
RD[2] <= fourOneMux5:RDSelector.port5
RD[3] <= fourOneMux5:RDSelector.port5
RD[4] <= fourOneMux5:RDSelector.port5
ALUOpcode[0] <= ALUOpcode.DB_MAX_OUTPUT_PORT_TYPE
ALUOpcode[1] <= ALUOpcode.DB_MAX_OUTPUT_PORT_TYPE
ALUOpcode[2] <= ALUOpcode.DB_MAX_OUTPUT_PORT_TYPE
ALUOpcode[3] <= ALUOpcode.DB_MAX_OUTPUT_PORT_TYPE
ALUOpcode[4] <= ALUOpcode.DB_MAX_OUTPUT_PORT_TYPE
RegWriteD[0] <= RegWriteD.DB_MAX_OUTPUT_PORT_TYPE
RegWriteD[1] <= RDSel[0].DB_MAX_OUTPUT_PORT_TYPE
RegWriteD[2] <= RegWE.DB_MAX_OUTPUT_PORT_TYPE
nextPC[0] <= nextPC.DB_MAX_OUTPUT_PORT_TYPE
nextPC[1] <= RS2Sel.DB_MAX_OUTPUT_PORT_TYPE
BNE <= BNE.DB_MAX_OUTPUT_PORT_TYPE
BLT <= BLT.DB_MAX_OUTPUT_PORT_TYPE
BEX <= BEX.DB_MAX_OUTPUT_PORT_TYPE
statusEnable <= statusEnable.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[0] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[1] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[2] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[3] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[4] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[5] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[6] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[7] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[8] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[9] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[10] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[11] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[12] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[13] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[14] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[15] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[16] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[17] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[18] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[19] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[20] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[21] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[22] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[23] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[24] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[25] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[26] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[27] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[28] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[29] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[30] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
finalSTATUS[31] <= finalSTATUS.DB_MAX_OUTPUT_PORT_TYPE
hasPrediction[0] <= hasPrediction.DB_MAX_OUTPUT_PORT_TYPE
hasPrediction[1] <= <GND>
hasPrediction[2] <= <GND>
hasPrediction[3] <= <GND>
hasPrediction[4] <= <GND>
hasPrediction[5] <= <GND>
hasPrediction[6] <= <GND>
hasPrediction[7] <= <GND>
hasPrediction[8] <= <GND>
hasPrediction[9] <= <GND>
hasPrediction[10] <= <GND>
hasPrediction[11] <= <GND>
hasPrediction[12] <= <GND>
hasPrediction[13] <= <GND>
hasPrediction[14] <= <GND>
hasPrediction[15] <= <GND>
hasPrediction[16] <= <GND>
hasPrediction[17] <= <GND>
hasPrediction[18] <= <GND>
hasPrediction[19] <= <GND>
hasPrediction[20] <= <GND>
hasPrediction[21] <= <GND>
hasPrediction[22] <= <GND>
hasPrediction[23] <= <GND>
hasPrediction[24] <= <GND>
hasPrediction[25] <= <GND>
hasPrediction[26] <= <GND>
hasPrediction[27] <= <GND>
hasPrediction[28] <= <GND>
hasPrediction[29] <= <GND>
hasPrediction[30] <= <GND>
hasPrediction[31] <= <GND>
must_update => statusEnable.IN1
must_update => finalSTATUS.IN1
timerInterrupt => timerInterrupt.IN1


|processor|control:insnDecoder|myDFFE:latchTimerInterrupt0
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|control:insnDecoder|myDFFE:latchTimerInterrupt1
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|control:insnDecoder|fourOneMux5:RDSelector
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3


|processor|control:insnDecoder|fourOneMux5:RDSelector|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|control:insnDecoder|fourOneMux5:RDSelector|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|control:insnDecoder|fourOneMux5:RDSelector|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:getAddr|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|jrBypass:jrSelector
FDIns[0] => ~NO_FANOUT~
FDIns[1] => ~NO_FANOUT~
FDIns[2] => ~NO_FANOUT~
FDIns[3] => ~NO_FANOUT~
FDIns[4] => ~NO_FANOUT~
FDIns[5] => ~NO_FANOUT~
FDIns[6] => ~NO_FANOUT~
FDIns[7] => ~NO_FANOUT~
FDIns[8] => ~NO_FANOUT~
FDIns[9] => ~NO_FANOUT~
FDIns[10] => ~NO_FANOUT~
FDIns[11] => ~NO_FANOUT~
FDIns[12] => ~NO_FANOUT~
FDIns[13] => ~NO_FANOUT~
FDIns[14] => ~NO_FANOUT~
FDIns[15] => ~NO_FANOUT~
FDIns[16] => ~NO_FANOUT~
FDIns[17] => ~NO_FANOUT~
FDIns[18] => ~NO_FANOUT~
FDIns[19] => ~NO_FANOUT~
FDIns[20] => ~NO_FANOUT~
FDIns[21] => ~NO_FANOUT~
FDIns[22] => ~NO_FANOUT~
FDIns[23] => ~NO_FANOUT~
FDIns[24] => ~NO_FANOUT~
FDIns[25] => ~NO_FANOUT~
FDIns[26] => ~NO_FANOUT~
FDIns[27] => FDOpcode[0].IN1
FDIns[28] => FDOpcode[1].IN1
FDIns[29] => FDOpcode[2].IN1
FDIns[30] => FDOpcode[3].IN1
FDIns[31] => FDOpcode[4].IN1
DXIns[0] => ~NO_FANOUT~
DXIns[1] => ~NO_FANOUT~
DXIns[2] => ~NO_FANOUT~
DXIns[3] => ~NO_FANOUT~
DXIns[4] => ~NO_FANOUT~
DXIns[5] => ~NO_FANOUT~
DXIns[6] => ~NO_FANOUT~
DXIns[7] => ~NO_FANOUT~
DXIns[8] => ~NO_FANOUT~
DXIns[9] => ~NO_FANOUT~
DXIns[10] => ~NO_FANOUT~
DXIns[11] => ~NO_FANOUT~
DXIns[12] => ~NO_FANOUT~
DXIns[13] => ~NO_FANOUT~
DXIns[14] => ~NO_FANOUT~
DXIns[15] => ~NO_FANOUT~
DXIns[16] => ~NO_FANOUT~
DXIns[17] => ~NO_FANOUT~
DXIns[18] => ~NO_FANOUT~
DXIns[19] => ~NO_FANOUT~
DXIns[20] => ~NO_FANOUT~
DXIns[21] => ~NO_FANOUT~
DXIns[22] => ~NO_FANOUT~
DXIns[23] => ~NO_FANOUT~
DXIns[24] => ~NO_FANOUT~
DXIns[25] => ~NO_FANOUT~
DXIns[26] => ~NO_FANOUT~
DXIns[27] => DXOpcode[0].IN1
DXIns[28] => DXOpcode[1].IN1
DXIns[29] => DXOpcode[2].IN1
DXIns[30] => DXOpcode[3].IN1
DXIns[31] => DXOpcode[4].IN1
XMIns[0] => ~NO_FANOUT~
XMIns[1] => ~NO_FANOUT~
XMIns[2] => ~NO_FANOUT~
XMIns[3] => ~NO_FANOUT~
XMIns[4] => ~NO_FANOUT~
XMIns[5] => ~NO_FANOUT~
XMIns[6] => ~NO_FANOUT~
XMIns[7] => ~NO_FANOUT~
XMIns[8] => ~NO_FANOUT~
XMIns[9] => ~NO_FANOUT~
XMIns[10] => ~NO_FANOUT~
XMIns[11] => ~NO_FANOUT~
XMIns[12] => ~NO_FANOUT~
XMIns[13] => ~NO_FANOUT~
XMIns[14] => ~NO_FANOUT~
XMIns[15] => ~NO_FANOUT~
XMIns[16] => ~NO_FANOUT~
XMIns[17] => ~NO_FANOUT~
XMIns[18] => ~NO_FANOUT~
XMIns[19] => ~NO_FANOUT~
XMIns[20] => ~NO_FANOUT~
XMIns[21] => ~NO_FANOUT~
XMIns[22] => ~NO_FANOUT~
XMIns[23] => ~NO_FANOUT~
XMIns[24] => ~NO_FANOUT~
XMIns[25] => ~NO_FANOUT~
XMIns[26] => ~NO_FANOUT~
XMIns[27] => XMOpcode[0].IN1
XMIns[28] => XMOpcode[1].IN1
XMIns[29] => XMOpcode[2].IN1
XMIns[30] => XMOpcode[3].IN1
XMIns[31] => XMOpcode[4].IN1
MWIns[0] => ~NO_FANOUT~
MWIns[1] => ~NO_FANOUT~
MWIns[2] => ~NO_FANOUT~
MWIns[3] => ~NO_FANOUT~
MWIns[4] => ~NO_FANOUT~
MWIns[5] => ~NO_FANOUT~
MWIns[6] => ~NO_FANOUT~
MWIns[7] => ~NO_FANOUT~
MWIns[8] => ~NO_FANOUT~
MWIns[9] => ~NO_FANOUT~
MWIns[10] => ~NO_FANOUT~
MWIns[11] => ~NO_FANOUT~
MWIns[12] => ~NO_FANOUT~
MWIns[13] => ~NO_FANOUT~
MWIns[14] => ~NO_FANOUT~
MWIns[15] => ~NO_FANOUT~
MWIns[16] => ~NO_FANOUT~
MWIns[17] => ~NO_FANOUT~
MWIns[18] => ~NO_FANOUT~
MWIns[19] => ~NO_FANOUT~
MWIns[20] => ~NO_FANOUT~
MWIns[21] => ~NO_FANOUT~
MWIns[22] => ~NO_FANOUT~
MWIns[23] => ~NO_FANOUT~
MWIns[24] => ~NO_FANOUT~
MWIns[25] => ~NO_FANOUT~
MWIns[26] => ~NO_FANOUT~
MWIns[27] => MWOpcode[0].IN1
MWIns[28] => MWOpcode[1].IN1
MWIns[29] => MWOpcode[2].IN1
MWIns[30] => MWOpcode[3].IN1
MWIns[31] => MWOpcode[4].IN1
jrSel[0] <= jrSel.DB_MAX_OUTPUT_PORT_TYPE
jrSel[1] <= jrSel.DB_MAX_OUTPUT_PORT_TYPE


|processor|jrBypass:jrSelector|FiveBitEquals:checkFD
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|jrBypass:jrSelector|FiveBitEquals:checkDX
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|jrBypass:jrSelector|FiveBitEquals:checkXM
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|jrBypass:jrSelector|FiveBitEquals:checkMW
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|fourOneMux:jumpTarget
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|fourOneMux:jumpTarget|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|fourOneMux:jumpTarget|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|fourOneMux:jumpTarget|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|twoOneMux5:RS2Selector
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:RegWriteDSelector
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in5[16] => in5[16].IN1
in5[17] => in5[17].IN1
in5[18] => in5[18].IN1
in5[19] => in5[19].IN1
in5[20] => in5[20].IN1
in5[21] => in5[21].IN1
in5[22] => in5[22].IN1
in5[23] => in5[23].IN1
in5[24] => in5[24].IN1
in5[25] => in5[25].IN1
in5[26] => in5[26].IN1
in5[27] => in5[27].IN1
in5[28] => in5[28].IN1
in5[29] => in5[29].IN1
in5[30] => in5[30].IN1
in5[31] => in5[31].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in6[16] => in6[16].IN1
in6[17] => in6[17].IN1
in6[18] => in6[18].IN1
in6[19] => in6[19].IN1
in6[20] => in6[20].IN1
in6[21] => in6[21].IN1
in6[22] => in6[22].IN1
in6[23] => in6[23].IN1
in6[24] => in6[24].IN1
in6[25] => in6[25].IN1
in6[26] => in6[26].IN1
in6[27] => in6[27].IN1
in6[28] => in6[28].IN1
in6[29] => in6[29].IN1
in6[30] => in6[30].IN1
in6[31] => in6[31].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1
in7[16] => in7[16].IN1
in7[17] => in7[17].IN1
in7[18] => in7[18].IN1
in7[19] => in7[19].IN1
in7[20] => in7[20].IN1
in7[21] => in7[21].IN1
in7[22] => in7[22].IN1
in7[23] => in7[23].IN1
in7[24] => in7[24].IN1
in7[25] => in7[25].IN1
in7[26] => in7[26].IN1
in7[27] => in7[27].IN1
in7[28] => in7[28].IN1
in7[29] => in7[29].IN1
in7[30] => in7[30].IN1
in7[31] => in7[31].IN1
in8[0] => in8[0].IN1
in8[1] => in8[1].IN1
in8[2] => in8[2].IN1
in8[3] => in8[3].IN1
in8[4] => in8[4].IN1
in8[5] => in8[5].IN1
in8[6] => in8[6].IN1
in8[7] => in8[7].IN1
in8[8] => in8[8].IN1
in8[9] => in8[9].IN1
in8[10] => in8[10].IN1
in8[11] => in8[11].IN1
in8[12] => in8[12].IN1
in8[13] => in8[13].IN1
in8[14] => in8[14].IN1
in8[15] => in8[15].IN1
in8[16] => in8[16].IN1
in8[17] => in8[17].IN1
in8[18] => in8[18].IN1
in8[19] => in8[19].IN1
in8[20] => in8[20].IN1
in8[21] => in8[21].IN1
in8[22] => in8[22].IN1
in8[23] => in8[23].IN1
in8[24] => in8[24].IN1
in8[25] => in8[25].IN1
in8[26] => in8[26].IN1
in8[27] => in8[27].IN1
in8[28] => in8[28].IN1
in8[29] => in8[29].IN1
in8[30] => in8[30].IN1
in8[31] => in8[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
out[0] <= twoOneMux:finalOne.port3
out[1] <= twoOneMux:finalOne.port3
out[2] <= twoOneMux:finalOne.port3
out[3] <= twoOneMux:finalOne.port3
out[4] <= twoOneMux:finalOne.port3
out[5] <= twoOneMux:finalOne.port3
out[6] <= twoOneMux:finalOne.port3
out[7] <= twoOneMux:finalOne.port3
out[8] <= twoOneMux:finalOne.port3
out[9] <= twoOneMux:finalOne.port3
out[10] <= twoOneMux:finalOne.port3
out[11] <= twoOneMux:finalOne.port3
out[12] <= twoOneMux:finalOne.port3
out[13] <= twoOneMux:finalOne.port3
out[14] <= twoOneMux:finalOne.port3
out[15] <= twoOneMux:finalOne.port3
out[16] <= twoOneMux:finalOne.port3
out[17] <= twoOneMux:finalOne.port3
out[18] <= twoOneMux:finalOne.port3
out[19] <= twoOneMux:finalOne.port3
out[20] <= twoOneMux:finalOne.port3
out[21] <= twoOneMux:finalOne.port3
out[22] <= twoOneMux:finalOne.port3
out[23] <= twoOneMux:finalOne.port3
out[24] <= twoOneMux:finalOne.port3
out[25] <= twoOneMux:finalOne.port3
out[26] <= twoOneMux:finalOne.port3
out[27] <= twoOneMux:finalOne.port3
out[28] <= twoOneMux:finalOne.port3
out[29] <= twoOneMux:finalOne.port3
out[30] <= twoOneMux:finalOne.port3
out[31] <= twoOneMux:finalOne.port3


|processor|eightOneMux:RegWriteDSelector|fourOneMux:layer1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|eightOneMux:RegWriteDSelector|fourOneMux:layer1|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:RegWriteDSelector|fourOneMux:layer1|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:RegWriteDSelector|fourOneMux:layer1|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:RegWriteDSelector|fourOneMux:layer2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|eightOneMux:RegWriteDSelector|fourOneMux:layer2|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:RegWriteDSelector|fourOneMux:layer2|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:RegWriteDSelector|fourOneMux:layer2|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:RegWriteDSelector|twoOneMux:finalOne
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:nextPCSelector
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in5[16] => in5[16].IN1
in5[17] => in5[17].IN1
in5[18] => in5[18].IN1
in5[19] => in5[19].IN1
in5[20] => in5[20].IN1
in5[21] => in5[21].IN1
in5[22] => in5[22].IN1
in5[23] => in5[23].IN1
in5[24] => in5[24].IN1
in5[25] => in5[25].IN1
in5[26] => in5[26].IN1
in5[27] => in5[27].IN1
in5[28] => in5[28].IN1
in5[29] => in5[29].IN1
in5[30] => in5[30].IN1
in5[31] => in5[31].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in6[16] => in6[16].IN1
in6[17] => in6[17].IN1
in6[18] => in6[18].IN1
in6[19] => in6[19].IN1
in6[20] => in6[20].IN1
in6[21] => in6[21].IN1
in6[22] => in6[22].IN1
in6[23] => in6[23].IN1
in6[24] => in6[24].IN1
in6[25] => in6[25].IN1
in6[26] => in6[26].IN1
in6[27] => in6[27].IN1
in6[28] => in6[28].IN1
in6[29] => in6[29].IN1
in6[30] => in6[30].IN1
in6[31] => in6[31].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1
in7[16] => in7[16].IN1
in7[17] => in7[17].IN1
in7[18] => in7[18].IN1
in7[19] => in7[19].IN1
in7[20] => in7[20].IN1
in7[21] => in7[21].IN1
in7[22] => in7[22].IN1
in7[23] => in7[23].IN1
in7[24] => in7[24].IN1
in7[25] => in7[25].IN1
in7[26] => in7[26].IN1
in7[27] => in7[27].IN1
in7[28] => in7[28].IN1
in7[29] => in7[29].IN1
in7[30] => in7[30].IN1
in7[31] => in7[31].IN1
in8[0] => in8[0].IN1
in8[1] => in8[1].IN1
in8[2] => in8[2].IN1
in8[3] => in8[3].IN1
in8[4] => in8[4].IN1
in8[5] => in8[5].IN1
in8[6] => in8[6].IN1
in8[7] => in8[7].IN1
in8[8] => in8[8].IN1
in8[9] => in8[9].IN1
in8[10] => in8[10].IN1
in8[11] => in8[11].IN1
in8[12] => in8[12].IN1
in8[13] => in8[13].IN1
in8[14] => in8[14].IN1
in8[15] => in8[15].IN1
in8[16] => in8[16].IN1
in8[17] => in8[17].IN1
in8[18] => in8[18].IN1
in8[19] => in8[19].IN1
in8[20] => in8[20].IN1
in8[21] => in8[21].IN1
in8[22] => in8[22].IN1
in8[23] => in8[23].IN1
in8[24] => in8[24].IN1
in8[25] => in8[25].IN1
in8[26] => in8[26].IN1
in8[27] => in8[27].IN1
in8[28] => in8[28].IN1
in8[29] => in8[29].IN1
in8[30] => in8[30].IN1
in8[31] => in8[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
out[0] <= twoOneMux:finalOne.port3
out[1] <= twoOneMux:finalOne.port3
out[2] <= twoOneMux:finalOne.port3
out[3] <= twoOneMux:finalOne.port3
out[4] <= twoOneMux:finalOne.port3
out[5] <= twoOneMux:finalOne.port3
out[6] <= twoOneMux:finalOne.port3
out[7] <= twoOneMux:finalOne.port3
out[8] <= twoOneMux:finalOne.port3
out[9] <= twoOneMux:finalOne.port3
out[10] <= twoOneMux:finalOne.port3
out[11] <= twoOneMux:finalOne.port3
out[12] <= twoOneMux:finalOne.port3
out[13] <= twoOneMux:finalOne.port3
out[14] <= twoOneMux:finalOne.port3
out[15] <= twoOneMux:finalOne.port3
out[16] <= twoOneMux:finalOne.port3
out[17] <= twoOneMux:finalOne.port3
out[18] <= twoOneMux:finalOne.port3
out[19] <= twoOneMux:finalOne.port3
out[20] <= twoOneMux:finalOne.port3
out[21] <= twoOneMux:finalOne.port3
out[22] <= twoOneMux:finalOne.port3
out[23] <= twoOneMux:finalOne.port3
out[24] <= twoOneMux:finalOne.port3
out[25] <= twoOneMux:finalOne.port3
out[26] <= twoOneMux:finalOne.port3
out[27] <= twoOneMux:finalOne.port3
out[28] <= twoOneMux:finalOne.port3
out[29] <= twoOneMux:finalOne.port3
out[30] <= twoOneMux:finalOne.port3
out[31] <= twoOneMux:finalOne.port3


|processor|eightOneMux:nextPCSelector|fourOneMux:layer1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|eightOneMux:nextPCSelector|fourOneMux:layer1|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:nextPCSelector|fourOneMux:layer1|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:nextPCSelector|fourOneMux:layer1|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:nextPCSelector|fourOneMux:layer2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|eightOneMux:nextPCSelector|fourOneMux:layer2|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:nextPCSelector|fourOneMux:layer2|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:nextPCSelector|fourOneMux:layer2|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eightOneMux:nextPCSelector|twoOneMux:finalOne
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|Register32:ProgramCounter|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:ProgramCounter|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor
clock => clock.IN3
reset => reset.IN3
FDOpcode[0] => RE.IN1
FDOpcode[0] => RE.IN1
FDOpcode[1] => RE.IN1
FDOpcode[1] => RE.IN1
FDOpcode[2] => RE.IN1
FDOpcode[3] => RE.IN0
FDOpcode[3] => RE.IN0
FDOpcode[4] => RE.IN1
FDOpcode[4] => RE.IN1
FDPC[0] => RS[0].IN2
FDPC[1] => RS[1].IN2
FDPC[2] => RS[2].IN2
FDPC[3] => RS[3].IN2
FDPC[4] => RS[4].IN2
FDPC[5] => prediction.DATAA
FDPC[6] => prediction.DATAA
FDPC[7] => prediction.DATAA
FDPC[8] => prediction.DATAA
FDPC[9] => prediction.DATAA
FDPC[10] => prediction.DATAA
FDPC[11] => prediction.DATAA
FDPC[12] => prediction.DATAA
FDPC[13] => prediction.DATAA
FDPC[14] => prediction.DATAA
FDPC[15] => prediction.DATAA
FDPC[16] => prediction.DATAA
FDPC[17] => prediction.DATAA
FDPC[18] => prediction.DATAA
FDPC[19] => prediction.DATAA
FDPC[20] => prediction.DATAA
FDPC[21] => prediction.DATAA
FDPC[22] => prediction.DATAA
FDPC[23] => prediction.DATAA
FDPC[24] => prediction.DATAA
FDPC[25] => prediction.DATAA
FDPC[26] => prediction.DATAA
FDPC[27] => prediction.DATAA
FDPC[28] => prediction.DATAA
FDPC[29] => prediction.DATAA
FDPC[30] => prediction.DATAA
FDPC[31] => prediction.DATAA
DXOpcode[0] => WE.IN1
DXOpcode[0] => WE.IN1
DXOpcode[1] => WE.IN1
DXOpcode[1] => WE.IN1
DXOpcode[2] => WE.IN1
DXOpcode[3] => WE.IN0
DXOpcode[3] => WE.IN0
DXOpcode[4] => WE.IN1
DXOpcode[4] => WE.IN1
taken => taken.IN1
RD[0] => RD[0].IN2
RD[1] => RD[1].IN2
RD[2] => RD[2].IN2
RD[3] => RD[3].IN2
RD[4] => RD[4].IN2
chosen[0] => RDVal[0].IN1
chosen[1] => RDVal[1].IN1
chosen[2] => RDVal[2].IN1
chosen[3] => RDVal[3].IN1
chosen[4] => RDVal[4].IN1
chosen[5] => RDVal[5].IN1
chosen[6] => RDVal[6].IN1
chosen[7] => RDVal[7].IN1
chosen[8] => RDVal[8].IN1
chosen[9] => RDVal[9].IN1
chosen[10] => RDVal[10].IN1
chosen[11] => RDVal[11].IN1
chosen[12] => RDVal[12].IN1
chosen[13] => RDVal[13].IN1
chosen[14] => RDVal[14].IN1
chosen[15] => RDVal[15].IN1
chosen[16] => RDVal[16].IN1
chosen[17] => RDVal[17].IN1
chosen[18] => RDVal[18].IN1
chosen[19] => RDVal[19].IN1
chosen[20] => RDVal[20].IN1
chosen[21] => RDVal[21].IN1
chosen[22] => RDVal[22].IN1
chosen[23] => RDVal[23].IN1
chosen[24] => RDVal[24].IN1
chosen[25] => RDVal[25].IN1
chosen[26] => RDVal[26].IN1
chosen[27] => RDVal[27].IN1
chosen[28] => RDVal[28].IN1
chosen[29] => RDVal[29].IN1
chosen[30] => RDVal[30].IN1
chosen[31] => RDVal[31].IN1
prediction[0] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[1] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[2] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[3] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[4] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[5] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[6] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[7] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[8] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[9] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[10] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[11] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[12] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[13] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[14] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[15] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[16] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[17] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[18] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[19] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[20] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[21] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[22] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[23] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[24] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[25] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[26] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[27] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[28] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[29] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[30] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
prediction[31] <= prediction.DB_MAX_OUTPUT_PORT_TYPE
wasTaken <= myDFFE:lastDecision.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters
taken => taken.IN32
clock => clock.IN32
WE => WE.IN1
reset => reset.IN32
RD[0] => RD[0].IN1
RD[1] => RD[1].IN1
RD[2] => RD[2].IN1
RD[3] => RD[3].IN1
RD[4] => RD[4].IN1
RS[0] => ShiftLeft0.IN37
RS[1] => ShiftLeft0.IN36
RS[2] => ShiftLeft0.IN35
RS[3] => ShiftLeft0.IN34
RS[4] => ShiftLeft0.IN33
shouldTake <= shouldTake.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|decoder32:WEDecoder
out[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[0] => ShiftLeft0.IN36
select[1] => ShiftLeft0.IN35
select[2] => ShiftLeft0.IN34
select[3] => ShiftLeft0.IN33
select[4] => ShiftLeft0.IN32
enable => ShiftLeft0.IN37


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[0].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[0].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[0].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[0].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[1].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[1].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[1].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[1].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[2].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[2].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[2].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[2].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[3].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[3].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[3].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[3].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[4].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[4].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[4].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[4].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[5].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[5].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[5].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[5].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[6].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[6].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[6].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[6].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[7].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[7].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[7].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[7].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[8].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[8].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[8].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[8].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[9].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[9].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[9].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[9].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[10].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[10].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[10].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[10].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[11].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[11].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[11].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[11].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[12].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[12].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[12].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[12].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[13].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[13].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[13].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[13].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[14].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[14].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[14].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[14].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[15].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[15].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[15].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[15].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[16].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[16].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[16].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[16].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[17].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[17].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[17].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[17].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[18].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[18].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[18].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[18].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[19].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[19].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[19].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[19].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[20].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[20].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[20].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[20].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[21].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[21].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[21].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[21].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[22].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[22].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[22].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[22].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[23].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[23].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[23].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[23].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[24].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[24].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[24].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[24].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[25].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[25].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[25].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[25].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[26].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[26].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[26].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[26].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[27].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[27].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[27].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[27].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[28].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[28].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[28].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[28].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[29].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[29].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[29].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[29].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[30].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[30].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[30].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[30].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[31].sc
taken => Y2.IN1
taken => Y2.IN1
taken => Y1.IN1
taken => Y1.IN1
clock => clock.IN2
WE => WE.IN2
reset => reset.IN2
shouldTake <= myDFFE:MSB.port4


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[31].sc|myDFFE:MSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|satCounter:loop1[31].sc|myDFFE:LSB
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|satCounterFile:satCounters|tristate32:loop1[31].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN1
ctrl_reset => ctrl_reset.IN32
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_readReg[0] => ShiftLeft0.IN37
ctrl_readReg[1] => ShiftLeft0.IN36
ctrl_readReg[2] => ShiftLeft0.IN35
ctrl_readReg[3] => ShiftLeft0.IN34
ctrl_readReg[4] => ShiftLeft0.IN33
data_writeReg[0] => data_writeReg[0].IN32
data_writeReg[1] => data_writeReg[1].IN32
data_writeReg[2] => data_writeReg[2].IN32
data_writeReg[3] => data_writeReg[3].IN32
data_writeReg[4] => data_writeReg[4].IN32
data_writeReg[5] => data_writeReg[5].IN32
data_writeReg[6] => data_writeReg[6].IN32
data_writeReg[7] => data_writeReg[7].IN32
data_writeReg[8] => data_writeReg[8].IN32
data_writeReg[9] => data_writeReg[9].IN32
data_writeReg[10] => data_writeReg[10].IN32
data_writeReg[11] => data_writeReg[11].IN32
data_writeReg[12] => data_writeReg[12].IN32
data_writeReg[13] => data_writeReg[13].IN32
data_writeReg[14] => data_writeReg[14].IN32
data_writeReg[15] => data_writeReg[15].IN32
data_writeReg[16] => data_writeReg[16].IN32
data_writeReg[17] => data_writeReg[17].IN32
data_writeReg[18] => data_writeReg[18].IN32
data_writeReg[19] => data_writeReg[19].IN32
data_writeReg[20] => data_writeReg[20].IN32
data_writeReg[21] => data_writeReg[21].IN32
data_writeReg[22] => data_writeReg[22].IN32
data_writeReg[23] => data_writeReg[23].IN32
data_writeReg[24] => data_writeReg[24].IN32
data_writeReg[25] => data_writeReg[25].IN32
data_writeReg[26] => data_writeReg[26].IN32
data_writeReg[27] => data_writeReg[27].IN32
data_writeReg[28] => data_writeReg[28].IN32
data_writeReg[29] => data_writeReg[29].IN32
data_writeReg[30] => data_writeReg[30].IN32
data_writeReg[31] => data_writeReg[31].IN32
data_readReg[0] <= data_readReg[0].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[1] <= data_readReg[1].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[2] <= data_readReg[2].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[3] <= data_readReg[3].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[4] <= data_readReg[4].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[5] <= data_readReg[5].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[6] <= data_readReg[6].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[7] <= data_readReg[7].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[8] <= data_readReg[8].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[9] <= data_readReg[9].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[10] <= data_readReg[10].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[11] <= data_readReg[11].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[12] <= data_readReg[12].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[13] <= data_readReg[13].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[14] <= data_readReg[14].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[15] <= data_readReg[15].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[16] <= data_readReg[16].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[17] <= data_readReg[17].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[18] <= data_readReg[18].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[19] <= data_readReg[19].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[20] <= data_readReg[20].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[21] <= data_readReg[21].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[22] <= data_readReg[22].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[23] <= data_readReg[23].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[24] <= data_readReg[24].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[25] <= data_readReg[25].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[26] <= data_readReg[26].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[27] <= data_readReg[27].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[28] <= data_readReg[28].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[29] <= data_readReg[29].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[30] <= data_readReg[30].DB_MAX_OUTPUT_PORT_TYPE
data_readReg[31] <= data_readReg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|decoder32:writeEnDecoder
out[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[0] => ShiftLeft0.IN36
select[1] => ShiftLeft0.IN35
select[2] => ShiftLeft0.IN34
select[3] => ShiftLeft0.IN33
select[4] => ShiftLeft0.IN32
enable => ShiftLeft0.IN37


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[0].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[0].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[1].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[1].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[2].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[2].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[3].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[3].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[4].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[4].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[5].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[5].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[6].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[6].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[7].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[7].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[8].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[8].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[9].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[9].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[10].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[10].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[11].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[11].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[12].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[12].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[13].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[13].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[14].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[14].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[15].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[15].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[16].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[16].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[17].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[17].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[18].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[18].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[19].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[19].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[20].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[20].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[21].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[21].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[22].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[22].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[23].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[23].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[24].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[24].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[25].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[25].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[26].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[26].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[27].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[27].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[28].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[28].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[29].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[29].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[30].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[30].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|Register32:loop1[31].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|regfileModified:branchTargets|tristate32:loop1[31].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|branchPredictor:myPredictor|myDFFE:lastDecision
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|myDFFE:latchDecision
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CLAdder:addOne|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN1
ctrl_reset => ctrl_reset.IN32
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_readRegA[0] => ShiftLeft0.IN37
ctrl_readRegA[1] => ShiftLeft0.IN36
ctrl_readRegA[2] => ShiftLeft0.IN35
ctrl_readRegA[3] => ShiftLeft0.IN34
ctrl_readRegA[4] => ShiftLeft0.IN33
ctrl_readRegB[0] => ShiftLeft1.IN37
ctrl_readRegB[1] => ShiftLeft1.IN36
ctrl_readRegB[2] => ShiftLeft1.IN35
ctrl_readRegB[3] => ShiftLeft1.IN34
ctrl_readRegB[4] => ShiftLeft1.IN33
data_writeReg[0] => data_writeReg[0].IN32
data_writeReg[1] => data_writeReg[1].IN32
data_writeReg[2] => data_writeReg[2].IN32
data_writeReg[3] => data_writeReg[3].IN32
data_writeReg[4] => data_writeReg[4].IN32
data_writeReg[5] => data_writeReg[5].IN32
data_writeReg[6] => data_writeReg[6].IN32
data_writeReg[7] => data_writeReg[7].IN32
data_writeReg[8] => data_writeReg[8].IN32
data_writeReg[9] => data_writeReg[9].IN32
data_writeReg[10] => data_writeReg[10].IN32
data_writeReg[11] => data_writeReg[11].IN32
data_writeReg[12] => data_writeReg[12].IN32
data_writeReg[13] => data_writeReg[13].IN32
data_writeReg[14] => data_writeReg[14].IN32
data_writeReg[15] => data_writeReg[15].IN32
data_writeReg[16] => data_writeReg[16].IN32
data_writeReg[17] => data_writeReg[17].IN32
data_writeReg[18] => data_writeReg[18].IN32
data_writeReg[19] => data_writeReg[19].IN32
data_writeReg[20] => data_writeReg[20].IN32
data_writeReg[21] => data_writeReg[21].IN32
data_writeReg[22] => data_writeReg[22].IN32
data_writeReg[23] => data_writeReg[23].IN32
data_writeReg[24] => data_writeReg[24].IN32
data_writeReg[25] => data_writeReg[25].IN32
data_writeReg[26] => data_writeReg[26].IN32
data_writeReg[27] => data_writeReg[27].IN32
data_writeReg[28] => data_writeReg[28].IN32
data_writeReg[29] => data_writeReg[29].IN32
data_writeReg[30] => data_writeReg[30].IN32
data_writeReg[31] => data_writeReg[31].IN32
data_readRegA[0] <= data_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|decoder32:writeEnDecoder
out[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
select[0] => ShiftLeft0.IN36
select[1] => ShiftLeft0.IN35
select[2] => ShiftLeft0.IN34
select[3] => ShiftLeft0.IN33
select[4] => ShiftLeft0.IN32
enable => ShiftLeft0.IN37


|processor|regfile:myRegFile|Register32:loop1[0].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[0].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[0].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[0].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[1].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[1].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[1].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[2].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[2].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[2].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[3].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[3].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[3].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[4].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[4].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[4].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[5].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[5].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[5].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[6].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[6].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[6].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[7].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[7].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[7].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[8].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[8].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[8].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[9].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[9].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[9].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[10].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[10].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[10].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[11].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[11].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[11].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[12].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[12].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[12].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[13].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[13].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[13].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[14].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[14].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[14].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[15].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[15].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[15].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[16].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[16].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[16].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[17].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[17].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[17].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[18].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[18].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[18].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[19].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[19].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[19].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[20].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[20].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[20].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[21].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[21].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[21].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[22].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[22].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[22].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[23].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[23].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[23].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[24].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[24].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[24].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[25].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[25].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[25].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[26].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[26].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[26].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[27].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[27].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[27].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[28].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[28].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[28].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[29].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[29].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[29].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[30].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[30].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[30].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|Register32:loop1[31].REG|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[31].bus1
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:myRegFile|tristate32:loop1[31].bus2
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|Register32:StatusReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Register32:StatusReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|twoOneMux:ALUOpBSelector
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL
clock => clock.IN3
ins[0] => ~NO_FANOUT~
ins[1] => ~NO_FANOUT~
ins[2] => div.IN1
ins[2] => mult.IN1
ins[3] => mult.IN1
ins[3] => div.IN1
ins[4] => mult.IN1
ins[4] => div.IN1
ins[5] => mult.IN0
ins[5] => div.IN0
ins[6] => mult.IN1
ins[6] => div.IN1
ins[7] => ~NO_FANOUT~
ins[8] => ~NO_FANOUT~
ins[9] => ~NO_FANOUT~
ins[10] => ~NO_FANOUT~
ins[11] => ~NO_FANOUT~
ins[12] => ~NO_FANOUT~
ins[13] => ~NO_FANOUT~
ins[14] => ~NO_FANOUT~
ins[15] => ~NO_FANOUT~
ins[16] => ~NO_FANOUT~
ins[17] => ~NO_FANOUT~
ins[18] => ~NO_FANOUT~
ins[19] => ~NO_FANOUT~
ins[20] => ~NO_FANOUT~
ins[21] => ~NO_FANOUT~
ins[22] => RD[0].IN1
ins[23] => RD[1].IN1
ins[24] => RD[2].IN1
ins[25] => RD[3].IN1
ins[26] => RD[4].IN1
ins[27] => isRType.IN1
ins[28] => isRType.IN1
ins[29] => isRType.IN1
ins[30] => isRType.IN0
ins[31] => isRType.IN1
opA[0] => currentOpA[0].IN1
opA[1] => currentOpA[1].IN1
opA[2] => currentOpA[2].IN1
opA[3] => currentOpA[3].IN1
opA[4] => currentOpA[4].IN1
opA[5] => currentOpA[5].IN1
opA[6] => currentOpA[6].IN1
opA[7] => currentOpA[7].IN1
opA[8] => currentOpA[8].IN1
opA[9] => currentOpA[9].IN1
opA[10] => currentOpA[10].IN1
opA[11] => currentOpA[11].IN1
opA[12] => currentOpA[12].IN1
opA[13] => currentOpA[13].IN1
opA[14] => currentOpA[14].IN1
opA[15] => currentOpA[15].IN1
opA[16] => currentOpA[16].IN1
opA[17] => currentOpA[17].IN1
opA[18] => currentOpA[18].IN1
opA[19] => currentOpA[19].IN1
opA[20] => currentOpA[20].IN1
opA[21] => currentOpA[21].IN1
opA[22] => currentOpA[22].IN1
opA[23] => currentOpA[23].IN1
opA[24] => currentOpA[24].IN1
opA[25] => currentOpA[25].IN1
opA[26] => currentOpA[26].IN1
opA[27] => currentOpA[27].IN1
opA[28] => currentOpA[28].IN1
opA[29] => currentOpA[29].IN1
opA[30] => currentOpA[30].IN1
opA[31] => currentOpA[31].IN1
opB[0] => currentOpB[0].IN1
opB[1] => currentOpB[1].IN1
opB[2] => currentOpB[2].IN1
opB[3] => currentOpB[3].IN1
opB[4] => currentOpB[4].IN1
opB[5] => currentOpB[5].IN1
opB[6] => currentOpB[6].IN1
opB[7] => currentOpB[7].IN1
opB[8] => currentOpB[8].IN1
opB[9] => currentOpB[9].IN1
opB[10] => currentOpB[10].IN1
opB[11] => currentOpB[11].IN1
opB[12] => currentOpB[12].IN1
opB[13] => currentOpB[13].IN1
opB[14] => currentOpB[14].IN1
opB[15] => currentOpB[15].IN1
opB[16] => currentOpB[16].IN1
opB[17] => currentOpB[17].IN1
opB[18] => currentOpB[18].IN1
opB[19] => currentOpB[19].IN1
opB[20] => currentOpB[20].IN1
opB[21] => currentOpB[21].IN1
opB[22] => currentOpB[22].IN1
opB[23] => currentOpB[23].IN1
opB[24] => currentOpB[24].IN1
opB[25] => currentOpB[25].IN1
opB[26] => currentOpB[26].IN1
opB[27] => currentOpB[27].IN1
opB[28] => currentOpB[28].IN1
opB[29] => currentOpB[29].IN1
opB[30] => currentOpB[30].IN1
opB[31] => currentOpB[31].IN1
reset => reset.IN3
result[0] <= multDiv:multDiv0.port5
result[1] <= multDiv:multDiv0.port5
result[2] <= multDiv:multDiv0.port5
result[3] <= multDiv:multDiv0.port5
result[4] <= multDiv:multDiv0.port5
result[5] <= multDiv:multDiv0.port5
result[6] <= multDiv:multDiv0.port5
result[7] <= multDiv:multDiv0.port5
result[8] <= multDiv:multDiv0.port5
result[9] <= multDiv:multDiv0.port5
result[10] <= multDiv:multDiv0.port5
result[11] <= multDiv:multDiv0.port5
result[12] <= multDiv:multDiv0.port5
result[13] <= multDiv:multDiv0.port5
result[14] <= multDiv:multDiv0.port5
result[15] <= multDiv:multDiv0.port5
result[16] <= multDiv:multDiv0.port5
result[17] <= multDiv:multDiv0.port5
result[18] <= multDiv:multDiv0.port5
result[19] <= multDiv:multDiv0.port5
result[20] <= multDiv:multDiv0.port5
result[21] <= multDiv:multDiv0.port5
result[22] <= multDiv:multDiv0.port5
result[23] <= multDiv:multDiv0.port5
result[24] <= multDiv:multDiv0.port5
result[25] <= multDiv:multDiv0.port5
result[26] <= multDiv:multDiv0.port5
result[27] <= multDiv:multDiv0.port5
result[28] <= multDiv:multDiv0.port5
result[29] <= multDiv:multDiv0.port5
result[30] <= multDiv:multDiv0.port5
result[31] <= multDiv:multDiv0.port5
writeReg[0] <= Register5:RDLatch.port4
writeReg[1] <= Register5:RDLatch.port4
writeReg[2] <= Register5:RDLatch.port4
writeReg[3] <= Register5:RDLatch.port4
writeReg[4] <= Register5:RDLatch.port4
resultRDY <= multDiv:multDiv0.port8
inputRDY <= multDiv:multDiv0.port7
exception <= multDiv:multDiv0.port6


|processor|multDivControl:myMultDivCTRL|myDFFE:latchMult
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|myDFFE:latchDiv
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|Register5:RDLatch
clock => clock.IN5
wEn => wEn.IN5
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
clr => clr.IN5
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q


|processor|multDivControl:myMultDivCTRL|Register5:RDLatch|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|Register5:RDLatch|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|Register5:RDLatch|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|Register5:RDLatch|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|Register5:RDLatch|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0
data_operandA[0] => data_operandA[0].IN2
data_operandA[1] => data_operandA[1].IN2
data_operandA[2] => data_operandA[2].IN2
data_operandA[3] => data_operandA[3].IN2
data_operandA[4] => data_operandA[4].IN2
data_operandA[5] => data_operandA[5].IN2
data_operandA[6] => data_operandA[6].IN2
data_operandA[7] => data_operandA[7].IN2
data_operandA[8] => data_operandA[8].IN2
data_operandA[9] => data_operandA[9].IN2
data_operandA[10] => data_operandA[10].IN2
data_operandA[11] => data_operandA[11].IN2
data_operandA[12] => data_operandA[12].IN2
data_operandA[13] => data_operandA[13].IN2
data_operandA[14] => data_operandA[14].IN2
data_operandA[15] => data_operandA[15].IN2
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
ctrl_MULT => ctrl_MULT.IN2
ctrl_DIV => ctrl_DIV.IN4
clock => clock.IN6
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_exception <= data_exception.DB_MAX_OUTPUT_PORT_TYPE
data_inputRDY <= data_inputRDY.DB_MAX_OUTPUT_PORT_TYPE
data_resultRDY <= data_resultRDY.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|myDFFE:catchMultEnable
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|myDFFE:catchMultEnable2
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|myDFFE:catchMultEnable3
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|myDFFE:multEnabler
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|myDFFE:catchDivEnable
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|myDFFE:catchDivEnable2
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|myDFFE:catchDivEnable3
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|myDFFE:divEnabler
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|tristate32:multResultTriState
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|tristate:multExceptionTriState
data => out.DATAIN
oe => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|tristate:multInputRDYTriState
data => out.DATAIN
oe => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|tristate:multOutputRDYTriState
data => out.DATAIN
oe => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|tristate32:divResultTriState
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
data[4] => out[4].DATAIN
data[5] => out[5].DATAIN
data[6] => out[6].DATAIN
data[7] => out[7].DATAIN
data[8] => out[8].DATAIN
data[9] => out[9].DATAIN
data[10] => out[10].DATAIN
data[11] => out[11].DATAIN
data[12] => out[12].DATAIN
data[13] => out[13].DATAIN
data[14] => out[14].DATAIN
data[15] => out[15].DATAIN
data[16] => out[16].DATAIN
data[17] => out[17].DATAIN
data[18] => out[18].DATAIN
data[19] => out[19].DATAIN
data[20] => out[20].DATAIN
data[21] => out[21].DATAIN
data[22] => out[22].DATAIN
data[23] => out[23].DATAIN
data[24] => out[24].DATAIN
data[25] => out[25].DATAIN
data[26] => out[26].DATAIN
data[27] => out[27].DATAIN
data[28] => out[28].DATAIN
data[29] => out[29].DATAIN
data[30] => out[30].DATAIN
data[31] => out[31].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
oe => out[4].OE
oe => out[5].OE
oe => out[6].OE
oe => out[7].OE
oe => out[8].OE
oe => out[9].OE
oe => out[10].OE
oe => out[11].OE
oe => out[12].OE
oe => out[13].OE
oe => out[14].OE
oe => out[15].OE
oe => out[16].OE
oe => out[17].OE
oe => out[18].OE
oe => out[19].OE
oe => out[20].OE
oe => out[21].OE
oe => out[22].OE
oe => out[23].OE
oe => out[24].OE
oe => out[25].OE
oe => out[26].OE
oe => out[27].OE
oe => out[28].OE
oe => out[29].OE
oe => out[30].OE
oe => out[31].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|tristate:divExceptionTriState
data => out.DATAIN
oe => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|tristate:divInputRDYTriState
data => out.DATAIN
oe => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|tristate:divOutputRDYTriState
data => out.DATAIN
oe => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier
data_operandA[0] => multiplicandShiftInput.DATAB
data_operandA[1] => multiplicandShiftInput.DATAB
data_operandA[2] => multiplicandShiftInput.DATAB
data_operandA[3] => multiplicandShiftInput.DATAB
data_operandA[4] => multiplicandShiftInput.DATAB
data_operandA[5] => multiplicandShiftInput.DATAB
data_operandA[6] => multiplicandShiftInput.DATAB
data_operandA[7] => multiplicandShiftInput.DATAB
data_operandA[8] => multiplicandShiftInput.DATAB
data_operandA[9] => multiplicandShiftInput.DATAB
data_operandA[10] => multiplicandShiftInput.DATAB
data_operandA[11] => multiplicandShiftInput.DATAB
data_operandA[12] => multiplicandShiftInput.DATAB
data_operandA[13] => multiplicandShiftInput.DATAB
data_operandA[14] => multiplicandShiftInput.DATAB
data_operandA[15] => multiplicandShiftInput.DATAB
data_operandA[16] => multiplicandShiftInput.DATAB
data_operandA[17] => multiplicandShiftInput.DATAB
data_operandA[18] => multiplicandShiftInput.DATAB
data_operandA[19] => multiplicandShiftInput.DATAB
data_operandA[20] => multiplicandShiftInput.DATAB
data_operandA[21] => multiplicandShiftInput.DATAB
data_operandA[22] => multiplicandShiftInput.DATAB
data_operandA[23] => multiplicandShiftInput.DATAB
data_operandA[24] => multiplicandShiftInput.DATAB
data_operandA[25] => multiplicandShiftInput.DATAB
data_operandA[26] => multiplicandShiftInput.DATAB
data_operandA[27] => multiplicandShiftInput.DATAB
data_operandA[28] => multiplicandShiftInput.DATAB
data_operandA[29] => multiplicandShiftInput.DATAB
data_operandA[30] => multiplicandShiftInput.DATAB
data_operandA[31] => multiplicandShiftInput.DATAB
data_operandB[0] => data_operandB[0].IN1
data_operandB[1] => data_operandB[1].IN1
data_operandB[2] => data_operandB[2].IN1
data_operandB[3] => data_operandB[3].IN1
data_operandB[4] => data_operandB[4].IN1
data_operandB[5] => data_operandB[5].IN1
data_operandB[6] => data_operandB[6].IN1
data_operandB[7] => data_operandB[7].IN1
data_operandB[8] => data_operandB[8].IN1
data_operandB[9] => data_operandB[9].IN1
data_operandB[10] => data_operandB[10].IN1
data_operandB[11] => data_operandB[11].IN1
data_operandB[12] => data_operandB[12].IN1
data_operandB[13] => data_operandB[13].IN1
data_operandB[14] => data_operandB[14].IN1
data_operandB[15] => data_operandB[15].IN1
ctrl_MULT => ctrl_MULT.IN1
clock => clock.IN8
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_exception <= data_exception.DB_MAX_OUTPUT_PORT_TYPE
data_inputRDY <= counterReset.DB_MAX_OUTPUT_PORT_TYPE
data_resultRDY <= complete.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|testZero:zeroTest
in[0] => or0.IN0
in[1] => or0.IN1
in[2] => or0.IN2
in[3] => or0.IN3
in[4] => or1.IN0
in[5] => or1.IN1
in[6] => or1.IN2
in[7] => or1.IN3
in[8] => or2.IN0
in[9] => or2.IN1
in[10] => or2.IN2
in[11] => or2.IN3
in[12] => or3.IN0
in[13] => or3.IN1
in[14] => or3.IN2
in[15] => or3.IN3
out <= nor0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|dff_e:startCounter
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|dff_e:resetter
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|counter9:iterNum
done <= dff_e:S3.port4
count[0] <= dff_e:S0.port4
count[1] <= dff_e:S1.port4
count[2] <= dff_e:S2.port4
clock => clock.IN4
reset => reset.IN4
enable => enable.IN4


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|counter9:iterNum|dff_e:S0
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|counter9:iterNum|dff_e:S1
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|counter9:iterNum|dff_e:S2
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|counter9:iterNum|dff_e:S3
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|dff_e:catchException
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|dff_e:latchException
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|dff_e:saveOverflow
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|shiftBlock32:leftShift2
dataIn[0] => ShiftLeft0.IN32
dataIn[0] => left[0].DATAA
dataIn[0] => ShiftRight0.IN32
dataIn[0] => right[0].DATAA
dataIn[1] => ShiftLeft0.IN31
dataIn[1] => left[1].DATAA
dataIn[1] => ShiftRight0.IN31
dataIn[1] => right[1].DATAA
dataIn[2] => ShiftLeft0.IN30
dataIn[2] => left[2].DATAA
dataIn[2] => ShiftRight0.IN30
dataIn[2] => right[2].DATAA
dataIn[3] => ShiftLeft0.IN29
dataIn[3] => left[3].DATAA
dataIn[3] => ShiftRight0.IN29
dataIn[3] => right[3].DATAA
dataIn[4] => ShiftLeft0.IN28
dataIn[4] => left[4].DATAA
dataIn[4] => ShiftRight0.IN28
dataIn[4] => right[4].DATAA
dataIn[5] => ShiftLeft0.IN27
dataIn[5] => left[5].DATAA
dataIn[5] => ShiftRight0.IN27
dataIn[5] => right[5].DATAA
dataIn[6] => ShiftLeft0.IN26
dataIn[6] => left[6].DATAA
dataIn[6] => ShiftRight0.IN26
dataIn[6] => right[6].DATAA
dataIn[7] => ShiftLeft0.IN25
dataIn[7] => left[7].DATAA
dataIn[7] => ShiftRight0.IN25
dataIn[7] => right[7].DATAA
dataIn[8] => ShiftLeft0.IN24
dataIn[8] => left[8].DATAA
dataIn[8] => ShiftRight0.IN24
dataIn[8] => right[8].DATAA
dataIn[9] => ShiftLeft0.IN23
dataIn[9] => left[9].DATAA
dataIn[9] => ShiftRight0.IN23
dataIn[9] => right[9].DATAA
dataIn[10] => ShiftLeft0.IN22
dataIn[10] => left[10].DATAA
dataIn[10] => ShiftRight0.IN22
dataIn[10] => right[10].DATAA
dataIn[11] => ShiftLeft0.IN21
dataIn[11] => left[11].DATAA
dataIn[11] => ShiftRight0.IN21
dataIn[11] => right[11].DATAA
dataIn[12] => ShiftLeft0.IN20
dataIn[12] => left[12].DATAA
dataIn[12] => ShiftRight0.IN20
dataIn[12] => right[12].DATAA
dataIn[13] => ShiftLeft0.IN19
dataIn[13] => left[13].DATAA
dataIn[13] => ShiftRight0.IN19
dataIn[13] => right[13].DATAA
dataIn[14] => ShiftLeft0.IN18
dataIn[14] => left[14].DATAA
dataIn[14] => ShiftRight0.IN18
dataIn[14] => right[14].DATAA
dataIn[15] => ShiftLeft0.IN17
dataIn[15] => left[15].DATAA
dataIn[15] => ShiftRight0.IN17
dataIn[15] => right[15].DATAA
dataIn[16] => ShiftLeft0.IN16
dataIn[16] => left[16].DATAA
dataIn[16] => ShiftRight0.IN16
dataIn[16] => right[16].DATAA
dataIn[17] => ShiftLeft0.IN15
dataIn[17] => left[17].DATAA
dataIn[17] => ShiftRight0.IN15
dataIn[17] => right[17].DATAA
dataIn[18] => ShiftLeft0.IN14
dataIn[18] => left[18].DATAA
dataIn[18] => ShiftRight0.IN14
dataIn[18] => right[18].DATAA
dataIn[19] => ShiftLeft0.IN13
dataIn[19] => left[19].DATAA
dataIn[19] => ShiftRight0.IN13
dataIn[19] => right[19].DATAA
dataIn[20] => ShiftLeft0.IN12
dataIn[20] => left[20].DATAA
dataIn[20] => ShiftRight0.IN12
dataIn[20] => right[20].DATAA
dataIn[21] => ShiftLeft0.IN11
dataIn[21] => left[21].DATAA
dataIn[21] => ShiftRight0.IN11
dataIn[21] => right[21].DATAA
dataIn[22] => ShiftLeft0.IN10
dataIn[22] => left[22].DATAA
dataIn[22] => ShiftRight0.IN10
dataIn[22] => right[22].DATAA
dataIn[23] => ShiftLeft0.IN9
dataIn[23] => left[23].DATAA
dataIn[23] => ShiftRight0.IN9
dataIn[23] => right[23].DATAA
dataIn[24] => ShiftLeft0.IN8
dataIn[24] => left[24].DATAA
dataIn[24] => ShiftRight0.IN8
dataIn[24] => right[24].DATAA
dataIn[25] => ShiftLeft0.IN7
dataIn[25] => left[25].DATAA
dataIn[25] => ShiftRight0.IN7
dataIn[25] => right[25].DATAA
dataIn[26] => ShiftLeft0.IN6
dataIn[26] => left[26].DATAA
dataIn[26] => ShiftRight0.IN6
dataIn[26] => right[26].DATAA
dataIn[27] => ShiftLeft0.IN5
dataIn[27] => left[27].DATAA
dataIn[27] => ShiftRight0.IN5
dataIn[27] => right[27].DATAA
dataIn[28] => ShiftLeft0.IN4
dataIn[28] => left[28].DATAA
dataIn[28] => ShiftRight0.IN4
dataIn[28] => right[28].DATAA
dataIn[29] => ShiftLeft0.IN3
dataIn[29] => left[29].DATAA
dataIn[29] => ShiftRight0.IN3
dataIn[29] => right[29].DATAA
dataIn[30] => ShiftLeft0.IN2
dataIn[30] => left[30].DATAA
dataIn[30] => ShiftRight0.IN2
dataIn[30] => right[30].DATAA
dataIn[31] => ShiftLeft0.IN1
dataIn[31] => left[31].DATAA
dataIn[31] => ShiftRight0.IN1
dataIn[31] => right[31].DATAA
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
sel => left[31].OUTPUTSELECT
sel => left[30].OUTPUTSELECT
sel => left[29].OUTPUTSELECT
sel => left[28].OUTPUTSELECT
sel => left[27].OUTPUTSELECT
sel => left[26].OUTPUTSELECT
sel => left[25].OUTPUTSELECT
sel => left[24].OUTPUTSELECT
sel => left[23].OUTPUTSELECT
sel => left[22].OUTPUTSELECT
sel => left[21].OUTPUTSELECT
sel => left[20].OUTPUTSELECT
sel => left[19].OUTPUTSELECT
sel => left[18].OUTPUTSELECT
sel => left[17].OUTPUTSELECT
sel => left[16].OUTPUTSELECT
sel => left[15].OUTPUTSELECT
sel => left[14].OUTPUTSELECT
sel => left[13].OUTPUTSELECT
sel => left[12].OUTPUTSELECT
sel => left[11].OUTPUTSELECT
sel => left[10].OUTPUTSELECT
sel => left[9].OUTPUTSELECT
sel => left[8].OUTPUTSELECT
sel => left[7].OUTPUTSELECT
sel => left[6].OUTPUTSELECT
sel => left[5].OUTPUTSELECT
sel => left[4].OUTPUTSELECT
sel => left[3].OUTPUTSELECT
sel => left[2].OUTPUTSELECT
sel => left[1].OUTPUTSELECT
sel => left[0].OUTPUTSELECT
sel => right[31].OUTPUTSELECT
sel => right[30].OUTPUTSELECT
sel => right[29].OUTPUTSELECT
sel => right[28].OUTPUTSELECT
sel => right[27].OUTPUTSELECT
sel => right[26].OUTPUTSELECT
sel => right[25].OUTPUTSELECT
sel => right[24].OUTPUTSELECT
sel => right[23].OUTPUTSELECT
sel => right[22].OUTPUTSELECT
sel => right[21].OUTPUTSELECT
sel => right[20].OUTPUTSELECT
sel => right[19].OUTPUTSELECT
sel => right[18].OUTPUTSELECT
sel => right[17].OUTPUTSELECT
sel => right[16].OUTPUTSELECT
sel => right[15].OUTPUTSELECT
sel => right[14].OUTPUTSELECT
sel => right[13].OUTPUTSELECT
sel => right[12].OUTPUTSELECT
sel => right[11].OUTPUTSELECT
sel => right[10].OUTPUTSELECT
sel => right[9].OUTPUTSELECT
sel => right[8].OUTPUTSELECT
sel => right[7].OUTPUTSELECT
sel => right[6].OUTPUTSELECT
sel => right[5].OUTPUTSELECT
sel => right[4].OUTPUTSELECT
sel => right[3].OUTPUTSELECT
sel => right[2].OUTPUTSELECT
sel => right[1].OUTPUTSELECT
sel => right[0].OUTPUTSELECT
amt[0] => ShiftLeft0.IN34
amt[0] => ShiftRight0.IN34
amt[1] => ShiftLeft0.IN33
amt[1] => ShiftRight0.IN33
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|shiftBlock17:rightShift2
dataIn[0] => ShiftLeft0.IN17
dataIn[0] => left[0].DATAA
dataIn[0] => ShiftRight0.IN17
dataIn[0] => right[0].DATAA
dataIn[1] => ShiftLeft0.IN16
dataIn[1] => left[1].DATAA
dataIn[1] => ShiftRight0.IN16
dataIn[1] => right[1].DATAA
dataIn[2] => ShiftLeft0.IN15
dataIn[2] => left[2].DATAA
dataIn[2] => ShiftRight0.IN15
dataIn[2] => right[2].DATAA
dataIn[3] => ShiftLeft0.IN14
dataIn[3] => left[3].DATAA
dataIn[3] => ShiftRight0.IN14
dataIn[3] => right[3].DATAA
dataIn[4] => ShiftLeft0.IN13
dataIn[4] => left[4].DATAA
dataIn[4] => ShiftRight0.IN13
dataIn[4] => right[4].DATAA
dataIn[5] => ShiftLeft0.IN12
dataIn[5] => left[5].DATAA
dataIn[5] => ShiftRight0.IN12
dataIn[5] => right[5].DATAA
dataIn[6] => ShiftLeft0.IN11
dataIn[6] => left[6].DATAA
dataIn[6] => ShiftRight0.IN11
dataIn[6] => right[6].DATAA
dataIn[7] => ShiftLeft0.IN10
dataIn[7] => left[7].DATAA
dataIn[7] => ShiftRight0.IN10
dataIn[7] => right[7].DATAA
dataIn[8] => ShiftLeft0.IN9
dataIn[8] => left[8].DATAA
dataIn[8] => ShiftRight0.IN9
dataIn[8] => right[8].DATAA
dataIn[9] => ShiftLeft0.IN8
dataIn[9] => left[9].DATAA
dataIn[9] => ShiftRight0.IN8
dataIn[9] => right[9].DATAA
dataIn[10] => ShiftLeft0.IN7
dataIn[10] => left[10].DATAA
dataIn[10] => ShiftRight0.IN7
dataIn[10] => right[10].DATAA
dataIn[11] => ShiftLeft0.IN6
dataIn[11] => left[11].DATAA
dataIn[11] => ShiftRight0.IN6
dataIn[11] => right[11].DATAA
dataIn[12] => ShiftLeft0.IN5
dataIn[12] => left[12].DATAA
dataIn[12] => ShiftRight0.IN5
dataIn[12] => right[12].DATAA
dataIn[13] => ShiftLeft0.IN4
dataIn[13] => left[13].DATAA
dataIn[13] => ShiftRight0.IN4
dataIn[13] => right[13].DATAA
dataIn[14] => ShiftLeft0.IN3
dataIn[14] => left[14].DATAA
dataIn[14] => ShiftRight0.IN3
dataIn[14] => right[14].DATAA
dataIn[15] => ShiftLeft0.IN2
dataIn[15] => left[15].DATAA
dataIn[15] => ShiftRight0.IN2
dataIn[15] => right[15].DATAA
dataIn[16] => ShiftLeft0.IN1
dataIn[16] => left[16].DATAA
dataIn[16] => ShiftRight0.IN1
dataIn[16] => right[16].DATAA
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
sel => left[16].OUTPUTSELECT
sel => left[15].OUTPUTSELECT
sel => left[14].OUTPUTSELECT
sel => left[13].OUTPUTSELECT
sel => left[12].OUTPUTSELECT
sel => left[11].OUTPUTSELECT
sel => left[10].OUTPUTSELECT
sel => left[9].OUTPUTSELECT
sel => left[8].OUTPUTSELECT
sel => left[7].OUTPUTSELECT
sel => left[6].OUTPUTSELECT
sel => left[5].OUTPUTSELECT
sel => left[4].OUTPUTSELECT
sel => left[3].OUTPUTSELECT
sel => left[2].OUTPUTSELECT
sel => left[1].OUTPUTSELECT
sel => left[0].OUTPUTSELECT
sel => right[16].OUTPUTSELECT
sel => right[15].OUTPUTSELECT
sel => right[14].OUTPUTSELECT
sel => right[13].OUTPUTSELECT
sel => right[12].OUTPUTSELECT
sel => right[11].OUTPUTSELECT
sel => right[10].OUTPUTSELECT
sel => right[9].OUTPUTSELECT
sel => right[8].OUTPUTSELECT
sel => right[7].OUTPUTSELECT
sel => right[6].OUTPUTSELECT
sel => right[5].OUTPUTSELECT
sel => right[4].OUTPUTSELECT
sel => right[3].OUTPUTSELECT
sel => right[2].OUTPUTSELECT
sel => right[1].OUTPUTSELECT
sel => right[0].OUTPUTSELECT
amt[0] => ShiftLeft0.IN19
amt[0] => ShiftRight0.IN19
amt[1] => ShiftLeft0.IN18
amt[1] => ShiftRight0.IN18
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|shiftBlock32:leftShift1
dataIn[0] => ShiftLeft0.IN32
dataIn[0] => left[0].DATAA
dataIn[0] => ShiftRight0.IN32
dataIn[0] => right[0].DATAA
dataIn[1] => ShiftLeft0.IN31
dataIn[1] => left[1].DATAA
dataIn[1] => ShiftRight0.IN31
dataIn[1] => right[1].DATAA
dataIn[2] => ShiftLeft0.IN30
dataIn[2] => left[2].DATAA
dataIn[2] => ShiftRight0.IN30
dataIn[2] => right[2].DATAA
dataIn[3] => ShiftLeft0.IN29
dataIn[3] => left[3].DATAA
dataIn[3] => ShiftRight0.IN29
dataIn[3] => right[3].DATAA
dataIn[4] => ShiftLeft0.IN28
dataIn[4] => left[4].DATAA
dataIn[4] => ShiftRight0.IN28
dataIn[4] => right[4].DATAA
dataIn[5] => ShiftLeft0.IN27
dataIn[5] => left[5].DATAA
dataIn[5] => ShiftRight0.IN27
dataIn[5] => right[5].DATAA
dataIn[6] => ShiftLeft0.IN26
dataIn[6] => left[6].DATAA
dataIn[6] => ShiftRight0.IN26
dataIn[6] => right[6].DATAA
dataIn[7] => ShiftLeft0.IN25
dataIn[7] => left[7].DATAA
dataIn[7] => ShiftRight0.IN25
dataIn[7] => right[7].DATAA
dataIn[8] => ShiftLeft0.IN24
dataIn[8] => left[8].DATAA
dataIn[8] => ShiftRight0.IN24
dataIn[8] => right[8].DATAA
dataIn[9] => ShiftLeft0.IN23
dataIn[9] => left[9].DATAA
dataIn[9] => ShiftRight0.IN23
dataIn[9] => right[9].DATAA
dataIn[10] => ShiftLeft0.IN22
dataIn[10] => left[10].DATAA
dataIn[10] => ShiftRight0.IN22
dataIn[10] => right[10].DATAA
dataIn[11] => ShiftLeft0.IN21
dataIn[11] => left[11].DATAA
dataIn[11] => ShiftRight0.IN21
dataIn[11] => right[11].DATAA
dataIn[12] => ShiftLeft0.IN20
dataIn[12] => left[12].DATAA
dataIn[12] => ShiftRight0.IN20
dataIn[12] => right[12].DATAA
dataIn[13] => ShiftLeft0.IN19
dataIn[13] => left[13].DATAA
dataIn[13] => ShiftRight0.IN19
dataIn[13] => right[13].DATAA
dataIn[14] => ShiftLeft0.IN18
dataIn[14] => left[14].DATAA
dataIn[14] => ShiftRight0.IN18
dataIn[14] => right[14].DATAA
dataIn[15] => ShiftLeft0.IN17
dataIn[15] => left[15].DATAA
dataIn[15] => ShiftRight0.IN17
dataIn[15] => right[15].DATAA
dataIn[16] => ShiftLeft0.IN16
dataIn[16] => left[16].DATAA
dataIn[16] => ShiftRight0.IN16
dataIn[16] => right[16].DATAA
dataIn[17] => ShiftLeft0.IN15
dataIn[17] => left[17].DATAA
dataIn[17] => ShiftRight0.IN15
dataIn[17] => right[17].DATAA
dataIn[18] => ShiftLeft0.IN14
dataIn[18] => left[18].DATAA
dataIn[18] => ShiftRight0.IN14
dataIn[18] => right[18].DATAA
dataIn[19] => ShiftLeft0.IN13
dataIn[19] => left[19].DATAA
dataIn[19] => ShiftRight0.IN13
dataIn[19] => right[19].DATAA
dataIn[20] => ShiftLeft0.IN12
dataIn[20] => left[20].DATAA
dataIn[20] => ShiftRight0.IN12
dataIn[20] => right[20].DATAA
dataIn[21] => ShiftLeft0.IN11
dataIn[21] => left[21].DATAA
dataIn[21] => ShiftRight0.IN11
dataIn[21] => right[21].DATAA
dataIn[22] => ShiftLeft0.IN10
dataIn[22] => left[22].DATAA
dataIn[22] => ShiftRight0.IN10
dataIn[22] => right[22].DATAA
dataIn[23] => ShiftLeft0.IN9
dataIn[23] => left[23].DATAA
dataIn[23] => ShiftRight0.IN9
dataIn[23] => right[23].DATAA
dataIn[24] => ShiftLeft0.IN8
dataIn[24] => left[24].DATAA
dataIn[24] => ShiftRight0.IN8
dataIn[24] => right[24].DATAA
dataIn[25] => ShiftLeft0.IN7
dataIn[25] => left[25].DATAA
dataIn[25] => ShiftRight0.IN7
dataIn[25] => right[25].DATAA
dataIn[26] => ShiftLeft0.IN6
dataIn[26] => left[26].DATAA
dataIn[26] => ShiftRight0.IN6
dataIn[26] => right[26].DATAA
dataIn[27] => ShiftLeft0.IN5
dataIn[27] => left[27].DATAA
dataIn[27] => ShiftRight0.IN5
dataIn[27] => right[27].DATAA
dataIn[28] => ShiftLeft0.IN4
dataIn[28] => left[28].DATAA
dataIn[28] => ShiftRight0.IN4
dataIn[28] => right[28].DATAA
dataIn[29] => ShiftLeft0.IN3
dataIn[29] => left[29].DATAA
dataIn[29] => ShiftRight0.IN3
dataIn[29] => right[29].DATAA
dataIn[30] => ShiftLeft0.IN2
dataIn[30] => left[30].DATAA
dataIn[30] => ShiftRight0.IN2
dataIn[30] => right[30].DATAA
dataIn[31] => ShiftLeft0.IN1
dataIn[31] => left[31].DATAA
dataIn[31] => ShiftRight0.IN1
dataIn[31] => right[31].DATAA
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
sel => left[31].OUTPUTSELECT
sel => left[30].OUTPUTSELECT
sel => left[29].OUTPUTSELECT
sel => left[28].OUTPUTSELECT
sel => left[27].OUTPUTSELECT
sel => left[26].OUTPUTSELECT
sel => left[25].OUTPUTSELECT
sel => left[24].OUTPUTSELECT
sel => left[23].OUTPUTSELECT
sel => left[22].OUTPUTSELECT
sel => left[21].OUTPUTSELECT
sel => left[20].OUTPUTSELECT
sel => left[19].OUTPUTSELECT
sel => left[18].OUTPUTSELECT
sel => left[17].OUTPUTSELECT
sel => left[16].OUTPUTSELECT
sel => left[15].OUTPUTSELECT
sel => left[14].OUTPUTSELECT
sel => left[13].OUTPUTSELECT
sel => left[12].OUTPUTSELECT
sel => left[11].OUTPUTSELECT
sel => left[10].OUTPUTSELECT
sel => left[9].OUTPUTSELECT
sel => left[8].OUTPUTSELECT
sel => left[7].OUTPUTSELECT
sel => left[6].OUTPUTSELECT
sel => left[5].OUTPUTSELECT
sel => left[4].OUTPUTSELECT
sel => left[3].OUTPUTSELECT
sel => left[2].OUTPUTSELECT
sel => left[1].OUTPUTSELECT
sel => left[0].OUTPUTSELECT
sel => right[31].OUTPUTSELECT
sel => right[30].OUTPUTSELECT
sel => right[29].OUTPUTSELECT
sel => right[28].OUTPUTSELECT
sel => right[27].OUTPUTSELECT
sel => right[26].OUTPUTSELECT
sel => right[25].OUTPUTSELECT
sel => right[24].OUTPUTSELECT
sel => right[23].OUTPUTSELECT
sel => right[22].OUTPUTSELECT
sel => right[21].OUTPUTSELECT
sel => right[20].OUTPUTSELECT
sel => right[19].OUTPUTSELECT
sel => right[18].OUTPUTSELECT
sel => right[17].OUTPUTSELECT
sel => right[16].OUTPUTSELECT
sel => right[15].OUTPUTSELECT
sel => right[14].OUTPUTSELECT
sel => right[13].OUTPUTSELECT
sel => right[12].OUTPUTSELECT
sel => right[11].OUTPUTSELECT
sel => right[10].OUTPUTSELECT
sel => right[9].OUTPUTSELECT
sel => right[8].OUTPUTSELECT
sel => right[7].OUTPUTSELECT
sel => right[6].OUTPUTSELECT
sel => right[5].OUTPUTSELECT
sel => right[4].OUTPUTSELECT
sel => right[3].OUTPUTSELECT
sel => right[2].OUTPUTSELECT
sel => right[1].OUTPUTSELECT
sel => right[0].OUTPUTSELECT
amt[0] => ShiftLeft0.IN34
amt[0] => ShiftRight0.IN34
amt[1] => ShiftLeft0.IN33
amt[1] => ShiftRight0.IN33
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:control
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in5[16] => in5[16].IN1
in5[17] => in5[17].IN1
in5[18] => in5[18].IN1
in5[19] => in5[19].IN1
in5[20] => in5[20].IN1
in5[21] => in5[21].IN1
in5[22] => in5[22].IN1
in5[23] => in5[23].IN1
in5[24] => in5[24].IN1
in5[25] => in5[25].IN1
in5[26] => in5[26].IN1
in5[27] => in5[27].IN1
in5[28] => in5[28].IN1
in5[29] => in5[29].IN1
in5[30] => in5[30].IN1
in5[31] => in5[31].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in6[16] => in6[16].IN1
in6[17] => in6[17].IN1
in6[18] => in6[18].IN1
in6[19] => in6[19].IN1
in6[20] => in6[20].IN1
in6[21] => in6[21].IN1
in6[22] => in6[22].IN1
in6[23] => in6[23].IN1
in6[24] => in6[24].IN1
in6[25] => in6[25].IN1
in6[26] => in6[26].IN1
in6[27] => in6[27].IN1
in6[28] => in6[28].IN1
in6[29] => in6[29].IN1
in6[30] => in6[30].IN1
in6[31] => in6[31].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1
in7[16] => in7[16].IN1
in7[17] => in7[17].IN1
in7[18] => in7[18].IN1
in7[19] => in7[19].IN1
in7[20] => in7[20].IN1
in7[21] => in7[21].IN1
in7[22] => in7[22].IN1
in7[23] => in7[23].IN1
in7[24] => in7[24].IN1
in7[25] => in7[25].IN1
in7[26] => in7[26].IN1
in7[27] => in7[27].IN1
in7[28] => in7[28].IN1
in7[29] => in7[29].IN1
in7[30] => in7[30].IN1
in7[31] => in7[31].IN1
in8[0] => in8[0].IN1
in8[1] => in8[1].IN1
in8[2] => in8[2].IN1
in8[3] => in8[3].IN1
in8[4] => in8[4].IN1
in8[5] => in8[5].IN1
in8[6] => in8[6].IN1
in8[7] => in8[7].IN1
in8[8] => in8[8].IN1
in8[9] => in8[9].IN1
in8[10] => in8[10].IN1
in8[11] => in8[11].IN1
in8[12] => in8[12].IN1
in8[13] => in8[13].IN1
in8[14] => in8[14].IN1
in8[15] => in8[15].IN1
in8[16] => in8[16].IN1
in8[17] => in8[17].IN1
in8[18] => in8[18].IN1
in8[19] => in8[19].IN1
in8[20] => in8[20].IN1
in8[21] => in8[21].IN1
in8[22] => in8[22].IN1
in8[23] => in8[23].IN1
in8[24] => in8[24].IN1
in8[25] => in8[25].IN1
in8[26] => in8[26].IN1
in8[27] => in8[27].IN1
in8[28] => in8[28].IN1
in8[29] => in8[29].IN1
in8[30] => in8[30].IN1
in8[31] => in8[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
out[0] <= twoOneMux:finalOne.port3
out[1] <= twoOneMux:finalOne.port3
out[2] <= twoOneMux:finalOne.port3
out[3] <= twoOneMux:finalOne.port3
out[4] <= twoOneMux:finalOne.port3
out[5] <= twoOneMux:finalOne.port3
out[6] <= twoOneMux:finalOne.port3
out[7] <= twoOneMux:finalOne.port3
out[8] <= twoOneMux:finalOne.port3
out[9] <= twoOneMux:finalOne.port3
out[10] <= twoOneMux:finalOne.port3
out[11] <= twoOneMux:finalOne.port3
out[12] <= twoOneMux:finalOne.port3
out[13] <= twoOneMux:finalOne.port3
out[14] <= twoOneMux:finalOne.port3
out[15] <= twoOneMux:finalOne.port3
out[16] <= twoOneMux:finalOne.port3
out[17] <= twoOneMux:finalOne.port3
out[18] <= twoOneMux:finalOne.port3
out[19] <= twoOneMux:finalOne.port3
out[20] <= twoOneMux:finalOne.port3
out[21] <= twoOneMux:finalOne.port3
out[22] <= twoOneMux:finalOne.port3
out[23] <= twoOneMux:finalOne.port3
out[24] <= twoOneMux:finalOne.port3
out[25] <= twoOneMux:finalOne.port3
out[26] <= twoOneMux:finalOne.port3
out[27] <= twoOneMux:finalOne.port3
out[28] <= twoOneMux:finalOne.port3
out[29] <= twoOneMux:finalOne.port3
out[30] <= twoOneMux:finalOne.port3
out[31] <= twoOneMux:finalOne.port3


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:control|fourOneMux:layer1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:control|fourOneMux:layer1|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:control|fourOneMux:layer1|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:control|fourOneMux:layer1|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:control|fourOneMux:layer2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:control|fourOneMux:layer2|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:control|fourOneMux:layer2|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:control|fourOneMux:layer2|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:control|twoOneMux:finalOne
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:getCIn
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in5[16] => in5[16].IN1
in5[17] => in5[17].IN1
in5[18] => in5[18].IN1
in5[19] => in5[19].IN1
in5[20] => in5[20].IN1
in5[21] => in5[21].IN1
in5[22] => in5[22].IN1
in5[23] => in5[23].IN1
in5[24] => in5[24].IN1
in5[25] => in5[25].IN1
in5[26] => in5[26].IN1
in5[27] => in5[27].IN1
in5[28] => in5[28].IN1
in5[29] => in5[29].IN1
in5[30] => in5[30].IN1
in5[31] => in5[31].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in6[16] => in6[16].IN1
in6[17] => in6[17].IN1
in6[18] => in6[18].IN1
in6[19] => in6[19].IN1
in6[20] => in6[20].IN1
in6[21] => in6[21].IN1
in6[22] => in6[22].IN1
in6[23] => in6[23].IN1
in6[24] => in6[24].IN1
in6[25] => in6[25].IN1
in6[26] => in6[26].IN1
in6[27] => in6[27].IN1
in6[28] => in6[28].IN1
in6[29] => in6[29].IN1
in6[30] => in6[30].IN1
in6[31] => in6[31].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1
in7[16] => in7[16].IN1
in7[17] => in7[17].IN1
in7[18] => in7[18].IN1
in7[19] => in7[19].IN1
in7[20] => in7[20].IN1
in7[21] => in7[21].IN1
in7[22] => in7[22].IN1
in7[23] => in7[23].IN1
in7[24] => in7[24].IN1
in7[25] => in7[25].IN1
in7[26] => in7[26].IN1
in7[27] => in7[27].IN1
in7[28] => in7[28].IN1
in7[29] => in7[29].IN1
in7[30] => in7[30].IN1
in7[31] => in7[31].IN1
in8[0] => in8[0].IN1
in8[1] => in8[1].IN1
in8[2] => in8[2].IN1
in8[3] => in8[3].IN1
in8[4] => in8[4].IN1
in8[5] => in8[5].IN1
in8[6] => in8[6].IN1
in8[7] => in8[7].IN1
in8[8] => in8[8].IN1
in8[9] => in8[9].IN1
in8[10] => in8[10].IN1
in8[11] => in8[11].IN1
in8[12] => in8[12].IN1
in8[13] => in8[13].IN1
in8[14] => in8[14].IN1
in8[15] => in8[15].IN1
in8[16] => in8[16].IN1
in8[17] => in8[17].IN1
in8[18] => in8[18].IN1
in8[19] => in8[19].IN1
in8[20] => in8[20].IN1
in8[21] => in8[21].IN1
in8[22] => in8[22].IN1
in8[23] => in8[23].IN1
in8[24] => in8[24].IN1
in8[25] => in8[25].IN1
in8[26] => in8[26].IN1
in8[27] => in8[27].IN1
in8[28] => in8[28].IN1
in8[29] => in8[29].IN1
in8[30] => in8[30].IN1
in8[31] => in8[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
out[0] <= twoOneMux:finalOne.port3
out[1] <= twoOneMux:finalOne.port3
out[2] <= twoOneMux:finalOne.port3
out[3] <= twoOneMux:finalOne.port3
out[4] <= twoOneMux:finalOne.port3
out[5] <= twoOneMux:finalOne.port3
out[6] <= twoOneMux:finalOne.port3
out[7] <= twoOneMux:finalOne.port3
out[8] <= twoOneMux:finalOne.port3
out[9] <= twoOneMux:finalOne.port3
out[10] <= twoOneMux:finalOne.port3
out[11] <= twoOneMux:finalOne.port3
out[12] <= twoOneMux:finalOne.port3
out[13] <= twoOneMux:finalOne.port3
out[14] <= twoOneMux:finalOne.port3
out[15] <= twoOneMux:finalOne.port3
out[16] <= twoOneMux:finalOne.port3
out[17] <= twoOneMux:finalOne.port3
out[18] <= twoOneMux:finalOne.port3
out[19] <= twoOneMux:finalOne.port3
out[20] <= twoOneMux:finalOne.port3
out[21] <= twoOneMux:finalOne.port3
out[22] <= twoOneMux:finalOne.port3
out[23] <= twoOneMux:finalOne.port3
out[24] <= twoOneMux:finalOne.port3
out[25] <= twoOneMux:finalOne.port3
out[26] <= twoOneMux:finalOne.port3
out[27] <= twoOneMux:finalOne.port3
out[28] <= twoOneMux:finalOne.port3
out[29] <= twoOneMux:finalOne.port3
out[30] <= twoOneMux:finalOne.port3
out[31] <= twoOneMux:finalOne.port3


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:getCIn|fourOneMux:layer1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:getCIn|fourOneMux:layer1|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:getCIn|fourOneMux:layer1|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:getCIn|fourOneMux:layer1|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:getCIn|fourOneMux:layer2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:getCIn|fourOneMux:layer2|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:getCIn|fourOneMux:layer2|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:getCIn|fourOneMux:layer2|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|eightOneMux:getCIn|twoOneMux:finalOne
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|CLAdder:adder|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg
clock => clock.IN17
wEn => wEn.IN17
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
clr => clr.IN17
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register17:multReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:mpReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|Register32:pReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|finalMult:multiplier|dff_e:exceptionNext
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider
ctrl_DIV => ctrl_DIV.IN1
div_operandA[0] => chosenStartDividend[0].DATAA
div_operandA[0] => _.IN1
div_operandA[1] => chosenStartDividend[1].DATAA
div_operandA[1] => _.IN1
div_operandA[2] => chosenStartDividend[2].DATAA
div_operandA[2] => _.IN1
div_operandA[3] => chosenStartDividend[3].DATAA
div_operandA[3] => _.IN1
div_operandA[4] => chosenStartDividend[4].DATAA
div_operandA[4] => _.IN1
div_operandA[5] => chosenStartDividend[5].DATAA
div_operandA[5] => _.IN1
div_operandA[6] => chosenStartDividend[6].DATAA
div_operandA[6] => _.IN1
div_operandA[7] => chosenStartDividend[7].DATAA
div_operandA[7] => _.IN1
div_operandA[8] => chosenStartDividend[8].DATAA
div_operandA[8] => _.IN1
div_operandA[9] => chosenStartDividend[9].DATAA
div_operandA[9] => _.IN1
div_operandA[10] => chosenStartDividend[10].DATAA
div_operandA[10] => _.IN1
div_operandA[11] => chosenStartDividend[11].DATAA
div_operandA[11] => _.IN1
div_operandA[12] => chosenStartDividend[12].DATAA
div_operandA[12] => _.IN1
div_operandA[13] => chosenStartDividend[13].DATAA
div_operandA[13] => _.IN1
div_operandA[14] => chosenStartDividend[14].DATAA
div_operandA[14] => _.IN1
div_operandA[15] => chosenStartDividend[15].DATAA
div_operandA[15] => _.IN1
div_operandA[16] => chosenStartDividend[16].DATAA
div_operandA[16] => _.IN1
div_operandA[17] => chosenStartDividend[17].DATAA
div_operandA[17] => _.IN1
div_operandA[18] => chosenStartDividend[18].DATAA
div_operandA[18] => _.IN1
div_operandA[19] => chosenStartDividend[19].DATAA
div_operandA[19] => _.IN1
div_operandA[20] => chosenStartDividend[20].DATAA
div_operandA[20] => _.IN1
div_operandA[21] => chosenStartDividend[21].DATAA
div_operandA[21] => _.IN1
div_operandA[22] => chosenStartDividend[22].DATAA
div_operandA[22] => _.IN1
div_operandA[23] => chosenStartDividend[23].DATAA
div_operandA[23] => _.IN1
div_operandA[24] => chosenStartDividend[24].DATAA
div_operandA[24] => _.IN1
div_operandA[25] => chosenStartDividend[25].DATAA
div_operandA[25] => _.IN1
div_operandA[26] => chosenStartDividend[26].DATAA
div_operandA[26] => _.IN1
div_operandA[27] => chosenStartDividend[27].DATAA
div_operandA[27] => _.IN1
div_operandA[28] => chosenStartDividend[28].DATAA
div_operandA[28] => _.IN1
div_operandA[29] => chosenStartDividend[29].DATAA
div_operandA[29] => _.IN1
div_operandA[30] => chosenStartDividend[30].DATAA
div_operandA[30] => _.IN1
div_operandA[31] => chosenStartDividend[31].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[30].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[29].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[28].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[27].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[26].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[25].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[24].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[23].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[22].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[21].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[20].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[19].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[18].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[17].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[16].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[15].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[14].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[13].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[12].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[11].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[10].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[9].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[8].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[7].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[6].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[5].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[4].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[3].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[2].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[1].OUTPUTSELECT
div_operandA[31] => chosenStartDividend[0].OUTPUTSELECT
div_operandA[31] => chooseResult.IN0
div_operandA[31] => _.IN1
div_operandB[0] => div_operandB[0].IN1
div_operandB[1] => div_operandB[1].IN1
div_operandB[2] => div_operandB[2].IN1
div_operandB[3] => div_operandB[3].IN1
div_operandB[4] => div_operandB[4].IN1
div_operandB[5] => div_operandB[5].IN1
div_operandB[6] => div_operandB[6].IN1
div_operandB[7] => div_operandB[7].IN1
div_operandB[8] => div_operandB[8].IN1
div_operandB[9] => div_operandB[9].IN1
div_operandB[10] => div_operandB[10].IN1
div_operandB[11] => div_operandB[11].IN1
div_operandB[12] => div_operandB[12].IN1
div_operandB[13] => div_operandB[13].IN1
div_operandB[14] => div_operandB[14].IN1
div_operandB[15] => div_operandB[15].IN1
clock => clock.IN9
div_result[0] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[1] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[2] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[3] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[4] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[5] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[6] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[7] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[8] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[9] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[10] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[11] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[12] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[13] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[14] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[15] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[16] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[17] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[18] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[19] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[20] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[21] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[22] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[23] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[24] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[25] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[26] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[27] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[28] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[29] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[30] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_result[31] <= div_result.DB_MAX_OUTPUT_PORT_TYPE
div_exception <= div_exception.DB_MAX_OUTPUT_PORT_TYPE
div_inputRDY <= div_inputRDY.DB_MAX_OUTPUT_PORT_TYPE
div_resultRDY <= div_resultRDY.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|testZero:zeroTest
in[0] => or0.IN0
in[1] => or0.IN1
in[2] => or0.IN2
in[3] => or0.IN3
in[4] => or1.IN0
in[5] => or1.IN1
in[6] => or1.IN2
in[7] => or1.IN3
in[8] => or2.IN0
in[9] => or2.IN1
in[10] => or2.IN2
in[11] => or2.IN3
in[12] => or3.IN0
in[13] => or3.IN1
in[14] => or3.IN2
in[15] => or3.IN3
out <= nor0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|dff_e:nextInterrupt
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|dff_e:clearNext
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|dff_e:startCounter
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|counter32:divCounter
done <= dff_e:S5.port4
count[0] <= dff_e:S0.port4
count[1] <= dff_e:S1.port4
count[2] <= dff_e:S2.port4
count[3] <= dff_e:S3.port4
count[4] <= dff_e:S4.port4
clock => clock.IN6
reset => reset.IN6
enable => enable.IN6


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|counter32:divCounter|dff_e:S0
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|counter32:divCounter|dff_e:S1
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|counter32:divCounter|dff_e:S2
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|counter32:divCounter|dff_e:S3
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|counter32:divCounter|dff_e:S4
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|counter32:divCounter|dff_e:S5
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|dff_e:checkDone
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|dff_e:checkDone2
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|dff_e:showDone
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDivisor|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegDividend|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor
divisor[0] => divisor[0].IN1
divisor[1] => divisor[1].IN1
divisor[2] => divisor[2].IN1
divisor[3] => divisor[3].IN1
divisor[4] => divisor[4].IN1
divisor[5] => divisor[5].IN1
divisor[6] => divisor[6].IN1
divisor[7] => divisor[7].IN1
divisor[8] => divisor[8].IN1
divisor[9] => divisor[9].IN1
divisor[10] => divisor[10].IN1
divisor[11] => divisor[11].IN1
divisor[12] => divisor[12].IN1
divisor[13] => divisor[13].IN1
divisor[14] => divisor[14].IN1
divisor[15] => divisor[15].IN1
shiftedDivisor[0] <= <GND>
shiftedDivisor[1] <= <GND>
shiftedDivisor[2] <= <GND>
shiftedDivisor[3] <= <GND>
shiftedDivisor[4] <= <GND>
shiftedDivisor[5] <= <GND>
shiftedDivisor[6] <= <GND>
shiftedDivisor[7] <= <GND>
shiftedDivisor[8] <= <GND>
shiftedDivisor[9] <= <GND>
shiftedDivisor[10] <= <GND>
shiftedDivisor[11] <= <GND>
shiftedDivisor[12] <= <GND>
shiftedDivisor[13] <= <GND>
shiftedDivisor[14] <= <GND>
shiftedDivisor[15] <= <GND>
shiftedDivisor[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
shiftedDivisor[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt
divisor[0] => divisor[0].IN1
divisor[1] => divisor[1].IN1
divisor[2] => divisor[2].IN1
divisor[3] => divisor[3].IN1
divisor[4] => divisor[4].IN1
divisor[5] => divisor[5].IN1
divisor[6] => divisor[6].IN1
divisor[7] => divisor[7].IN1
divisor[8] => divisor[8].IN1
divisor[9] => divisor[9].IN1
divisor[10] => divisor[10].IN1
divisor[11] => divisor[11].IN1
divisor[12] => divisor[12].IN1
divisor[13] => divisor[13].IN1
divisor[14] => divisor[14].IN1
divisor[15] => ~NO_FANOUT~
shamt[0] <= shamt[0].DB_MAX_OUTPUT_PORT_TYPE
shamt[1] <= shamt[1].DB_MAX_OUTPUT_PORT_TYPE
shamt[2] <= shamt[2].DB_MAX_OUTPUT_PORT_TYPE
shamt[3] <= shamt[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|getPrefix3:first
bits[0] => hasOne.IN1
bits[1] => hasOne.IN0
bits[1] => val.IN0
bits[1] => val.IN0
bits[2] => hasOne.IN1
bits[2] => val.IN1
bits[2] => val.IN1
val[0] <= val.DB_MAX_OUTPUT_PORT_TYPE
val[1] <= val.DB_MAX_OUTPUT_PORT_TYPE
hasOne <= hasOne.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|getPrefix3:second
bits[0] => hasOne.IN1
bits[1] => hasOne.IN0
bits[1] => val.IN0
bits[1] => val.IN0
bits[2] => hasOne.IN1
bits[2] => val.IN1
bits[2] => val.IN1
val[0] <= val.DB_MAX_OUTPUT_PORT_TYPE
val[1] <= val.DB_MAX_OUTPUT_PORT_TYPE
hasOne <= hasOne.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|getPrefix3:third
bits[0] => hasOne.IN1
bits[1] => hasOne.IN0
bits[1] => val.IN0
bits[1] => val.IN0
bits[2] => hasOne.IN1
bits[2] => val.IN1
bits[2] => val.IN1
val[0] <= val.DB_MAX_OUTPUT_PORT_TYPE
val[1] <= val.DB_MAX_OUTPUT_PORT_TYPE
hasOne <= hasOne.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|getPrefix3:fourth
bits[0] => hasOne.IN1
bits[1] => hasOne.IN0
bits[1] => val.IN0
bits[1] => val.IN0
bits[2] => hasOne.IN1
bits[2] => val.IN1
bits[2] => val.IN1
val[0] <= val.DB_MAX_OUTPUT_PORT_TYPE
val[1] <= val.DB_MAX_OUTPUT_PORT_TYPE
hasOne <= hasOne.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|getPrefix3:fifth
bits[0] => hasOne.IN1
bits[1] => hasOne.IN0
bits[1] => val.IN0
bits[1] => val.IN0
bits[2] => hasOne.IN1
bits[2] => val.IN1
bits[2] => val.IN1
val[0] <= val.DB_MAX_OUTPUT_PORT_TYPE
val[1] <= val.DB_MAX_OUTPUT_PORT_TYPE
hasOne <= hasOne.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forSecond|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forThird|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFourth|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|CLAdder:forFifth|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|tristate4:fromFirst
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|tristate4:fromSecond
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|tristate4:fromThird
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|tristate4:fromFourth
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|correctShift:initiateDivisor|shiftForDiv:getShamt|tristate4:fromFifth
data[0] => out[0].DATAIN
data[1] => out[1].DATAIN
data[2] => out[2].DATAIN
data[3] => out[3].DATAIN
oe => out[0].OE
oe => out[1].OE
oe => out[2].OE
oe => out[3].OE
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:productReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:dividendReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|Register32:divisorReg|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|shiftBlock32:divisorRightShift
dataIn[0] => ShiftLeft0.IN32
dataIn[0] => left[0].DATAA
dataIn[0] => ShiftRight0.IN32
dataIn[0] => right[0].DATAA
dataIn[1] => ShiftLeft0.IN31
dataIn[1] => left[1].DATAA
dataIn[1] => ShiftRight0.IN31
dataIn[1] => right[1].DATAA
dataIn[2] => ShiftLeft0.IN30
dataIn[2] => left[2].DATAA
dataIn[2] => ShiftRight0.IN30
dataIn[2] => right[2].DATAA
dataIn[3] => ShiftLeft0.IN29
dataIn[3] => left[3].DATAA
dataIn[3] => ShiftRight0.IN29
dataIn[3] => right[3].DATAA
dataIn[4] => ShiftLeft0.IN28
dataIn[4] => left[4].DATAA
dataIn[4] => ShiftRight0.IN28
dataIn[4] => right[4].DATAA
dataIn[5] => ShiftLeft0.IN27
dataIn[5] => left[5].DATAA
dataIn[5] => ShiftRight0.IN27
dataIn[5] => right[5].DATAA
dataIn[6] => ShiftLeft0.IN26
dataIn[6] => left[6].DATAA
dataIn[6] => ShiftRight0.IN26
dataIn[6] => right[6].DATAA
dataIn[7] => ShiftLeft0.IN25
dataIn[7] => left[7].DATAA
dataIn[7] => ShiftRight0.IN25
dataIn[7] => right[7].DATAA
dataIn[8] => ShiftLeft0.IN24
dataIn[8] => left[8].DATAA
dataIn[8] => ShiftRight0.IN24
dataIn[8] => right[8].DATAA
dataIn[9] => ShiftLeft0.IN23
dataIn[9] => left[9].DATAA
dataIn[9] => ShiftRight0.IN23
dataIn[9] => right[9].DATAA
dataIn[10] => ShiftLeft0.IN22
dataIn[10] => left[10].DATAA
dataIn[10] => ShiftRight0.IN22
dataIn[10] => right[10].DATAA
dataIn[11] => ShiftLeft0.IN21
dataIn[11] => left[11].DATAA
dataIn[11] => ShiftRight0.IN21
dataIn[11] => right[11].DATAA
dataIn[12] => ShiftLeft0.IN20
dataIn[12] => left[12].DATAA
dataIn[12] => ShiftRight0.IN20
dataIn[12] => right[12].DATAA
dataIn[13] => ShiftLeft0.IN19
dataIn[13] => left[13].DATAA
dataIn[13] => ShiftRight0.IN19
dataIn[13] => right[13].DATAA
dataIn[14] => ShiftLeft0.IN18
dataIn[14] => left[14].DATAA
dataIn[14] => ShiftRight0.IN18
dataIn[14] => right[14].DATAA
dataIn[15] => ShiftLeft0.IN17
dataIn[15] => left[15].DATAA
dataIn[15] => ShiftRight0.IN17
dataIn[15] => right[15].DATAA
dataIn[16] => ShiftLeft0.IN16
dataIn[16] => left[16].DATAA
dataIn[16] => ShiftRight0.IN16
dataIn[16] => right[16].DATAA
dataIn[17] => ShiftLeft0.IN15
dataIn[17] => left[17].DATAA
dataIn[17] => ShiftRight0.IN15
dataIn[17] => right[17].DATAA
dataIn[18] => ShiftLeft0.IN14
dataIn[18] => left[18].DATAA
dataIn[18] => ShiftRight0.IN14
dataIn[18] => right[18].DATAA
dataIn[19] => ShiftLeft0.IN13
dataIn[19] => left[19].DATAA
dataIn[19] => ShiftRight0.IN13
dataIn[19] => right[19].DATAA
dataIn[20] => ShiftLeft0.IN12
dataIn[20] => left[20].DATAA
dataIn[20] => ShiftRight0.IN12
dataIn[20] => right[20].DATAA
dataIn[21] => ShiftLeft0.IN11
dataIn[21] => left[21].DATAA
dataIn[21] => ShiftRight0.IN11
dataIn[21] => right[21].DATAA
dataIn[22] => ShiftLeft0.IN10
dataIn[22] => left[22].DATAA
dataIn[22] => ShiftRight0.IN10
dataIn[22] => right[22].DATAA
dataIn[23] => ShiftLeft0.IN9
dataIn[23] => left[23].DATAA
dataIn[23] => ShiftRight0.IN9
dataIn[23] => right[23].DATAA
dataIn[24] => ShiftLeft0.IN8
dataIn[24] => left[24].DATAA
dataIn[24] => ShiftRight0.IN8
dataIn[24] => right[24].DATAA
dataIn[25] => ShiftLeft0.IN7
dataIn[25] => left[25].DATAA
dataIn[25] => ShiftRight0.IN7
dataIn[25] => right[25].DATAA
dataIn[26] => ShiftLeft0.IN6
dataIn[26] => left[26].DATAA
dataIn[26] => ShiftRight0.IN6
dataIn[26] => right[26].DATAA
dataIn[27] => ShiftLeft0.IN5
dataIn[27] => left[27].DATAA
dataIn[27] => ShiftRight0.IN5
dataIn[27] => right[27].DATAA
dataIn[28] => ShiftLeft0.IN4
dataIn[28] => left[28].DATAA
dataIn[28] => ShiftRight0.IN4
dataIn[28] => right[28].DATAA
dataIn[29] => ShiftLeft0.IN3
dataIn[29] => left[29].DATAA
dataIn[29] => ShiftRight0.IN3
dataIn[29] => right[29].DATAA
dataIn[30] => ShiftLeft0.IN2
dataIn[30] => left[30].DATAA
dataIn[30] => ShiftRight0.IN2
dataIn[30] => right[30].DATAA
dataIn[31] => ShiftLeft0.IN1
dataIn[31] => left[31].DATAA
dataIn[31] => ShiftRight0.IN1
dataIn[31] => right[31].DATAA
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
sel => left[31].OUTPUTSELECT
sel => left[30].OUTPUTSELECT
sel => left[29].OUTPUTSELECT
sel => left[28].OUTPUTSELECT
sel => left[27].OUTPUTSELECT
sel => left[26].OUTPUTSELECT
sel => left[25].OUTPUTSELECT
sel => left[24].OUTPUTSELECT
sel => left[23].OUTPUTSELECT
sel => left[22].OUTPUTSELECT
sel => left[21].OUTPUTSELECT
sel => left[20].OUTPUTSELECT
sel => left[19].OUTPUTSELECT
sel => left[18].OUTPUTSELECT
sel => left[17].OUTPUTSELECT
sel => left[16].OUTPUTSELECT
sel => left[15].OUTPUTSELECT
sel => left[14].OUTPUTSELECT
sel => left[13].OUTPUTSELECT
sel => left[12].OUTPUTSELECT
sel => left[11].OUTPUTSELECT
sel => left[10].OUTPUTSELECT
sel => left[9].OUTPUTSELECT
sel => left[8].OUTPUTSELECT
sel => left[7].OUTPUTSELECT
sel => left[6].OUTPUTSELECT
sel => left[5].OUTPUTSELECT
sel => left[4].OUTPUTSELECT
sel => left[3].OUTPUTSELECT
sel => left[2].OUTPUTSELECT
sel => left[1].OUTPUTSELECT
sel => left[0].OUTPUTSELECT
sel => right[31].OUTPUTSELECT
sel => right[30].OUTPUTSELECT
sel => right[29].OUTPUTSELECT
sel => right[28].OUTPUTSELECT
sel => right[27].OUTPUTSELECT
sel => right[26].OUTPUTSELECT
sel => right[25].OUTPUTSELECT
sel => right[24].OUTPUTSELECT
sel => right[23].OUTPUTSELECT
sel => right[22].OUTPUTSELECT
sel => right[21].OUTPUTSELECT
sel => right[20].OUTPUTSELECT
sel => right[19].OUTPUTSELECT
sel => right[18].OUTPUTSELECT
sel => right[17].OUTPUTSELECT
sel => right[16].OUTPUTSELECT
sel => right[15].OUTPUTSELECT
sel => right[14].OUTPUTSELECT
sel => right[13].OUTPUTSELECT
sel => right[12].OUTPUTSELECT
sel => right[11].OUTPUTSELECT
sel => right[10].OUTPUTSELECT
sel => right[9].OUTPUTSELECT
sel => right[8].OUTPUTSELECT
sel => right[7].OUTPUTSELECT
sel => right[6].OUTPUTSELECT
sel => right[5].OUTPUTSELECT
sel => right[4].OUTPUTSELECT
sel => right[3].OUTPUTSELECT
sel => right[2].OUTPUTSELECT
sel => right[1].OUTPUTSELECT
sel => right[0].OUTPUTSELECT
amt[0] => ShiftLeft0.IN34
amt[0] => ShiftRight0.IN34
amt[1] => ShiftLeft0.IN33
amt[1] => ShiftRight0.IN33
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|shiftBlock32:quotientLeftShift
dataIn[0] => ShiftLeft0.IN32
dataIn[0] => left[0].DATAA
dataIn[0] => ShiftRight0.IN32
dataIn[0] => right[0].DATAA
dataIn[1] => ShiftLeft0.IN31
dataIn[1] => left[1].DATAA
dataIn[1] => ShiftRight0.IN31
dataIn[1] => right[1].DATAA
dataIn[2] => ShiftLeft0.IN30
dataIn[2] => left[2].DATAA
dataIn[2] => ShiftRight0.IN30
dataIn[2] => right[2].DATAA
dataIn[3] => ShiftLeft0.IN29
dataIn[3] => left[3].DATAA
dataIn[3] => ShiftRight0.IN29
dataIn[3] => right[3].DATAA
dataIn[4] => ShiftLeft0.IN28
dataIn[4] => left[4].DATAA
dataIn[4] => ShiftRight0.IN28
dataIn[4] => right[4].DATAA
dataIn[5] => ShiftLeft0.IN27
dataIn[5] => left[5].DATAA
dataIn[5] => ShiftRight0.IN27
dataIn[5] => right[5].DATAA
dataIn[6] => ShiftLeft0.IN26
dataIn[6] => left[6].DATAA
dataIn[6] => ShiftRight0.IN26
dataIn[6] => right[6].DATAA
dataIn[7] => ShiftLeft0.IN25
dataIn[7] => left[7].DATAA
dataIn[7] => ShiftRight0.IN25
dataIn[7] => right[7].DATAA
dataIn[8] => ShiftLeft0.IN24
dataIn[8] => left[8].DATAA
dataIn[8] => ShiftRight0.IN24
dataIn[8] => right[8].DATAA
dataIn[9] => ShiftLeft0.IN23
dataIn[9] => left[9].DATAA
dataIn[9] => ShiftRight0.IN23
dataIn[9] => right[9].DATAA
dataIn[10] => ShiftLeft0.IN22
dataIn[10] => left[10].DATAA
dataIn[10] => ShiftRight0.IN22
dataIn[10] => right[10].DATAA
dataIn[11] => ShiftLeft0.IN21
dataIn[11] => left[11].DATAA
dataIn[11] => ShiftRight0.IN21
dataIn[11] => right[11].DATAA
dataIn[12] => ShiftLeft0.IN20
dataIn[12] => left[12].DATAA
dataIn[12] => ShiftRight0.IN20
dataIn[12] => right[12].DATAA
dataIn[13] => ShiftLeft0.IN19
dataIn[13] => left[13].DATAA
dataIn[13] => ShiftRight0.IN19
dataIn[13] => right[13].DATAA
dataIn[14] => ShiftLeft0.IN18
dataIn[14] => left[14].DATAA
dataIn[14] => ShiftRight0.IN18
dataIn[14] => right[14].DATAA
dataIn[15] => ShiftLeft0.IN17
dataIn[15] => left[15].DATAA
dataIn[15] => ShiftRight0.IN17
dataIn[15] => right[15].DATAA
dataIn[16] => ShiftLeft0.IN16
dataIn[16] => left[16].DATAA
dataIn[16] => ShiftRight0.IN16
dataIn[16] => right[16].DATAA
dataIn[17] => ShiftLeft0.IN15
dataIn[17] => left[17].DATAA
dataIn[17] => ShiftRight0.IN15
dataIn[17] => right[17].DATAA
dataIn[18] => ShiftLeft0.IN14
dataIn[18] => left[18].DATAA
dataIn[18] => ShiftRight0.IN14
dataIn[18] => right[18].DATAA
dataIn[19] => ShiftLeft0.IN13
dataIn[19] => left[19].DATAA
dataIn[19] => ShiftRight0.IN13
dataIn[19] => right[19].DATAA
dataIn[20] => ShiftLeft0.IN12
dataIn[20] => left[20].DATAA
dataIn[20] => ShiftRight0.IN12
dataIn[20] => right[20].DATAA
dataIn[21] => ShiftLeft0.IN11
dataIn[21] => left[21].DATAA
dataIn[21] => ShiftRight0.IN11
dataIn[21] => right[21].DATAA
dataIn[22] => ShiftLeft0.IN10
dataIn[22] => left[22].DATAA
dataIn[22] => ShiftRight0.IN10
dataIn[22] => right[22].DATAA
dataIn[23] => ShiftLeft0.IN9
dataIn[23] => left[23].DATAA
dataIn[23] => ShiftRight0.IN9
dataIn[23] => right[23].DATAA
dataIn[24] => ShiftLeft0.IN8
dataIn[24] => left[24].DATAA
dataIn[24] => ShiftRight0.IN8
dataIn[24] => right[24].DATAA
dataIn[25] => ShiftLeft0.IN7
dataIn[25] => left[25].DATAA
dataIn[25] => ShiftRight0.IN7
dataIn[25] => right[25].DATAA
dataIn[26] => ShiftLeft0.IN6
dataIn[26] => left[26].DATAA
dataIn[26] => ShiftRight0.IN6
dataIn[26] => right[26].DATAA
dataIn[27] => ShiftLeft0.IN5
dataIn[27] => left[27].DATAA
dataIn[27] => ShiftRight0.IN5
dataIn[27] => right[27].DATAA
dataIn[28] => ShiftLeft0.IN4
dataIn[28] => left[28].DATAA
dataIn[28] => ShiftRight0.IN4
dataIn[28] => right[28].DATAA
dataIn[29] => ShiftLeft0.IN3
dataIn[29] => left[29].DATAA
dataIn[29] => ShiftRight0.IN3
dataIn[29] => right[29].DATAA
dataIn[30] => ShiftLeft0.IN2
dataIn[30] => left[30].DATAA
dataIn[30] => ShiftRight0.IN2
dataIn[30] => right[30].DATAA
dataIn[31] => ShiftLeft0.IN1
dataIn[31] => left[31].DATAA
dataIn[31] => ShiftRight0.IN1
dataIn[31] => right[31].DATAA
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
sel => left[31].OUTPUTSELECT
sel => left[30].OUTPUTSELECT
sel => left[29].OUTPUTSELECT
sel => left[28].OUTPUTSELECT
sel => left[27].OUTPUTSELECT
sel => left[26].OUTPUTSELECT
sel => left[25].OUTPUTSELECT
sel => left[24].OUTPUTSELECT
sel => left[23].OUTPUTSELECT
sel => left[22].OUTPUTSELECT
sel => left[21].OUTPUTSELECT
sel => left[20].OUTPUTSELECT
sel => left[19].OUTPUTSELECT
sel => left[18].OUTPUTSELECT
sel => left[17].OUTPUTSELECT
sel => left[16].OUTPUTSELECT
sel => left[15].OUTPUTSELECT
sel => left[14].OUTPUTSELECT
sel => left[13].OUTPUTSELECT
sel => left[12].OUTPUTSELECT
sel => left[11].OUTPUTSELECT
sel => left[10].OUTPUTSELECT
sel => left[9].OUTPUTSELECT
sel => left[8].OUTPUTSELECT
sel => left[7].OUTPUTSELECT
sel => left[6].OUTPUTSELECT
sel => left[5].OUTPUTSELECT
sel => left[4].OUTPUTSELECT
sel => left[3].OUTPUTSELECT
sel => left[2].OUTPUTSELECT
sel => left[1].OUTPUTSELECT
sel => left[0].OUTPUTSELECT
sel => right[31].OUTPUTSELECT
sel => right[30].OUTPUTSELECT
sel => right[29].OUTPUTSELECT
sel => right[28].OUTPUTSELECT
sel => right[27].OUTPUTSELECT
sel => right[26].OUTPUTSELECT
sel => right[25].OUTPUTSELECT
sel => right[24].OUTPUTSELECT
sel => right[23].OUTPUTSELECT
sel => right[22].OUTPUTSELECT
sel => right[21].OUTPUTSELECT
sel => right[20].OUTPUTSELECT
sel => right[19].OUTPUTSELECT
sel => right[18].OUTPUTSELECT
sel => right[17].OUTPUTSELECT
sel => right[16].OUTPUTSELECT
sel => right[15].OUTPUTSELECT
sel => right[14].OUTPUTSELECT
sel => right[13].OUTPUTSELECT
sel => right[12].OUTPUTSELECT
sel => right[11].OUTPUTSELECT
sel => right[10].OUTPUTSELECT
sel => right[9].OUTPUTSELECT
sel => right[8].OUTPUTSELECT
sel => right[7].OUTPUTSELECT
sel => right[6].OUTPUTSELECT
sel => right[5].OUTPUTSELECT
sel => right[4].OUTPUTSELECT
sel => right[3].OUTPUTSELECT
sel => right[2].OUTPUTSELECT
sel => right[1].OUTPUTSELECT
sel => right[0].OUTPUTSELECT
amt[0] => ShiftLeft0.IN34
amt[0] => ShiftRight0.IN34
amt[1] => ShiftLeft0.IN33
amt[1] => ShiftRight0.IN33
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:divSub|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:checkEnd|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|twoOneMux:chooseDividend
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|dff_e:stopNext
d => q~reg0.DATAIN
clk => q~reg0.CLK
rsn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivControl:myMultDivCTRL|multDiv:multDiv0|divDebug:divider|CLAdder:getNegResult|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivStalls:multDivHazards
FDIns[0] => ~NO_FANOUT~
FDIns[1] => ~NO_FANOUT~
FDIns[2] => ~NO_FANOUT~
FDIns[3] => FDisMultDiv.IN1
FDIns[4] => FDisMultDiv.IN1
FDIns[5] => FDisMultDiv.IN0
FDIns[6] => FDisMultDiv.IN1
FDIns[7] => ~NO_FANOUT~
FDIns[8] => ~NO_FANOUT~
FDIns[9] => ~NO_FANOUT~
FDIns[10] => ~NO_FANOUT~
FDIns[11] => ~NO_FANOUT~
FDIns[12] => RT[0].IN1
FDIns[13] => RT[1].IN1
FDIns[14] => RT[2].IN1
FDIns[15] => RT[3].IN1
FDIns[16] => RT[4].IN1
FDIns[17] => RS[0].IN1
FDIns[18] => RS[1].IN1
FDIns[19] => RS[2].IN1
FDIns[20] => RS[3].IN1
FDIns[21] => RS[4].IN1
FDIns[22] => RD[0].IN1
FDIns[23] => RD[1].IN1
FDIns[24] => RD[2].IN1
FDIns[25] => RD[3].IN1
FDIns[26] => RD[4].IN1
FDIns[27] => ~NO_FANOUT~
FDIns[28] => ~NO_FANOUT~
FDIns[29] => ~NO_FANOUT~
FDIns[30] => ~NO_FANOUT~
FDIns[31] => ~NO_FANOUT~
XMIns[0] => ~NO_FANOUT~
XMIns[1] => ~NO_FANOUT~
XMIns[2] => ~NO_FANOUT~
XMIns[3] => ~NO_FANOUT~
XMIns[4] => ~NO_FANOUT~
XMIns[5] => ~NO_FANOUT~
XMIns[6] => ~NO_FANOUT~
XMIns[7] => ~NO_FANOUT~
XMIns[8] => ~NO_FANOUT~
XMIns[9] => ~NO_FANOUT~
XMIns[10] => ~NO_FANOUT~
XMIns[11] => ~NO_FANOUT~
XMIns[12] => ~NO_FANOUT~
XMIns[13] => ~NO_FANOUT~
XMIns[14] => ~NO_FANOUT~
XMIns[15] => ~NO_FANOUT~
XMIns[16] => ~NO_FANOUT~
XMIns[17] => ~NO_FANOUT~
XMIns[18] => ~NO_FANOUT~
XMIns[19] => ~NO_FANOUT~
XMIns[20] => ~NO_FANOUT~
XMIns[21] => ~NO_FANOUT~
XMIns[22] => XMRD[0].IN1
XMIns[23] => XMRD[1].IN1
XMIns[24] => XMRD[2].IN1
XMIns[25] => XMRD[3].IN1
XMIns[26] => XMRD[4].IN1
XMIns[27] => ~NO_FANOUT~
XMIns[28] => ~NO_FANOUT~
XMIns[29] => ~NO_FANOUT~
XMIns[30] => ~NO_FANOUT~
XMIns[31] => ~NO_FANOUT~
RDUsed => dataHazard.IN1
RDUsed => dataHazard.IN1
resultRDY => dataHazard.IN1
resultRDY => warHazard.IN1
inputRDY => structHazard.IN1
inputRDY => dataHazard.IN1
inputRDY => warHazard.IN1
multDivRD[0] => multDivRD[0].IN5
multDivRD[1] => multDivRD[1].IN5
multDivRD[2] => multDivRD[2].IN5
multDivRD[3] => multDivRD[3].IN5
multDivRD[4] => multDivRD[4].IN5
dataStructStall[0] <= dataHazard.DB_MAX_OUTPUT_PORT_TYPE
dataStructStall[1] <= structHazard.DB_MAX_OUTPUT_PORT_TYPE
warStall <= warHazard.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivStalls:multDivHazards|FiveBitEquals:checkZero
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivStalls:multDivHazards|FiveBitEquals:checkRS
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivStalls:multDivHazards|FiveBitEquals:checkRT
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivStalls:multDivHazards|FiveBitEquals:checkRD
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|multDivStalls:multDivHazards|FiveBitEquals:checkXMRD
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc
DXIns[0] => ~NO_FANOUT~
DXIns[1] => ~NO_FANOUT~
DXIns[2] => ~NO_FANOUT~
DXIns[3] => ~NO_FANOUT~
DXIns[4] => ~NO_FANOUT~
DXIns[5] => ~NO_FANOUT~
DXIns[6] => ~NO_FANOUT~
DXIns[7] => ~NO_FANOUT~
DXIns[8] => ~NO_FANOUT~
DXIns[9] => ~NO_FANOUT~
DXIns[10] => ~NO_FANOUT~
DXIns[11] => ~NO_FANOUT~
DXIns[12] => DXIns[12].IN2
DXIns[13] => DXIns[13].IN2
DXIns[14] => DXIns[14].IN2
DXIns[15] => DXIns[15].IN2
DXIns[16] => DXIns[16].IN2
DXIns[17] => DXIns[17].IN2
DXIns[18] => DXIns[18].IN2
DXIns[19] => DXIns[19].IN2
DXIns[20] => DXIns[20].IN2
DXIns[21] => DXIns[21].IN2
DXIns[22] => DXIns[22].IN2
DXIns[23] => DXIns[23].IN2
DXIns[24] => DXIns[24].IN2
DXIns[25] => DXIns[25].IN2
DXIns[26] => DXIns[26].IN2
DXIns[27] => DXopcode[0].IN1
DXIns[28] => DXopcode[1].IN1
DXIns[29] => DXopcode[2].IN1
DXIns[30] => DXopcode[3].IN1
DXIns[31] => DXopcode[4].IN1
XMIns[0] => ~NO_FANOUT~
XMIns[1] => ~NO_FANOUT~
XMIns[2] => ~NO_FANOUT~
XMIns[3] => ~NO_FANOUT~
XMIns[4] => ~NO_FANOUT~
XMIns[5] => ~NO_FANOUT~
XMIns[6] => ~NO_FANOUT~
XMIns[7] => ~NO_FANOUT~
XMIns[8] => ~NO_FANOUT~
XMIns[9] => ~NO_FANOUT~
XMIns[10] => ~NO_FANOUT~
XMIns[11] => ~NO_FANOUT~
XMIns[12] => ~NO_FANOUT~
XMIns[13] => ~NO_FANOUT~
XMIns[14] => ~NO_FANOUT~
XMIns[15] => ~NO_FANOUT~
XMIns[16] => ~NO_FANOUT~
XMIns[17] => ~NO_FANOUT~
XMIns[18] => ~NO_FANOUT~
XMIns[19] => ~NO_FANOUT~
XMIns[20] => ~NO_FANOUT~
XMIns[21] => ~NO_FANOUT~
XMIns[22] => XMIns[22].IN4
XMIns[23] => XMIns[23].IN4
XMIns[24] => XMIns[24].IN4
XMIns[25] => XMIns[25].IN4
XMIns[26] => XMIns[26].IN4
XMIns[27] => XMopcode[0].IN1
XMIns[28] => XMopcode[1].IN1
XMIns[29] => XMopcode[2].IN1
XMIns[30] => XMopcode[3].IN1
XMIns[31] => XMopcode[4].IN1
MWIns[0] => ~NO_FANOUT~
MWIns[1] => ~NO_FANOUT~
MWIns[2] => ~NO_FANOUT~
MWIns[3] => ~NO_FANOUT~
MWIns[4] => ~NO_FANOUT~
MWIns[5] => ~NO_FANOUT~
MWIns[6] => ~NO_FANOUT~
MWIns[7] => ~NO_FANOUT~
MWIns[8] => ~NO_FANOUT~
MWIns[9] => ~NO_FANOUT~
MWIns[10] => ~NO_FANOUT~
MWIns[11] => ~NO_FANOUT~
MWIns[12] => ~NO_FANOUT~
MWIns[13] => ~NO_FANOUT~
MWIns[14] => ~NO_FANOUT~
MWIns[15] => ~NO_FANOUT~
MWIns[16] => ~NO_FANOUT~
MWIns[17] => ~NO_FANOUT~
MWIns[18] => ~NO_FANOUT~
MWIns[19] => ~NO_FANOUT~
MWIns[20] => ~NO_FANOUT~
MWIns[21] => ~NO_FANOUT~
MWIns[22] => MWIns[22].IN4
MWIns[23] => MWIns[23].IN4
MWIns[24] => MWIns[24].IN4
MWIns[25] => MWIns[25].IN4
MWIns[26] => MWIns[26].IN4
MWIns[27] => MWopcode[0].IN1
MWIns[28] => MWopcode[1].IN1
MWIns[29] => MWopcode[2].IN1
MWIns[30] => MWopcode[3].IN1
MWIns[31] => MWopcode[4].IN1
ALUIn1Bypass[0] <= ALUIn1Bypass.DB_MAX_OUTPUT_PORT_TYPE
ALUIn1Bypass[1] <= ALUIn1Bypass.DB_MAX_OUTPUT_PORT_TYPE
ALUIn2Bypass[0] <= ALUIn2Bypass.DB_MAX_OUTPUT_PORT_TYPE
ALUIn2Bypass[1] <= ALUIn2Bypass.DB_MAX_OUTPUT_PORT_TYPE
MemDataBypass <= MemDataBypass.DB_MAX_OUTPUT_PORT_TYPE
XMRS2ValBypass <= XMRS2ValBypass.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc|FiveBitEquals:checkDXOp
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc|FiveBitEquals:checkXMOp
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc|FiveBitEquals:checkMWOp
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc|FiveBitEquals:checkRDm
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc|FiveBitEquals:checkRSm
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc|FiveBitEquals:checkRTm
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc|FiveBitEquals:checkRDw
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc|FiveBitEquals:checkRSw
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc|FiveBitEquals:checkRTw
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|bypassControl:bpc|FiveBitEquals:WM
in1[0] => xor0.IN0
in1[1] => xor1.IN0
in1[2] => xor2.IN0
in1[3] => xor3.IN0
in1[4] => xor4.IN0
in2[0] => xor0.IN1
in2[1] => xor1.IN1
in2[2] => xor2.IN1
in2[3] => xor3.IN1
in2[4] => xor4.IN1
out <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|fourOneMux:ALUIn1Selector
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|fourOneMux:ALUIn1Selector|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|fourOneMux:ALUIn1Selector|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|fourOneMux:ALUIn1Selector|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|fourOneMux:ALUIn2Selector
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|fourOneMux:ALUIn2Selector|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|fourOneMux:ALUIn2Selector|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|fourOneMux:ALUIn2Selector|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU
data_operandA[0] => data_operandA[0].IN2
data_operandA[1] => data_operandA[1].IN2
data_operandA[2] => data_operandA[2].IN2
data_operandA[3] => data_operandA[3].IN2
data_operandA[4] => data_operandA[4].IN2
data_operandA[5] => data_operandA[5].IN2
data_operandA[6] => data_operandA[6].IN2
data_operandA[7] => data_operandA[7].IN2
data_operandA[8] => data_operandA[8].IN2
data_operandA[9] => data_operandA[9].IN2
data_operandA[10] => data_operandA[10].IN2
data_operandA[11] => data_operandA[11].IN2
data_operandA[12] => data_operandA[12].IN2
data_operandA[13] => data_operandA[13].IN2
data_operandA[14] => data_operandA[14].IN2
data_operandA[15] => data_operandA[15].IN2
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => data_operandB[0].IN1
data_operandB[1] => data_operandB[1].IN1
data_operandB[2] => data_operandB[2].IN1
data_operandB[3] => data_operandB[3].IN1
data_operandB[4] => data_operandB[4].IN1
data_operandB[5] => data_operandB[5].IN1
data_operandB[6] => data_operandB[6].IN1
data_operandB[7] => data_operandB[7].IN1
data_operandB[8] => data_operandB[8].IN1
data_operandB[9] => data_operandB[9].IN1
data_operandB[10] => data_operandB[10].IN1
data_operandB[11] => data_operandB[11].IN1
data_operandB[12] => data_operandB[12].IN1
data_operandB[13] => data_operandB[13].IN1
data_operandB[14] => data_operandB[14].IN1
data_operandB[15] => data_operandB[15].IN1
data_operandB[16] => data_operandB[16].IN1
data_operandB[17] => data_operandB[17].IN1
data_operandB[18] => data_operandB[18].IN1
data_operandB[19] => data_operandB[19].IN1
data_operandB[20] => data_operandB[20].IN1
data_operandB[21] => data_operandB[21].IN1
data_operandB[22] => data_operandB[22].IN1
data_operandB[23] => data_operandB[23].IN1
data_operandB[24] => data_operandB[24].IN1
data_operandB[25] => data_operandB[25].IN1
data_operandB[26] => data_operandB[26].IN1
data_operandB[27] => data_operandB[27].IN1
data_operandB[28] => data_operandB[28].IN1
data_operandB[29] => data_operandB[29].IN1
data_operandB[30] => data_operandB[30].IN1
data_operandB[31] => data_operandB[31].IN1
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN3
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN1
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN1
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN1
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN1
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN1
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN1
data_result[0] <= eightOneMux:outputMX.port9
data_result[1] <= eightOneMux:outputMX.port9
data_result[2] <= eightOneMux:outputMX.port9
data_result[3] <= eightOneMux:outputMX.port9
data_result[4] <= eightOneMux:outputMX.port9
data_result[5] <= eightOneMux:outputMX.port9
data_result[6] <= eightOneMux:outputMX.port9
data_result[7] <= eightOneMux:outputMX.port9
data_result[8] <= eightOneMux:outputMX.port9
data_result[9] <= eightOneMux:outputMX.port9
data_result[10] <= eightOneMux:outputMX.port9
data_result[11] <= eightOneMux:outputMX.port9
data_result[12] <= eightOneMux:outputMX.port9
data_result[13] <= eightOneMux:outputMX.port9
data_result[14] <= eightOneMux:outputMX.port9
data_result[15] <= eightOneMux:outputMX.port9
data_result[16] <= eightOneMux:outputMX.port9
data_result[17] <= eightOneMux:outputMX.port9
data_result[18] <= eightOneMux:outputMX.port9
data_result[19] <= eightOneMux:outputMX.port9
data_result[20] <= eightOneMux:outputMX.port9
data_result[21] <= eightOneMux:outputMX.port9
data_result[22] <= eightOneMux:outputMX.port9
data_result[23] <= eightOneMux:outputMX.port9
data_result[24] <= eightOneMux:outputMX.port9
data_result[25] <= eightOneMux:outputMX.port9
data_result[26] <= eightOneMux:outputMX.port9
data_result[27] <= eightOneMux:outputMX.port9
data_result[28] <= eightOneMux:outputMX.port9
data_result[29] <= eightOneMux:outputMX.port9
data_result[30] <= eightOneMux:outputMX.port9
data_result[31] <= eightOneMux:outputMX.port9
isNotEqual <= CLAdder:myAdder.port5
isLessThan <= isLessThan.DB_MAX_OUTPUT_PORT_TYPE
overflow <= CLAdder:myAdder.port4


|processor|ALU:myALU|twoOneMux:invertOrNot
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sum[0] <= eightBitCLA:bits07.port3
sum[1] <= eightBitCLA:bits07.port3
sum[2] <= eightBitCLA:bits07.port3
sum[3] <= eightBitCLA:bits07.port3
sum[4] <= eightBitCLA:bits07.port3
sum[5] <= eightBitCLA:bits07.port3
sum[6] <= eightBitCLA:bits07.port3
sum[7] <= eightBitCLA:bits07.port3
sum[8] <= eightBitCLA:bits815.port3
sum[9] <= eightBitCLA:bits815.port3
sum[10] <= eightBitCLA:bits815.port3
sum[11] <= eightBitCLA:bits815.port3
sum[12] <= eightBitCLA:bits815.port3
sum[13] <= eightBitCLA:bits815.port3
sum[14] <= eightBitCLA:bits815.port3
sum[15] <= eightBitCLA:bits815.port3
sum[16] <= eightBitCLA:bits1623.port3
sum[17] <= eightBitCLA:bits1623.port3
sum[18] <= eightBitCLA:bits1623.port3
sum[19] <= eightBitCLA:bits1623.port3
sum[20] <= eightBitCLA:bits1623.port3
sum[21] <= eightBitCLA:bits1623.port3
sum[22] <= eightBitCLA:bits1623.port3
sum[23] <= eightBitCLA:bits1623.port3
sum[24] <= eightBitCLA:bits2431.port3
sum[25] <= eightBitCLA:bits2431.port3
sum[26] <= eightBitCLA:bits2431.port3
sum[27] <= eightBitCLA:bits2431.port3
sum[28] <= eightBitCLA:bits2431.port3
sum[29] <= eightBitCLA:bits2431.port3
sum[30] <= eightBitCLA:bits2431.port3
sum[31] <= eightBitCLA:bits2431.port3
overflow <= eightBitCLA:bits2431.port6
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits07
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits07|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits07|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits07|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits07|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits07|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits07|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits07|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits07|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits815
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits815|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits815|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits815|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits815|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits815|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits815|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits815|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits815|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits1623
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits1623|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits1623|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits1623|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits1623|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits1623|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits1623|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits1623|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits1623|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits2431
c0 => c0.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
sum[0] <= oneBitCLA:bit0.port3
sum[1] <= oneBitCLA:bit1.port3
sum[2] <= oneBitCLA:bit2.port3
sum[3] <= oneBitCLA:bit3.port3
sum[4] <= oneBitCLA:bit4.port3
sum[5] <= oneBitCLA:bit5.port3
sum[6] <= oneBitCLA:bit6.port3
sum[7] <= oneBitCLA:bit7.port3
G <= or7.DB_MAX_OUTPUT_PORT_TYPE
P <= and14.DB_MAX_OUTPUT_PORT_TYPE
overflow <= oneBitCLA:bit7.port7
isZero <= isZero.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits2431|oneBitCLA:bit0
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits2431|oneBitCLA:bit1
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits2431|oneBitCLA:bit2
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits2431|oneBitCLA:bit3
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits2431|oneBitCLA:bit4
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits2431|oneBitCLA:bit5
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits2431|oneBitCLA:bit6
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|CLAdder:myAdder|eightBitCLA:bits2431|oneBitCLA:bit7
c0 => xor0.IN0
c0 => and1.IN1
c0 => xor1.IN1
a => xor0.IN1
a => and0.IN0
a => or0.IN0
b => xor0.IN2
b => and0.IN1
b => or0.IN1
sum <= xor0.DB_MAX_OUTPUT_PORT_TYPE
cout <= or1.DB_MAX_OUTPUT_PORT_TYPE
gen <= and0.DB_MAX_OUTPUT_PORT_TYPE
prop <= or0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|barrelShifter:myShifter
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
mode => mode.IN5
shamt[0] => shamt[0].IN1
shamt[1] => shamt[1].IN1
shamt[2] => shamt[2].IN1
shamt[3] => shamt[3].IN1
shamt[4] => shamt[4].IN1
shiftVal[0] <= shiftBlock:shift1.port4
shiftVal[1] <= shiftBlock:shift1.port4
shiftVal[2] <= shiftBlock:shift1.port4
shiftVal[3] <= shiftBlock:shift1.port4
shiftVal[4] <= shiftBlock:shift1.port4
shiftVal[5] <= shiftBlock:shift1.port4
shiftVal[6] <= shiftBlock:shift1.port4
shiftVal[7] <= shiftBlock:shift1.port4
shiftVal[8] <= shiftBlock:shift1.port4
shiftVal[9] <= shiftBlock:shift1.port4
shiftVal[10] <= shiftBlock:shift1.port4
shiftVal[11] <= shiftBlock:shift1.port4
shiftVal[12] <= shiftBlock:shift1.port4
shiftVal[13] <= shiftBlock:shift1.port4
shiftVal[14] <= shiftBlock:shift1.port4
shiftVal[15] <= shiftBlock:shift1.port4
shiftVal[16] <= shiftBlock:shift1.port4
shiftVal[17] <= shiftBlock:shift1.port4
shiftVal[18] <= shiftBlock:shift1.port4
shiftVal[19] <= shiftBlock:shift1.port4
shiftVal[20] <= shiftBlock:shift1.port4
shiftVal[21] <= shiftBlock:shift1.port4
shiftVal[22] <= shiftBlock:shift1.port4
shiftVal[23] <= shiftBlock:shift1.port4
shiftVal[24] <= shiftBlock:shift1.port4
shiftVal[25] <= shiftBlock:shift1.port4
shiftVal[26] <= shiftBlock:shift1.port4
shiftVal[27] <= shiftBlock:shift1.port4
shiftVal[28] <= shiftBlock:shift1.port4
shiftVal[29] <= shiftBlock:shift1.port4
shiftVal[30] <= shiftBlock:shift1.port4
shiftVal[31] <= shiftBlock:shift1.port4


|processor|ALU:myALU|barrelShifter:myShifter|shiftBlock:shift16
dataIn[0] => ShiftRight0.IN68
dataIn[0] => shiftedRight[0].DATAA
dataIn[0] => ShiftLeft0.IN37
dataIn[0] => left[0].DATAA
dataIn[1] => ShiftRight0.IN67
dataIn[1] => shiftedRight[1].DATAA
dataIn[1] => ShiftLeft0.IN36
dataIn[1] => left[1].DATAA
dataIn[2] => ShiftRight0.IN66
dataIn[2] => shiftedRight[2].DATAA
dataIn[2] => ShiftLeft0.IN35
dataIn[2] => left[2].DATAA
dataIn[3] => ShiftRight0.IN65
dataIn[3] => shiftedRight[3].DATAA
dataIn[3] => ShiftLeft0.IN34
dataIn[3] => left[3].DATAA
dataIn[4] => ShiftRight0.IN64
dataIn[4] => shiftedRight[4].DATAA
dataIn[4] => ShiftLeft0.IN33
dataIn[4] => left[4].DATAA
dataIn[5] => ShiftRight0.IN63
dataIn[5] => shiftedRight[5].DATAA
dataIn[5] => ShiftLeft0.IN32
dataIn[5] => left[5].DATAA
dataIn[6] => ShiftRight0.IN62
dataIn[6] => shiftedRight[6].DATAA
dataIn[6] => ShiftLeft0.IN31
dataIn[6] => left[6].DATAA
dataIn[7] => ShiftRight0.IN61
dataIn[7] => shiftedRight[7].DATAA
dataIn[7] => ShiftLeft0.IN30
dataIn[7] => left[7].DATAA
dataIn[8] => ShiftRight0.IN60
dataIn[8] => shiftedRight[8].DATAA
dataIn[8] => ShiftLeft0.IN29
dataIn[8] => left[8].DATAA
dataIn[9] => ShiftRight0.IN59
dataIn[9] => shiftedRight[9].DATAA
dataIn[9] => ShiftLeft0.IN28
dataIn[9] => left[9].DATAA
dataIn[10] => ShiftRight0.IN58
dataIn[10] => shiftedRight[10].DATAA
dataIn[10] => ShiftLeft0.IN27
dataIn[10] => left[10].DATAA
dataIn[11] => ShiftRight0.IN57
dataIn[11] => shiftedRight[11].DATAA
dataIn[11] => ShiftLeft0.IN26
dataIn[11] => left[11].DATAA
dataIn[12] => ShiftRight0.IN56
dataIn[12] => shiftedRight[12].DATAA
dataIn[12] => ShiftLeft0.IN25
dataIn[12] => left[12].DATAA
dataIn[13] => ShiftRight0.IN55
dataIn[13] => shiftedRight[13].DATAA
dataIn[13] => ShiftLeft0.IN24
dataIn[13] => left[13].DATAA
dataIn[14] => ShiftRight0.IN54
dataIn[14] => shiftedRight[14].DATAA
dataIn[14] => ShiftLeft0.IN23
dataIn[14] => left[14].DATAA
dataIn[15] => ShiftRight0.IN53
dataIn[15] => shiftedRight[15].DATAA
dataIn[15] => ShiftLeft0.IN22
dataIn[15] => left[15].DATAA
dataIn[16] => ShiftRight0.IN52
dataIn[16] => shiftedRight[16].DATAA
dataIn[16] => ShiftLeft0.IN21
dataIn[16] => left[16].DATAA
dataIn[17] => ShiftRight0.IN51
dataIn[17] => shiftedRight[17].DATAA
dataIn[17] => ShiftLeft0.IN20
dataIn[17] => left[17].DATAA
dataIn[18] => ShiftRight0.IN50
dataIn[18] => shiftedRight[18].DATAA
dataIn[18] => ShiftLeft0.IN19
dataIn[18] => left[18].DATAA
dataIn[19] => ShiftRight0.IN49
dataIn[19] => shiftedRight[19].DATAA
dataIn[19] => ShiftLeft0.IN18
dataIn[19] => left[19].DATAA
dataIn[20] => ShiftRight0.IN48
dataIn[20] => shiftedRight[20].DATAA
dataIn[20] => ShiftLeft0.IN17
dataIn[20] => left[20].DATAA
dataIn[21] => ShiftRight0.IN47
dataIn[21] => shiftedRight[21].DATAA
dataIn[21] => ShiftLeft0.IN16
dataIn[21] => left[21].DATAA
dataIn[22] => ShiftRight0.IN46
dataIn[22] => shiftedRight[22].DATAA
dataIn[22] => ShiftLeft0.IN15
dataIn[22] => left[22].DATAA
dataIn[23] => ShiftRight0.IN45
dataIn[23] => shiftedRight[23].DATAA
dataIn[23] => ShiftLeft0.IN14
dataIn[23] => left[23].DATAA
dataIn[24] => ShiftRight0.IN44
dataIn[24] => shiftedRight[24].DATAA
dataIn[24] => ShiftLeft0.IN13
dataIn[24] => left[24].DATAA
dataIn[25] => ShiftRight0.IN43
dataIn[25] => shiftedRight[25].DATAA
dataIn[25] => ShiftLeft0.IN12
dataIn[25] => left[25].DATAA
dataIn[26] => ShiftRight0.IN42
dataIn[26] => shiftedRight[26].DATAA
dataIn[26] => ShiftLeft0.IN11
dataIn[26] => left[26].DATAA
dataIn[27] => ShiftRight0.IN41
dataIn[27] => shiftedRight[27].DATAA
dataIn[27] => ShiftLeft0.IN10
dataIn[27] => left[27].DATAA
dataIn[28] => ShiftRight0.IN40
dataIn[28] => shiftedRight[28].DATAA
dataIn[28] => ShiftLeft0.IN9
dataIn[28] => left[28].DATAA
dataIn[29] => ShiftRight0.IN39
dataIn[29] => shiftedRight[29].DATAA
dataIn[29] => ShiftLeft0.IN8
dataIn[29] => left[29].DATAA
dataIn[30] => ShiftRight0.IN38
dataIn[30] => shiftedRight[30].DATAA
dataIn[30] => ShiftLeft0.IN7
dataIn[30] => left[30].DATAA
dataIn[31] => ShiftLeft0.IN1
dataIn[31] => left[31].DATAA
dataIn[31] => ShiftRight0.IN1
dataIn[31] => shiftedRight[31].DATAA
dataIn[31] => ShiftRight0.IN7
dataIn[31] => ShiftRight0.IN8
dataIn[31] => ShiftRight0.IN9
dataIn[31] => ShiftRight0.IN10
dataIn[31] => ShiftRight0.IN11
dataIn[31] => ShiftRight0.IN12
dataIn[31] => ShiftRight0.IN13
dataIn[31] => ShiftRight0.IN14
dataIn[31] => ShiftRight0.IN15
dataIn[31] => ShiftRight0.IN16
dataIn[31] => ShiftRight0.IN17
dataIn[31] => ShiftRight0.IN18
dataIn[31] => ShiftRight0.IN19
dataIn[31] => ShiftRight0.IN20
dataIn[31] => ShiftRight0.IN21
dataIn[31] => ShiftRight0.IN22
dataIn[31] => ShiftRight0.IN23
dataIn[31] => ShiftRight0.IN24
dataIn[31] => ShiftRight0.IN25
dataIn[31] => ShiftRight0.IN26
dataIn[31] => ShiftRight0.IN27
dataIn[31] => ShiftRight0.IN28
dataIn[31] => ShiftRight0.IN29
dataIn[31] => ShiftRight0.IN30
dataIn[31] => ShiftRight0.IN31
dataIn[31] => ShiftRight0.IN32
dataIn[31] => ShiftRight0.IN33
dataIn[31] => ShiftRight0.IN34
dataIn[31] => ShiftRight0.IN35
dataIn[31] => ShiftRight0.IN36
dataIn[31] => ShiftRight0.IN37
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
sel => left[31].OUTPUTSELECT
sel => left[30].OUTPUTSELECT
sel => left[29].OUTPUTSELECT
sel => left[28].OUTPUTSELECT
sel => left[27].OUTPUTSELECT
sel => left[26].OUTPUTSELECT
sel => left[25].OUTPUTSELECT
sel => left[24].OUTPUTSELECT
sel => left[23].OUTPUTSELECT
sel => left[22].OUTPUTSELECT
sel => left[21].OUTPUTSELECT
sel => left[20].OUTPUTSELECT
sel => left[19].OUTPUTSELECT
sel => left[18].OUTPUTSELECT
sel => left[17].OUTPUTSELECT
sel => left[16].OUTPUTSELECT
sel => left[15].OUTPUTSELECT
sel => left[14].OUTPUTSELECT
sel => left[13].OUTPUTSELECT
sel => left[12].OUTPUTSELECT
sel => left[11].OUTPUTSELECT
sel => left[10].OUTPUTSELECT
sel => left[9].OUTPUTSELECT
sel => left[8].OUTPUTSELECT
sel => left[7].OUTPUTSELECT
sel => left[6].OUTPUTSELECT
sel => left[5].OUTPUTSELECT
sel => left[4].OUTPUTSELECT
sel => left[3].OUTPUTSELECT
sel => left[2].OUTPUTSELECT
sel => left[1].OUTPUTSELECT
sel => left[0].OUTPUTSELECT
sel => shiftedRight[31].OUTPUTSELECT
sel => shiftedRight[30].OUTPUTSELECT
sel => shiftedRight[29].OUTPUTSELECT
sel => shiftedRight[28].OUTPUTSELECT
sel => shiftedRight[27].OUTPUTSELECT
sel => shiftedRight[26].OUTPUTSELECT
sel => shiftedRight[25].OUTPUTSELECT
sel => shiftedRight[24].OUTPUTSELECT
sel => shiftedRight[23].OUTPUTSELECT
sel => shiftedRight[22].OUTPUTSELECT
sel => shiftedRight[21].OUTPUTSELECT
sel => shiftedRight[20].OUTPUTSELECT
sel => shiftedRight[19].OUTPUTSELECT
sel => shiftedRight[18].OUTPUTSELECT
sel => shiftedRight[17].OUTPUTSELECT
sel => shiftedRight[16].OUTPUTSELECT
sel => shiftedRight[15].OUTPUTSELECT
sel => shiftedRight[14].OUTPUTSELECT
sel => shiftedRight[13].OUTPUTSELECT
sel => shiftedRight[12].OUTPUTSELECT
sel => shiftedRight[11].OUTPUTSELECT
sel => shiftedRight[10].OUTPUTSELECT
sel => shiftedRight[9].OUTPUTSELECT
sel => shiftedRight[8].OUTPUTSELECT
sel => shiftedRight[7].OUTPUTSELECT
sel => shiftedRight[6].OUTPUTSELECT
sel => shiftedRight[5].OUTPUTSELECT
sel => shiftedRight[4].OUTPUTSELECT
sel => shiftedRight[3].OUTPUTSELECT
sel => shiftedRight[2].OUTPUTSELECT
sel => shiftedRight[1].OUTPUTSELECT
sel => shiftedRight[0].OUTPUTSELECT
amt[0] => ShiftLeft0.IN6
amt[0] => ShiftRight0.IN6
amt[1] => ShiftLeft0.IN5
amt[1] => ShiftRight0.IN5
amt[2] => ShiftLeft0.IN4
amt[2] => ShiftRight0.IN4
amt[3] => ShiftLeft0.IN3
amt[3] => ShiftRight0.IN3
amt[4] => ShiftLeft0.IN2
amt[4] => ShiftRight0.IN2
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|barrelShifter:myShifter|shiftBlock:shift8
dataIn[0] => ShiftRight0.IN68
dataIn[0] => shiftedRight[0].DATAA
dataIn[0] => ShiftLeft0.IN37
dataIn[0] => left[0].DATAA
dataIn[1] => ShiftRight0.IN67
dataIn[1] => shiftedRight[1].DATAA
dataIn[1] => ShiftLeft0.IN36
dataIn[1] => left[1].DATAA
dataIn[2] => ShiftRight0.IN66
dataIn[2] => shiftedRight[2].DATAA
dataIn[2] => ShiftLeft0.IN35
dataIn[2] => left[2].DATAA
dataIn[3] => ShiftRight0.IN65
dataIn[3] => shiftedRight[3].DATAA
dataIn[3] => ShiftLeft0.IN34
dataIn[3] => left[3].DATAA
dataIn[4] => ShiftRight0.IN64
dataIn[4] => shiftedRight[4].DATAA
dataIn[4] => ShiftLeft0.IN33
dataIn[4] => left[4].DATAA
dataIn[5] => ShiftRight0.IN63
dataIn[5] => shiftedRight[5].DATAA
dataIn[5] => ShiftLeft0.IN32
dataIn[5] => left[5].DATAA
dataIn[6] => ShiftRight0.IN62
dataIn[6] => shiftedRight[6].DATAA
dataIn[6] => ShiftLeft0.IN31
dataIn[6] => left[6].DATAA
dataIn[7] => ShiftRight0.IN61
dataIn[7] => shiftedRight[7].DATAA
dataIn[7] => ShiftLeft0.IN30
dataIn[7] => left[7].DATAA
dataIn[8] => ShiftRight0.IN60
dataIn[8] => shiftedRight[8].DATAA
dataIn[8] => ShiftLeft0.IN29
dataIn[8] => left[8].DATAA
dataIn[9] => ShiftRight0.IN59
dataIn[9] => shiftedRight[9].DATAA
dataIn[9] => ShiftLeft0.IN28
dataIn[9] => left[9].DATAA
dataIn[10] => ShiftRight0.IN58
dataIn[10] => shiftedRight[10].DATAA
dataIn[10] => ShiftLeft0.IN27
dataIn[10] => left[10].DATAA
dataIn[11] => ShiftRight0.IN57
dataIn[11] => shiftedRight[11].DATAA
dataIn[11] => ShiftLeft0.IN26
dataIn[11] => left[11].DATAA
dataIn[12] => ShiftRight0.IN56
dataIn[12] => shiftedRight[12].DATAA
dataIn[12] => ShiftLeft0.IN25
dataIn[12] => left[12].DATAA
dataIn[13] => ShiftRight0.IN55
dataIn[13] => shiftedRight[13].DATAA
dataIn[13] => ShiftLeft0.IN24
dataIn[13] => left[13].DATAA
dataIn[14] => ShiftRight0.IN54
dataIn[14] => shiftedRight[14].DATAA
dataIn[14] => ShiftLeft0.IN23
dataIn[14] => left[14].DATAA
dataIn[15] => ShiftRight0.IN53
dataIn[15] => shiftedRight[15].DATAA
dataIn[15] => ShiftLeft0.IN22
dataIn[15] => left[15].DATAA
dataIn[16] => ShiftRight0.IN52
dataIn[16] => shiftedRight[16].DATAA
dataIn[16] => ShiftLeft0.IN21
dataIn[16] => left[16].DATAA
dataIn[17] => ShiftRight0.IN51
dataIn[17] => shiftedRight[17].DATAA
dataIn[17] => ShiftLeft0.IN20
dataIn[17] => left[17].DATAA
dataIn[18] => ShiftRight0.IN50
dataIn[18] => shiftedRight[18].DATAA
dataIn[18] => ShiftLeft0.IN19
dataIn[18] => left[18].DATAA
dataIn[19] => ShiftRight0.IN49
dataIn[19] => shiftedRight[19].DATAA
dataIn[19] => ShiftLeft0.IN18
dataIn[19] => left[19].DATAA
dataIn[20] => ShiftRight0.IN48
dataIn[20] => shiftedRight[20].DATAA
dataIn[20] => ShiftLeft0.IN17
dataIn[20] => left[20].DATAA
dataIn[21] => ShiftRight0.IN47
dataIn[21] => shiftedRight[21].DATAA
dataIn[21] => ShiftLeft0.IN16
dataIn[21] => left[21].DATAA
dataIn[22] => ShiftRight0.IN46
dataIn[22] => shiftedRight[22].DATAA
dataIn[22] => ShiftLeft0.IN15
dataIn[22] => left[22].DATAA
dataIn[23] => ShiftRight0.IN45
dataIn[23] => shiftedRight[23].DATAA
dataIn[23] => ShiftLeft0.IN14
dataIn[23] => left[23].DATAA
dataIn[24] => ShiftRight0.IN44
dataIn[24] => shiftedRight[24].DATAA
dataIn[24] => ShiftLeft0.IN13
dataIn[24] => left[24].DATAA
dataIn[25] => ShiftRight0.IN43
dataIn[25] => shiftedRight[25].DATAA
dataIn[25] => ShiftLeft0.IN12
dataIn[25] => left[25].DATAA
dataIn[26] => ShiftRight0.IN42
dataIn[26] => shiftedRight[26].DATAA
dataIn[26] => ShiftLeft0.IN11
dataIn[26] => left[26].DATAA
dataIn[27] => ShiftRight0.IN41
dataIn[27] => shiftedRight[27].DATAA
dataIn[27] => ShiftLeft0.IN10
dataIn[27] => left[27].DATAA
dataIn[28] => ShiftRight0.IN40
dataIn[28] => shiftedRight[28].DATAA
dataIn[28] => ShiftLeft0.IN9
dataIn[28] => left[28].DATAA
dataIn[29] => ShiftRight0.IN39
dataIn[29] => shiftedRight[29].DATAA
dataIn[29] => ShiftLeft0.IN8
dataIn[29] => left[29].DATAA
dataIn[30] => ShiftRight0.IN38
dataIn[30] => shiftedRight[30].DATAA
dataIn[30] => ShiftLeft0.IN7
dataIn[30] => left[30].DATAA
dataIn[31] => ShiftLeft0.IN1
dataIn[31] => left[31].DATAA
dataIn[31] => ShiftRight0.IN1
dataIn[31] => shiftedRight[31].DATAA
dataIn[31] => ShiftRight0.IN7
dataIn[31] => ShiftRight0.IN8
dataIn[31] => ShiftRight0.IN9
dataIn[31] => ShiftRight0.IN10
dataIn[31] => ShiftRight0.IN11
dataIn[31] => ShiftRight0.IN12
dataIn[31] => ShiftRight0.IN13
dataIn[31] => ShiftRight0.IN14
dataIn[31] => ShiftRight0.IN15
dataIn[31] => ShiftRight0.IN16
dataIn[31] => ShiftRight0.IN17
dataIn[31] => ShiftRight0.IN18
dataIn[31] => ShiftRight0.IN19
dataIn[31] => ShiftRight0.IN20
dataIn[31] => ShiftRight0.IN21
dataIn[31] => ShiftRight0.IN22
dataIn[31] => ShiftRight0.IN23
dataIn[31] => ShiftRight0.IN24
dataIn[31] => ShiftRight0.IN25
dataIn[31] => ShiftRight0.IN26
dataIn[31] => ShiftRight0.IN27
dataIn[31] => ShiftRight0.IN28
dataIn[31] => ShiftRight0.IN29
dataIn[31] => ShiftRight0.IN30
dataIn[31] => ShiftRight0.IN31
dataIn[31] => ShiftRight0.IN32
dataIn[31] => ShiftRight0.IN33
dataIn[31] => ShiftRight0.IN34
dataIn[31] => ShiftRight0.IN35
dataIn[31] => ShiftRight0.IN36
dataIn[31] => ShiftRight0.IN37
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
sel => left[31].OUTPUTSELECT
sel => left[30].OUTPUTSELECT
sel => left[29].OUTPUTSELECT
sel => left[28].OUTPUTSELECT
sel => left[27].OUTPUTSELECT
sel => left[26].OUTPUTSELECT
sel => left[25].OUTPUTSELECT
sel => left[24].OUTPUTSELECT
sel => left[23].OUTPUTSELECT
sel => left[22].OUTPUTSELECT
sel => left[21].OUTPUTSELECT
sel => left[20].OUTPUTSELECT
sel => left[19].OUTPUTSELECT
sel => left[18].OUTPUTSELECT
sel => left[17].OUTPUTSELECT
sel => left[16].OUTPUTSELECT
sel => left[15].OUTPUTSELECT
sel => left[14].OUTPUTSELECT
sel => left[13].OUTPUTSELECT
sel => left[12].OUTPUTSELECT
sel => left[11].OUTPUTSELECT
sel => left[10].OUTPUTSELECT
sel => left[9].OUTPUTSELECT
sel => left[8].OUTPUTSELECT
sel => left[7].OUTPUTSELECT
sel => left[6].OUTPUTSELECT
sel => left[5].OUTPUTSELECT
sel => left[4].OUTPUTSELECT
sel => left[3].OUTPUTSELECT
sel => left[2].OUTPUTSELECT
sel => left[1].OUTPUTSELECT
sel => left[0].OUTPUTSELECT
sel => shiftedRight[31].OUTPUTSELECT
sel => shiftedRight[30].OUTPUTSELECT
sel => shiftedRight[29].OUTPUTSELECT
sel => shiftedRight[28].OUTPUTSELECT
sel => shiftedRight[27].OUTPUTSELECT
sel => shiftedRight[26].OUTPUTSELECT
sel => shiftedRight[25].OUTPUTSELECT
sel => shiftedRight[24].OUTPUTSELECT
sel => shiftedRight[23].OUTPUTSELECT
sel => shiftedRight[22].OUTPUTSELECT
sel => shiftedRight[21].OUTPUTSELECT
sel => shiftedRight[20].OUTPUTSELECT
sel => shiftedRight[19].OUTPUTSELECT
sel => shiftedRight[18].OUTPUTSELECT
sel => shiftedRight[17].OUTPUTSELECT
sel => shiftedRight[16].OUTPUTSELECT
sel => shiftedRight[15].OUTPUTSELECT
sel => shiftedRight[14].OUTPUTSELECT
sel => shiftedRight[13].OUTPUTSELECT
sel => shiftedRight[12].OUTPUTSELECT
sel => shiftedRight[11].OUTPUTSELECT
sel => shiftedRight[10].OUTPUTSELECT
sel => shiftedRight[9].OUTPUTSELECT
sel => shiftedRight[8].OUTPUTSELECT
sel => shiftedRight[7].OUTPUTSELECT
sel => shiftedRight[6].OUTPUTSELECT
sel => shiftedRight[5].OUTPUTSELECT
sel => shiftedRight[4].OUTPUTSELECT
sel => shiftedRight[3].OUTPUTSELECT
sel => shiftedRight[2].OUTPUTSELECT
sel => shiftedRight[1].OUTPUTSELECT
sel => shiftedRight[0].OUTPUTSELECT
amt[0] => ShiftLeft0.IN6
amt[0] => ShiftRight0.IN6
amt[1] => ShiftLeft0.IN5
amt[1] => ShiftRight0.IN5
amt[2] => ShiftLeft0.IN4
amt[2] => ShiftRight0.IN4
amt[3] => ShiftLeft0.IN3
amt[3] => ShiftRight0.IN3
amt[4] => ShiftLeft0.IN2
amt[4] => ShiftRight0.IN2
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|barrelShifter:myShifter|shiftBlock:shift4
dataIn[0] => ShiftRight0.IN68
dataIn[0] => shiftedRight[0].DATAA
dataIn[0] => ShiftLeft0.IN37
dataIn[0] => left[0].DATAA
dataIn[1] => ShiftRight0.IN67
dataIn[1] => shiftedRight[1].DATAA
dataIn[1] => ShiftLeft0.IN36
dataIn[1] => left[1].DATAA
dataIn[2] => ShiftRight0.IN66
dataIn[2] => shiftedRight[2].DATAA
dataIn[2] => ShiftLeft0.IN35
dataIn[2] => left[2].DATAA
dataIn[3] => ShiftRight0.IN65
dataIn[3] => shiftedRight[3].DATAA
dataIn[3] => ShiftLeft0.IN34
dataIn[3] => left[3].DATAA
dataIn[4] => ShiftRight0.IN64
dataIn[4] => shiftedRight[4].DATAA
dataIn[4] => ShiftLeft0.IN33
dataIn[4] => left[4].DATAA
dataIn[5] => ShiftRight0.IN63
dataIn[5] => shiftedRight[5].DATAA
dataIn[5] => ShiftLeft0.IN32
dataIn[5] => left[5].DATAA
dataIn[6] => ShiftRight0.IN62
dataIn[6] => shiftedRight[6].DATAA
dataIn[6] => ShiftLeft0.IN31
dataIn[6] => left[6].DATAA
dataIn[7] => ShiftRight0.IN61
dataIn[7] => shiftedRight[7].DATAA
dataIn[7] => ShiftLeft0.IN30
dataIn[7] => left[7].DATAA
dataIn[8] => ShiftRight0.IN60
dataIn[8] => shiftedRight[8].DATAA
dataIn[8] => ShiftLeft0.IN29
dataIn[8] => left[8].DATAA
dataIn[9] => ShiftRight0.IN59
dataIn[9] => shiftedRight[9].DATAA
dataIn[9] => ShiftLeft0.IN28
dataIn[9] => left[9].DATAA
dataIn[10] => ShiftRight0.IN58
dataIn[10] => shiftedRight[10].DATAA
dataIn[10] => ShiftLeft0.IN27
dataIn[10] => left[10].DATAA
dataIn[11] => ShiftRight0.IN57
dataIn[11] => shiftedRight[11].DATAA
dataIn[11] => ShiftLeft0.IN26
dataIn[11] => left[11].DATAA
dataIn[12] => ShiftRight0.IN56
dataIn[12] => shiftedRight[12].DATAA
dataIn[12] => ShiftLeft0.IN25
dataIn[12] => left[12].DATAA
dataIn[13] => ShiftRight0.IN55
dataIn[13] => shiftedRight[13].DATAA
dataIn[13] => ShiftLeft0.IN24
dataIn[13] => left[13].DATAA
dataIn[14] => ShiftRight0.IN54
dataIn[14] => shiftedRight[14].DATAA
dataIn[14] => ShiftLeft0.IN23
dataIn[14] => left[14].DATAA
dataIn[15] => ShiftRight0.IN53
dataIn[15] => shiftedRight[15].DATAA
dataIn[15] => ShiftLeft0.IN22
dataIn[15] => left[15].DATAA
dataIn[16] => ShiftRight0.IN52
dataIn[16] => shiftedRight[16].DATAA
dataIn[16] => ShiftLeft0.IN21
dataIn[16] => left[16].DATAA
dataIn[17] => ShiftRight0.IN51
dataIn[17] => shiftedRight[17].DATAA
dataIn[17] => ShiftLeft0.IN20
dataIn[17] => left[17].DATAA
dataIn[18] => ShiftRight0.IN50
dataIn[18] => shiftedRight[18].DATAA
dataIn[18] => ShiftLeft0.IN19
dataIn[18] => left[18].DATAA
dataIn[19] => ShiftRight0.IN49
dataIn[19] => shiftedRight[19].DATAA
dataIn[19] => ShiftLeft0.IN18
dataIn[19] => left[19].DATAA
dataIn[20] => ShiftRight0.IN48
dataIn[20] => shiftedRight[20].DATAA
dataIn[20] => ShiftLeft0.IN17
dataIn[20] => left[20].DATAA
dataIn[21] => ShiftRight0.IN47
dataIn[21] => shiftedRight[21].DATAA
dataIn[21] => ShiftLeft0.IN16
dataIn[21] => left[21].DATAA
dataIn[22] => ShiftRight0.IN46
dataIn[22] => shiftedRight[22].DATAA
dataIn[22] => ShiftLeft0.IN15
dataIn[22] => left[22].DATAA
dataIn[23] => ShiftRight0.IN45
dataIn[23] => shiftedRight[23].DATAA
dataIn[23] => ShiftLeft0.IN14
dataIn[23] => left[23].DATAA
dataIn[24] => ShiftRight0.IN44
dataIn[24] => shiftedRight[24].DATAA
dataIn[24] => ShiftLeft0.IN13
dataIn[24] => left[24].DATAA
dataIn[25] => ShiftRight0.IN43
dataIn[25] => shiftedRight[25].DATAA
dataIn[25] => ShiftLeft0.IN12
dataIn[25] => left[25].DATAA
dataIn[26] => ShiftRight0.IN42
dataIn[26] => shiftedRight[26].DATAA
dataIn[26] => ShiftLeft0.IN11
dataIn[26] => left[26].DATAA
dataIn[27] => ShiftRight0.IN41
dataIn[27] => shiftedRight[27].DATAA
dataIn[27] => ShiftLeft0.IN10
dataIn[27] => left[27].DATAA
dataIn[28] => ShiftRight0.IN40
dataIn[28] => shiftedRight[28].DATAA
dataIn[28] => ShiftLeft0.IN9
dataIn[28] => left[28].DATAA
dataIn[29] => ShiftRight0.IN39
dataIn[29] => shiftedRight[29].DATAA
dataIn[29] => ShiftLeft0.IN8
dataIn[29] => left[29].DATAA
dataIn[30] => ShiftRight0.IN38
dataIn[30] => shiftedRight[30].DATAA
dataIn[30] => ShiftLeft0.IN7
dataIn[30] => left[30].DATAA
dataIn[31] => ShiftLeft0.IN1
dataIn[31] => left[31].DATAA
dataIn[31] => ShiftRight0.IN1
dataIn[31] => shiftedRight[31].DATAA
dataIn[31] => ShiftRight0.IN7
dataIn[31] => ShiftRight0.IN8
dataIn[31] => ShiftRight0.IN9
dataIn[31] => ShiftRight0.IN10
dataIn[31] => ShiftRight0.IN11
dataIn[31] => ShiftRight0.IN12
dataIn[31] => ShiftRight0.IN13
dataIn[31] => ShiftRight0.IN14
dataIn[31] => ShiftRight0.IN15
dataIn[31] => ShiftRight0.IN16
dataIn[31] => ShiftRight0.IN17
dataIn[31] => ShiftRight0.IN18
dataIn[31] => ShiftRight0.IN19
dataIn[31] => ShiftRight0.IN20
dataIn[31] => ShiftRight0.IN21
dataIn[31] => ShiftRight0.IN22
dataIn[31] => ShiftRight0.IN23
dataIn[31] => ShiftRight0.IN24
dataIn[31] => ShiftRight0.IN25
dataIn[31] => ShiftRight0.IN26
dataIn[31] => ShiftRight0.IN27
dataIn[31] => ShiftRight0.IN28
dataIn[31] => ShiftRight0.IN29
dataIn[31] => ShiftRight0.IN30
dataIn[31] => ShiftRight0.IN31
dataIn[31] => ShiftRight0.IN32
dataIn[31] => ShiftRight0.IN33
dataIn[31] => ShiftRight0.IN34
dataIn[31] => ShiftRight0.IN35
dataIn[31] => ShiftRight0.IN36
dataIn[31] => ShiftRight0.IN37
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
sel => left[31].OUTPUTSELECT
sel => left[30].OUTPUTSELECT
sel => left[29].OUTPUTSELECT
sel => left[28].OUTPUTSELECT
sel => left[27].OUTPUTSELECT
sel => left[26].OUTPUTSELECT
sel => left[25].OUTPUTSELECT
sel => left[24].OUTPUTSELECT
sel => left[23].OUTPUTSELECT
sel => left[22].OUTPUTSELECT
sel => left[21].OUTPUTSELECT
sel => left[20].OUTPUTSELECT
sel => left[19].OUTPUTSELECT
sel => left[18].OUTPUTSELECT
sel => left[17].OUTPUTSELECT
sel => left[16].OUTPUTSELECT
sel => left[15].OUTPUTSELECT
sel => left[14].OUTPUTSELECT
sel => left[13].OUTPUTSELECT
sel => left[12].OUTPUTSELECT
sel => left[11].OUTPUTSELECT
sel => left[10].OUTPUTSELECT
sel => left[9].OUTPUTSELECT
sel => left[8].OUTPUTSELECT
sel => left[7].OUTPUTSELECT
sel => left[6].OUTPUTSELECT
sel => left[5].OUTPUTSELECT
sel => left[4].OUTPUTSELECT
sel => left[3].OUTPUTSELECT
sel => left[2].OUTPUTSELECT
sel => left[1].OUTPUTSELECT
sel => left[0].OUTPUTSELECT
sel => shiftedRight[31].OUTPUTSELECT
sel => shiftedRight[30].OUTPUTSELECT
sel => shiftedRight[29].OUTPUTSELECT
sel => shiftedRight[28].OUTPUTSELECT
sel => shiftedRight[27].OUTPUTSELECT
sel => shiftedRight[26].OUTPUTSELECT
sel => shiftedRight[25].OUTPUTSELECT
sel => shiftedRight[24].OUTPUTSELECT
sel => shiftedRight[23].OUTPUTSELECT
sel => shiftedRight[22].OUTPUTSELECT
sel => shiftedRight[21].OUTPUTSELECT
sel => shiftedRight[20].OUTPUTSELECT
sel => shiftedRight[19].OUTPUTSELECT
sel => shiftedRight[18].OUTPUTSELECT
sel => shiftedRight[17].OUTPUTSELECT
sel => shiftedRight[16].OUTPUTSELECT
sel => shiftedRight[15].OUTPUTSELECT
sel => shiftedRight[14].OUTPUTSELECT
sel => shiftedRight[13].OUTPUTSELECT
sel => shiftedRight[12].OUTPUTSELECT
sel => shiftedRight[11].OUTPUTSELECT
sel => shiftedRight[10].OUTPUTSELECT
sel => shiftedRight[9].OUTPUTSELECT
sel => shiftedRight[8].OUTPUTSELECT
sel => shiftedRight[7].OUTPUTSELECT
sel => shiftedRight[6].OUTPUTSELECT
sel => shiftedRight[5].OUTPUTSELECT
sel => shiftedRight[4].OUTPUTSELECT
sel => shiftedRight[3].OUTPUTSELECT
sel => shiftedRight[2].OUTPUTSELECT
sel => shiftedRight[1].OUTPUTSELECT
sel => shiftedRight[0].OUTPUTSELECT
amt[0] => ShiftLeft0.IN6
amt[0] => ShiftRight0.IN6
amt[1] => ShiftLeft0.IN5
amt[1] => ShiftRight0.IN5
amt[2] => ShiftLeft0.IN4
amt[2] => ShiftRight0.IN4
amt[3] => ShiftLeft0.IN3
amt[3] => ShiftRight0.IN3
amt[4] => ShiftLeft0.IN2
amt[4] => ShiftRight0.IN2
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|barrelShifter:myShifter|shiftBlock:shift2
dataIn[0] => ShiftRight0.IN68
dataIn[0] => shiftedRight[0].DATAA
dataIn[0] => ShiftLeft0.IN37
dataIn[0] => left[0].DATAA
dataIn[1] => ShiftRight0.IN67
dataIn[1] => shiftedRight[1].DATAA
dataIn[1] => ShiftLeft0.IN36
dataIn[1] => left[1].DATAA
dataIn[2] => ShiftRight0.IN66
dataIn[2] => shiftedRight[2].DATAA
dataIn[2] => ShiftLeft0.IN35
dataIn[2] => left[2].DATAA
dataIn[3] => ShiftRight0.IN65
dataIn[3] => shiftedRight[3].DATAA
dataIn[3] => ShiftLeft0.IN34
dataIn[3] => left[3].DATAA
dataIn[4] => ShiftRight0.IN64
dataIn[4] => shiftedRight[4].DATAA
dataIn[4] => ShiftLeft0.IN33
dataIn[4] => left[4].DATAA
dataIn[5] => ShiftRight0.IN63
dataIn[5] => shiftedRight[5].DATAA
dataIn[5] => ShiftLeft0.IN32
dataIn[5] => left[5].DATAA
dataIn[6] => ShiftRight0.IN62
dataIn[6] => shiftedRight[6].DATAA
dataIn[6] => ShiftLeft0.IN31
dataIn[6] => left[6].DATAA
dataIn[7] => ShiftRight0.IN61
dataIn[7] => shiftedRight[7].DATAA
dataIn[7] => ShiftLeft0.IN30
dataIn[7] => left[7].DATAA
dataIn[8] => ShiftRight0.IN60
dataIn[8] => shiftedRight[8].DATAA
dataIn[8] => ShiftLeft0.IN29
dataIn[8] => left[8].DATAA
dataIn[9] => ShiftRight0.IN59
dataIn[9] => shiftedRight[9].DATAA
dataIn[9] => ShiftLeft0.IN28
dataIn[9] => left[9].DATAA
dataIn[10] => ShiftRight0.IN58
dataIn[10] => shiftedRight[10].DATAA
dataIn[10] => ShiftLeft0.IN27
dataIn[10] => left[10].DATAA
dataIn[11] => ShiftRight0.IN57
dataIn[11] => shiftedRight[11].DATAA
dataIn[11] => ShiftLeft0.IN26
dataIn[11] => left[11].DATAA
dataIn[12] => ShiftRight0.IN56
dataIn[12] => shiftedRight[12].DATAA
dataIn[12] => ShiftLeft0.IN25
dataIn[12] => left[12].DATAA
dataIn[13] => ShiftRight0.IN55
dataIn[13] => shiftedRight[13].DATAA
dataIn[13] => ShiftLeft0.IN24
dataIn[13] => left[13].DATAA
dataIn[14] => ShiftRight0.IN54
dataIn[14] => shiftedRight[14].DATAA
dataIn[14] => ShiftLeft0.IN23
dataIn[14] => left[14].DATAA
dataIn[15] => ShiftRight0.IN53
dataIn[15] => shiftedRight[15].DATAA
dataIn[15] => ShiftLeft0.IN22
dataIn[15] => left[15].DATAA
dataIn[16] => ShiftRight0.IN52
dataIn[16] => shiftedRight[16].DATAA
dataIn[16] => ShiftLeft0.IN21
dataIn[16] => left[16].DATAA
dataIn[17] => ShiftRight0.IN51
dataIn[17] => shiftedRight[17].DATAA
dataIn[17] => ShiftLeft0.IN20
dataIn[17] => left[17].DATAA
dataIn[18] => ShiftRight0.IN50
dataIn[18] => shiftedRight[18].DATAA
dataIn[18] => ShiftLeft0.IN19
dataIn[18] => left[18].DATAA
dataIn[19] => ShiftRight0.IN49
dataIn[19] => shiftedRight[19].DATAA
dataIn[19] => ShiftLeft0.IN18
dataIn[19] => left[19].DATAA
dataIn[20] => ShiftRight0.IN48
dataIn[20] => shiftedRight[20].DATAA
dataIn[20] => ShiftLeft0.IN17
dataIn[20] => left[20].DATAA
dataIn[21] => ShiftRight0.IN47
dataIn[21] => shiftedRight[21].DATAA
dataIn[21] => ShiftLeft0.IN16
dataIn[21] => left[21].DATAA
dataIn[22] => ShiftRight0.IN46
dataIn[22] => shiftedRight[22].DATAA
dataIn[22] => ShiftLeft0.IN15
dataIn[22] => left[22].DATAA
dataIn[23] => ShiftRight0.IN45
dataIn[23] => shiftedRight[23].DATAA
dataIn[23] => ShiftLeft0.IN14
dataIn[23] => left[23].DATAA
dataIn[24] => ShiftRight0.IN44
dataIn[24] => shiftedRight[24].DATAA
dataIn[24] => ShiftLeft0.IN13
dataIn[24] => left[24].DATAA
dataIn[25] => ShiftRight0.IN43
dataIn[25] => shiftedRight[25].DATAA
dataIn[25] => ShiftLeft0.IN12
dataIn[25] => left[25].DATAA
dataIn[26] => ShiftRight0.IN42
dataIn[26] => shiftedRight[26].DATAA
dataIn[26] => ShiftLeft0.IN11
dataIn[26] => left[26].DATAA
dataIn[27] => ShiftRight0.IN41
dataIn[27] => shiftedRight[27].DATAA
dataIn[27] => ShiftLeft0.IN10
dataIn[27] => left[27].DATAA
dataIn[28] => ShiftRight0.IN40
dataIn[28] => shiftedRight[28].DATAA
dataIn[28] => ShiftLeft0.IN9
dataIn[28] => left[28].DATAA
dataIn[29] => ShiftRight0.IN39
dataIn[29] => shiftedRight[29].DATAA
dataIn[29] => ShiftLeft0.IN8
dataIn[29] => left[29].DATAA
dataIn[30] => ShiftRight0.IN38
dataIn[30] => shiftedRight[30].DATAA
dataIn[30] => ShiftLeft0.IN7
dataIn[30] => left[30].DATAA
dataIn[31] => ShiftLeft0.IN1
dataIn[31] => left[31].DATAA
dataIn[31] => ShiftRight0.IN1
dataIn[31] => shiftedRight[31].DATAA
dataIn[31] => ShiftRight0.IN7
dataIn[31] => ShiftRight0.IN8
dataIn[31] => ShiftRight0.IN9
dataIn[31] => ShiftRight0.IN10
dataIn[31] => ShiftRight0.IN11
dataIn[31] => ShiftRight0.IN12
dataIn[31] => ShiftRight0.IN13
dataIn[31] => ShiftRight0.IN14
dataIn[31] => ShiftRight0.IN15
dataIn[31] => ShiftRight0.IN16
dataIn[31] => ShiftRight0.IN17
dataIn[31] => ShiftRight0.IN18
dataIn[31] => ShiftRight0.IN19
dataIn[31] => ShiftRight0.IN20
dataIn[31] => ShiftRight0.IN21
dataIn[31] => ShiftRight0.IN22
dataIn[31] => ShiftRight0.IN23
dataIn[31] => ShiftRight0.IN24
dataIn[31] => ShiftRight0.IN25
dataIn[31] => ShiftRight0.IN26
dataIn[31] => ShiftRight0.IN27
dataIn[31] => ShiftRight0.IN28
dataIn[31] => ShiftRight0.IN29
dataIn[31] => ShiftRight0.IN30
dataIn[31] => ShiftRight0.IN31
dataIn[31] => ShiftRight0.IN32
dataIn[31] => ShiftRight0.IN33
dataIn[31] => ShiftRight0.IN34
dataIn[31] => ShiftRight0.IN35
dataIn[31] => ShiftRight0.IN36
dataIn[31] => ShiftRight0.IN37
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
sel => left[31].OUTPUTSELECT
sel => left[30].OUTPUTSELECT
sel => left[29].OUTPUTSELECT
sel => left[28].OUTPUTSELECT
sel => left[27].OUTPUTSELECT
sel => left[26].OUTPUTSELECT
sel => left[25].OUTPUTSELECT
sel => left[24].OUTPUTSELECT
sel => left[23].OUTPUTSELECT
sel => left[22].OUTPUTSELECT
sel => left[21].OUTPUTSELECT
sel => left[20].OUTPUTSELECT
sel => left[19].OUTPUTSELECT
sel => left[18].OUTPUTSELECT
sel => left[17].OUTPUTSELECT
sel => left[16].OUTPUTSELECT
sel => left[15].OUTPUTSELECT
sel => left[14].OUTPUTSELECT
sel => left[13].OUTPUTSELECT
sel => left[12].OUTPUTSELECT
sel => left[11].OUTPUTSELECT
sel => left[10].OUTPUTSELECT
sel => left[9].OUTPUTSELECT
sel => left[8].OUTPUTSELECT
sel => left[7].OUTPUTSELECT
sel => left[6].OUTPUTSELECT
sel => left[5].OUTPUTSELECT
sel => left[4].OUTPUTSELECT
sel => left[3].OUTPUTSELECT
sel => left[2].OUTPUTSELECT
sel => left[1].OUTPUTSELECT
sel => left[0].OUTPUTSELECT
sel => shiftedRight[31].OUTPUTSELECT
sel => shiftedRight[30].OUTPUTSELECT
sel => shiftedRight[29].OUTPUTSELECT
sel => shiftedRight[28].OUTPUTSELECT
sel => shiftedRight[27].OUTPUTSELECT
sel => shiftedRight[26].OUTPUTSELECT
sel => shiftedRight[25].OUTPUTSELECT
sel => shiftedRight[24].OUTPUTSELECT
sel => shiftedRight[23].OUTPUTSELECT
sel => shiftedRight[22].OUTPUTSELECT
sel => shiftedRight[21].OUTPUTSELECT
sel => shiftedRight[20].OUTPUTSELECT
sel => shiftedRight[19].OUTPUTSELECT
sel => shiftedRight[18].OUTPUTSELECT
sel => shiftedRight[17].OUTPUTSELECT
sel => shiftedRight[16].OUTPUTSELECT
sel => shiftedRight[15].OUTPUTSELECT
sel => shiftedRight[14].OUTPUTSELECT
sel => shiftedRight[13].OUTPUTSELECT
sel => shiftedRight[12].OUTPUTSELECT
sel => shiftedRight[11].OUTPUTSELECT
sel => shiftedRight[10].OUTPUTSELECT
sel => shiftedRight[9].OUTPUTSELECT
sel => shiftedRight[8].OUTPUTSELECT
sel => shiftedRight[7].OUTPUTSELECT
sel => shiftedRight[6].OUTPUTSELECT
sel => shiftedRight[5].OUTPUTSELECT
sel => shiftedRight[4].OUTPUTSELECT
sel => shiftedRight[3].OUTPUTSELECT
sel => shiftedRight[2].OUTPUTSELECT
sel => shiftedRight[1].OUTPUTSELECT
sel => shiftedRight[0].OUTPUTSELECT
amt[0] => ShiftLeft0.IN6
amt[0] => ShiftRight0.IN6
amt[1] => ShiftLeft0.IN5
amt[1] => ShiftRight0.IN5
amt[2] => ShiftLeft0.IN4
amt[2] => ShiftRight0.IN4
amt[3] => ShiftLeft0.IN3
amt[3] => ShiftRight0.IN3
amt[4] => ShiftLeft0.IN2
amt[4] => ShiftRight0.IN2
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|barrelShifter:myShifter|shiftBlock:shift1
dataIn[0] => ShiftRight0.IN68
dataIn[0] => shiftedRight[0].DATAA
dataIn[0] => ShiftLeft0.IN37
dataIn[0] => left[0].DATAA
dataIn[1] => ShiftRight0.IN67
dataIn[1] => shiftedRight[1].DATAA
dataIn[1] => ShiftLeft0.IN36
dataIn[1] => left[1].DATAA
dataIn[2] => ShiftRight0.IN66
dataIn[2] => shiftedRight[2].DATAA
dataIn[2] => ShiftLeft0.IN35
dataIn[2] => left[2].DATAA
dataIn[3] => ShiftRight0.IN65
dataIn[3] => shiftedRight[3].DATAA
dataIn[3] => ShiftLeft0.IN34
dataIn[3] => left[3].DATAA
dataIn[4] => ShiftRight0.IN64
dataIn[4] => shiftedRight[4].DATAA
dataIn[4] => ShiftLeft0.IN33
dataIn[4] => left[4].DATAA
dataIn[5] => ShiftRight0.IN63
dataIn[5] => shiftedRight[5].DATAA
dataIn[5] => ShiftLeft0.IN32
dataIn[5] => left[5].DATAA
dataIn[6] => ShiftRight0.IN62
dataIn[6] => shiftedRight[6].DATAA
dataIn[6] => ShiftLeft0.IN31
dataIn[6] => left[6].DATAA
dataIn[7] => ShiftRight0.IN61
dataIn[7] => shiftedRight[7].DATAA
dataIn[7] => ShiftLeft0.IN30
dataIn[7] => left[7].DATAA
dataIn[8] => ShiftRight0.IN60
dataIn[8] => shiftedRight[8].DATAA
dataIn[8] => ShiftLeft0.IN29
dataIn[8] => left[8].DATAA
dataIn[9] => ShiftRight0.IN59
dataIn[9] => shiftedRight[9].DATAA
dataIn[9] => ShiftLeft0.IN28
dataIn[9] => left[9].DATAA
dataIn[10] => ShiftRight0.IN58
dataIn[10] => shiftedRight[10].DATAA
dataIn[10] => ShiftLeft0.IN27
dataIn[10] => left[10].DATAA
dataIn[11] => ShiftRight0.IN57
dataIn[11] => shiftedRight[11].DATAA
dataIn[11] => ShiftLeft0.IN26
dataIn[11] => left[11].DATAA
dataIn[12] => ShiftRight0.IN56
dataIn[12] => shiftedRight[12].DATAA
dataIn[12] => ShiftLeft0.IN25
dataIn[12] => left[12].DATAA
dataIn[13] => ShiftRight0.IN55
dataIn[13] => shiftedRight[13].DATAA
dataIn[13] => ShiftLeft0.IN24
dataIn[13] => left[13].DATAA
dataIn[14] => ShiftRight0.IN54
dataIn[14] => shiftedRight[14].DATAA
dataIn[14] => ShiftLeft0.IN23
dataIn[14] => left[14].DATAA
dataIn[15] => ShiftRight0.IN53
dataIn[15] => shiftedRight[15].DATAA
dataIn[15] => ShiftLeft0.IN22
dataIn[15] => left[15].DATAA
dataIn[16] => ShiftRight0.IN52
dataIn[16] => shiftedRight[16].DATAA
dataIn[16] => ShiftLeft0.IN21
dataIn[16] => left[16].DATAA
dataIn[17] => ShiftRight0.IN51
dataIn[17] => shiftedRight[17].DATAA
dataIn[17] => ShiftLeft0.IN20
dataIn[17] => left[17].DATAA
dataIn[18] => ShiftRight0.IN50
dataIn[18] => shiftedRight[18].DATAA
dataIn[18] => ShiftLeft0.IN19
dataIn[18] => left[18].DATAA
dataIn[19] => ShiftRight0.IN49
dataIn[19] => shiftedRight[19].DATAA
dataIn[19] => ShiftLeft0.IN18
dataIn[19] => left[19].DATAA
dataIn[20] => ShiftRight0.IN48
dataIn[20] => shiftedRight[20].DATAA
dataIn[20] => ShiftLeft0.IN17
dataIn[20] => left[20].DATAA
dataIn[21] => ShiftRight0.IN47
dataIn[21] => shiftedRight[21].DATAA
dataIn[21] => ShiftLeft0.IN16
dataIn[21] => left[21].DATAA
dataIn[22] => ShiftRight0.IN46
dataIn[22] => shiftedRight[22].DATAA
dataIn[22] => ShiftLeft0.IN15
dataIn[22] => left[22].DATAA
dataIn[23] => ShiftRight0.IN45
dataIn[23] => shiftedRight[23].DATAA
dataIn[23] => ShiftLeft0.IN14
dataIn[23] => left[23].DATAA
dataIn[24] => ShiftRight0.IN44
dataIn[24] => shiftedRight[24].DATAA
dataIn[24] => ShiftLeft0.IN13
dataIn[24] => left[24].DATAA
dataIn[25] => ShiftRight0.IN43
dataIn[25] => shiftedRight[25].DATAA
dataIn[25] => ShiftLeft0.IN12
dataIn[25] => left[25].DATAA
dataIn[26] => ShiftRight0.IN42
dataIn[26] => shiftedRight[26].DATAA
dataIn[26] => ShiftLeft0.IN11
dataIn[26] => left[26].DATAA
dataIn[27] => ShiftRight0.IN41
dataIn[27] => shiftedRight[27].DATAA
dataIn[27] => ShiftLeft0.IN10
dataIn[27] => left[27].DATAA
dataIn[28] => ShiftRight0.IN40
dataIn[28] => shiftedRight[28].DATAA
dataIn[28] => ShiftLeft0.IN9
dataIn[28] => left[28].DATAA
dataIn[29] => ShiftRight0.IN39
dataIn[29] => shiftedRight[29].DATAA
dataIn[29] => ShiftLeft0.IN8
dataIn[29] => left[29].DATAA
dataIn[30] => ShiftRight0.IN38
dataIn[30] => shiftedRight[30].DATAA
dataIn[30] => ShiftLeft0.IN7
dataIn[30] => left[30].DATAA
dataIn[31] => ShiftLeft0.IN1
dataIn[31] => left[31].DATAA
dataIn[31] => ShiftRight0.IN1
dataIn[31] => shiftedRight[31].DATAA
dataIn[31] => ShiftRight0.IN7
dataIn[31] => ShiftRight0.IN8
dataIn[31] => ShiftRight0.IN9
dataIn[31] => ShiftRight0.IN10
dataIn[31] => ShiftRight0.IN11
dataIn[31] => ShiftRight0.IN12
dataIn[31] => ShiftRight0.IN13
dataIn[31] => ShiftRight0.IN14
dataIn[31] => ShiftRight0.IN15
dataIn[31] => ShiftRight0.IN16
dataIn[31] => ShiftRight0.IN17
dataIn[31] => ShiftRight0.IN18
dataIn[31] => ShiftRight0.IN19
dataIn[31] => ShiftRight0.IN20
dataIn[31] => ShiftRight0.IN21
dataIn[31] => ShiftRight0.IN22
dataIn[31] => ShiftRight0.IN23
dataIn[31] => ShiftRight0.IN24
dataIn[31] => ShiftRight0.IN25
dataIn[31] => ShiftRight0.IN26
dataIn[31] => ShiftRight0.IN27
dataIn[31] => ShiftRight0.IN28
dataIn[31] => ShiftRight0.IN29
dataIn[31] => ShiftRight0.IN30
dataIn[31] => ShiftRight0.IN31
dataIn[31] => ShiftRight0.IN32
dataIn[31] => ShiftRight0.IN33
dataIn[31] => ShiftRight0.IN34
dataIn[31] => ShiftRight0.IN35
dataIn[31] => ShiftRight0.IN36
dataIn[31] => ShiftRight0.IN37
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
mode => out.OUTPUTSELECT
sel => left[31].OUTPUTSELECT
sel => left[30].OUTPUTSELECT
sel => left[29].OUTPUTSELECT
sel => left[28].OUTPUTSELECT
sel => left[27].OUTPUTSELECT
sel => left[26].OUTPUTSELECT
sel => left[25].OUTPUTSELECT
sel => left[24].OUTPUTSELECT
sel => left[23].OUTPUTSELECT
sel => left[22].OUTPUTSELECT
sel => left[21].OUTPUTSELECT
sel => left[20].OUTPUTSELECT
sel => left[19].OUTPUTSELECT
sel => left[18].OUTPUTSELECT
sel => left[17].OUTPUTSELECT
sel => left[16].OUTPUTSELECT
sel => left[15].OUTPUTSELECT
sel => left[14].OUTPUTSELECT
sel => left[13].OUTPUTSELECT
sel => left[12].OUTPUTSELECT
sel => left[11].OUTPUTSELECT
sel => left[10].OUTPUTSELECT
sel => left[9].OUTPUTSELECT
sel => left[8].OUTPUTSELECT
sel => left[7].OUTPUTSELECT
sel => left[6].OUTPUTSELECT
sel => left[5].OUTPUTSELECT
sel => left[4].OUTPUTSELECT
sel => left[3].OUTPUTSELECT
sel => left[2].OUTPUTSELECT
sel => left[1].OUTPUTSELECT
sel => left[0].OUTPUTSELECT
sel => shiftedRight[31].OUTPUTSELECT
sel => shiftedRight[30].OUTPUTSELECT
sel => shiftedRight[29].OUTPUTSELECT
sel => shiftedRight[28].OUTPUTSELECT
sel => shiftedRight[27].OUTPUTSELECT
sel => shiftedRight[26].OUTPUTSELECT
sel => shiftedRight[25].OUTPUTSELECT
sel => shiftedRight[24].OUTPUTSELECT
sel => shiftedRight[23].OUTPUTSELECT
sel => shiftedRight[22].OUTPUTSELECT
sel => shiftedRight[21].OUTPUTSELECT
sel => shiftedRight[20].OUTPUTSELECT
sel => shiftedRight[19].OUTPUTSELECT
sel => shiftedRight[18].OUTPUTSELECT
sel => shiftedRight[17].OUTPUTSELECT
sel => shiftedRight[16].OUTPUTSELECT
sel => shiftedRight[15].OUTPUTSELECT
sel => shiftedRight[14].OUTPUTSELECT
sel => shiftedRight[13].OUTPUTSELECT
sel => shiftedRight[12].OUTPUTSELECT
sel => shiftedRight[11].OUTPUTSELECT
sel => shiftedRight[10].OUTPUTSELECT
sel => shiftedRight[9].OUTPUTSELECT
sel => shiftedRight[8].OUTPUTSELECT
sel => shiftedRight[7].OUTPUTSELECT
sel => shiftedRight[6].OUTPUTSELECT
sel => shiftedRight[5].OUTPUTSELECT
sel => shiftedRight[4].OUTPUTSELECT
sel => shiftedRight[3].OUTPUTSELECT
sel => shiftedRight[2].OUTPUTSELECT
sel => shiftedRight[1].OUTPUTSELECT
sel => shiftedRight[0].OUTPUTSELECT
amt[0] => ShiftLeft0.IN6
amt[0] => ShiftRight0.IN6
amt[1] => ShiftLeft0.IN5
amt[1] => ShiftRight0.IN5
amt[2] => ShiftLeft0.IN4
amt[2] => ShiftRight0.IN4
amt[3] => ShiftLeft0.IN3
amt[3] => ShiftRight0.IN3
amt[4] => ShiftLeft0.IN2
amt[4] => ShiftRight0.IN2
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|eightOneMux:outputMX
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in5[16] => in5[16].IN1
in5[17] => in5[17].IN1
in5[18] => in5[18].IN1
in5[19] => in5[19].IN1
in5[20] => in5[20].IN1
in5[21] => in5[21].IN1
in5[22] => in5[22].IN1
in5[23] => in5[23].IN1
in5[24] => in5[24].IN1
in5[25] => in5[25].IN1
in5[26] => in5[26].IN1
in5[27] => in5[27].IN1
in5[28] => in5[28].IN1
in5[29] => in5[29].IN1
in5[30] => in5[30].IN1
in5[31] => in5[31].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in6[16] => in6[16].IN1
in6[17] => in6[17].IN1
in6[18] => in6[18].IN1
in6[19] => in6[19].IN1
in6[20] => in6[20].IN1
in6[21] => in6[21].IN1
in6[22] => in6[22].IN1
in6[23] => in6[23].IN1
in6[24] => in6[24].IN1
in6[25] => in6[25].IN1
in6[26] => in6[26].IN1
in6[27] => in6[27].IN1
in6[28] => in6[28].IN1
in6[29] => in6[29].IN1
in6[30] => in6[30].IN1
in6[31] => in6[31].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1
in7[16] => in7[16].IN1
in7[17] => in7[17].IN1
in7[18] => in7[18].IN1
in7[19] => in7[19].IN1
in7[20] => in7[20].IN1
in7[21] => in7[21].IN1
in7[22] => in7[22].IN1
in7[23] => in7[23].IN1
in7[24] => in7[24].IN1
in7[25] => in7[25].IN1
in7[26] => in7[26].IN1
in7[27] => in7[27].IN1
in7[28] => in7[28].IN1
in7[29] => in7[29].IN1
in7[30] => in7[30].IN1
in7[31] => in7[31].IN1
in8[0] => in8[0].IN1
in8[1] => in8[1].IN1
in8[2] => in8[2].IN1
in8[3] => in8[3].IN1
in8[4] => in8[4].IN1
in8[5] => in8[5].IN1
in8[6] => in8[6].IN1
in8[7] => in8[7].IN1
in8[8] => in8[8].IN1
in8[9] => in8[9].IN1
in8[10] => in8[10].IN1
in8[11] => in8[11].IN1
in8[12] => in8[12].IN1
in8[13] => in8[13].IN1
in8[14] => in8[14].IN1
in8[15] => in8[15].IN1
in8[16] => in8[16].IN1
in8[17] => in8[17].IN1
in8[18] => in8[18].IN1
in8[19] => in8[19].IN1
in8[20] => in8[20].IN1
in8[21] => in8[21].IN1
in8[22] => in8[22].IN1
in8[23] => in8[23].IN1
in8[24] => in8[24].IN1
in8[25] => in8[25].IN1
in8[26] => in8[26].IN1
in8[27] => in8[27].IN1
in8[28] => in8[28].IN1
in8[29] => in8[29].IN1
in8[30] => in8[30].IN1
in8[31] => in8[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
out[0] <= twoOneMux:finalOne.port3
out[1] <= twoOneMux:finalOne.port3
out[2] <= twoOneMux:finalOne.port3
out[3] <= twoOneMux:finalOne.port3
out[4] <= twoOneMux:finalOne.port3
out[5] <= twoOneMux:finalOne.port3
out[6] <= twoOneMux:finalOne.port3
out[7] <= twoOneMux:finalOne.port3
out[8] <= twoOneMux:finalOne.port3
out[9] <= twoOneMux:finalOne.port3
out[10] <= twoOneMux:finalOne.port3
out[11] <= twoOneMux:finalOne.port3
out[12] <= twoOneMux:finalOne.port3
out[13] <= twoOneMux:finalOne.port3
out[14] <= twoOneMux:finalOne.port3
out[15] <= twoOneMux:finalOne.port3
out[16] <= twoOneMux:finalOne.port3
out[17] <= twoOneMux:finalOne.port3
out[18] <= twoOneMux:finalOne.port3
out[19] <= twoOneMux:finalOne.port3
out[20] <= twoOneMux:finalOne.port3
out[21] <= twoOneMux:finalOne.port3
out[22] <= twoOneMux:finalOne.port3
out[23] <= twoOneMux:finalOne.port3
out[24] <= twoOneMux:finalOne.port3
out[25] <= twoOneMux:finalOne.port3
out[26] <= twoOneMux:finalOne.port3
out[27] <= twoOneMux:finalOne.port3
out[28] <= twoOneMux:finalOne.port3
out[29] <= twoOneMux:finalOne.port3
out[30] <= twoOneMux:finalOne.port3
out[31] <= twoOneMux:finalOne.port3


|processor|ALU:myALU|eightOneMux:outputMX|fourOneMux:layer1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|ALU:myALU|eightOneMux:outputMX|fourOneMux:layer1|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|eightOneMux:outputMX|fourOneMux:layer1|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|eightOneMux:outputMX|fourOneMux:layer1|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|eightOneMux:outputMX|fourOneMux:layer2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|ALU:myALU|eightOneMux:outputMX|fourOneMux:layer2|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|eightOneMux:outputMX|fourOneMux:layer2|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|eightOneMux:outputMX|fourOneMux:layer2|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:myALU|eightOneMux:outputMX|twoOneMux:finalOne
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput
clock => clock.IN4
reset => reset.IN6
start => start.IN1
inleft => pulses[0].IN1
inright => pulses[1].IN1
inshoot => shootWriteEnable.IN0
inshoot => nextShot.IN1
instop => pulses[2].IN1
speedData[0] <= Register32:latchButton.port4
speedData[1] <= Register32:latchButton.port4
speedData[2] <= Register32:latchButton.port4
speedData[3] <= Register32:latchButton.port4
speedData[4] <= Register32:latchButton.port4
speedData[5] <= Register32:latchButton.port4
speedData[6] <= Register32:latchButton.port4
speedData[7] <= Register32:latchButton.port4
speedData[8] <= Register32:latchButton.port4
speedData[9] <= Register32:latchButton.port4
speedData[10] <= Register32:latchButton.port4
speedData[11] <= Register32:latchButton.port4
speedData[12] <= Register32:latchButton.port4
speedData[13] <= Register32:latchButton.port4
speedData[14] <= Register32:latchButton.port4
speedData[15] <= Register32:latchButton.port4
speedData[16] <= Register32:latchButton.port4
speedData[17] <= Register32:latchButton.port4
speedData[18] <= Register32:latchButton.port4
speedData[19] <= Register32:latchButton.port4
speedData[20] <= Register32:latchButton.port4
speedData[21] <= Register32:latchButton.port4
speedData[22] <= Register32:latchButton.port4
speedData[23] <= Register32:latchButton.port4
speedData[24] <= Register32:latchButton.port4
speedData[25] <= Register32:latchButton.port4
speedData[26] <= Register32:latchButton.port4
speedData[27] <= Register32:latchButton.port4
speedData[28] <= Register32:latchButton.port4
speedData[29] <= Register32:latchButton.port4
speedData[30] <= Register32:latchButton.port4
speedData[31] <= Register32:latchButton.port4
shootData <= myDFFE:latchShot.port4
resetSpeedNextNext => resetSpeedNextNext.IN1
resetShootNextNext => resetShootNextNext.IN1
ioInterrupt <= ioInterrupt.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|myDFFE:resetNextNextSpeed
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|myDFFE:resetNextNextShoot
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|myDFFE:resetNextSpeed
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|myDFFE:resetNextShoot
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|eightOneMux:chooseSpeed
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in5[16] => in5[16].IN1
in5[17] => in5[17].IN1
in5[18] => in5[18].IN1
in5[19] => in5[19].IN1
in5[20] => in5[20].IN1
in5[21] => in5[21].IN1
in5[22] => in5[22].IN1
in5[23] => in5[23].IN1
in5[24] => in5[24].IN1
in5[25] => in5[25].IN1
in5[26] => in5[26].IN1
in5[27] => in5[27].IN1
in5[28] => in5[28].IN1
in5[29] => in5[29].IN1
in5[30] => in5[30].IN1
in5[31] => in5[31].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in6[16] => in6[16].IN1
in6[17] => in6[17].IN1
in6[18] => in6[18].IN1
in6[19] => in6[19].IN1
in6[20] => in6[20].IN1
in6[21] => in6[21].IN1
in6[22] => in6[22].IN1
in6[23] => in6[23].IN1
in6[24] => in6[24].IN1
in6[25] => in6[25].IN1
in6[26] => in6[26].IN1
in6[27] => in6[27].IN1
in6[28] => in6[28].IN1
in6[29] => in6[29].IN1
in6[30] => in6[30].IN1
in6[31] => in6[31].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1
in7[16] => in7[16].IN1
in7[17] => in7[17].IN1
in7[18] => in7[18].IN1
in7[19] => in7[19].IN1
in7[20] => in7[20].IN1
in7[21] => in7[21].IN1
in7[22] => in7[22].IN1
in7[23] => in7[23].IN1
in7[24] => in7[24].IN1
in7[25] => in7[25].IN1
in7[26] => in7[26].IN1
in7[27] => in7[27].IN1
in7[28] => in7[28].IN1
in7[29] => in7[29].IN1
in7[30] => in7[30].IN1
in7[31] => in7[31].IN1
in8[0] => in8[0].IN1
in8[1] => in8[1].IN1
in8[2] => in8[2].IN1
in8[3] => in8[3].IN1
in8[4] => in8[4].IN1
in8[5] => in8[5].IN1
in8[6] => in8[6].IN1
in8[7] => in8[7].IN1
in8[8] => in8[8].IN1
in8[9] => in8[9].IN1
in8[10] => in8[10].IN1
in8[11] => in8[11].IN1
in8[12] => in8[12].IN1
in8[13] => in8[13].IN1
in8[14] => in8[14].IN1
in8[15] => in8[15].IN1
in8[16] => in8[16].IN1
in8[17] => in8[17].IN1
in8[18] => in8[18].IN1
in8[19] => in8[19].IN1
in8[20] => in8[20].IN1
in8[21] => in8[21].IN1
in8[22] => in8[22].IN1
in8[23] => in8[23].IN1
in8[24] => in8[24].IN1
in8[25] => in8[25].IN1
in8[26] => in8[26].IN1
in8[27] => in8[27].IN1
in8[28] => in8[28].IN1
in8[29] => in8[29].IN1
in8[30] => in8[30].IN1
in8[31] => in8[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
out[0] <= twoOneMux:finalOne.port3
out[1] <= twoOneMux:finalOne.port3
out[2] <= twoOneMux:finalOne.port3
out[3] <= twoOneMux:finalOne.port3
out[4] <= twoOneMux:finalOne.port3
out[5] <= twoOneMux:finalOne.port3
out[6] <= twoOneMux:finalOne.port3
out[7] <= twoOneMux:finalOne.port3
out[8] <= twoOneMux:finalOne.port3
out[9] <= twoOneMux:finalOne.port3
out[10] <= twoOneMux:finalOne.port3
out[11] <= twoOneMux:finalOne.port3
out[12] <= twoOneMux:finalOne.port3
out[13] <= twoOneMux:finalOne.port3
out[14] <= twoOneMux:finalOne.port3
out[15] <= twoOneMux:finalOne.port3
out[16] <= twoOneMux:finalOne.port3
out[17] <= twoOneMux:finalOne.port3
out[18] <= twoOneMux:finalOne.port3
out[19] <= twoOneMux:finalOne.port3
out[20] <= twoOneMux:finalOne.port3
out[21] <= twoOneMux:finalOne.port3
out[22] <= twoOneMux:finalOne.port3
out[23] <= twoOneMux:finalOne.port3
out[24] <= twoOneMux:finalOne.port3
out[25] <= twoOneMux:finalOne.port3
out[26] <= twoOneMux:finalOne.port3
out[27] <= twoOneMux:finalOne.port3
out[28] <= twoOneMux:finalOne.port3
out[29] <= twoOneMux:finalOne.port3
out[30] <= twoOneMux:finalOne.port3
out[31] <= twoOneMux:finalOne.port3


|processor|inputController:userInput|eightOneMux:chooseSpeed|fourOneMux:layer1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|inputController:userInput|eightOneMux:chooseSpeed|fourOneMux:layer1|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|eightOneMux:chooseSpeed|fourOneMux:layer1|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|eightOneMux:chooseSpeed|fourOneMux:layer1|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|eightOneMux:chooseSpeed|fourOneMux:layer2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
out[0] <= twoOneMux:best.port3
out[1] <= twoOneMux:best.port3
out[2] <= twoOneMux:best.port3
out[3] <= twoOneMux:best.port3
out[4] <= twoOneMux:best.port3
out[5] <= twoOneMux:best.port3
out[6] <= twoOneMux:best.port3
out[7] <= twoOneMux:best.port3
out[8] <= twoOneMux:best.port3
out[9] <= twoOneMux:best.port3
out[10] <= twoOneMux:best.port3
out[11] <= twoOneMux:best.port3
out[12] <= twoOneMux:best.port3
out[13] <= twoOneMux:best.port3
out[14] <= twoOneMux:best.port3
out[15] <= twoOneMux:best.port3
out[16] <= twoOneMux:best.port3
out[17] <= twoOneMux:best.port3
out[18] <= twoOneMux:best.port3
out[19] <= twoOneMux:best.port3
out[20] <= twoOneMux:best.port3
out[21] <= twoOneMux:best.port3
out[22] <= twoOneMux:best.port3
out[23] <= twoOneMux:best.port3
out[24] <= twoOneMux:best.port3
out[25] <= twoOneMux:best.port3
out[26] <= twoOneMux:best.port3
out[27] <= twoOneMux:best.port3
out[28] <= twoOneMux:best.port3
out[29] <= twoOneMux:best.port3
out[30] <= twoOneMux:best.port3
out[31] <= twoOneMux:best.port3


|processor|inputController:userInput|eightOneMux:chooseSpeed|fourOneMux:layer2|twoOneMux:firstTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|eightOneMux:chooseSpeed|fourOneMux:layer2|twoOneMux:nextTwo
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|eightOneMux:chooseSpeed|fourOneMux:layer2|twoOneMux:best
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|eightOneMux:chooseSpeed|twoOneMux:finalOne
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton
clock => clock.IN32
wEn => wEn.IN32
writeIn[0] => writeIn[0].IN1
writeIn[1] => writeIn[1].IN1
writeIn[2] => writeIn[2].IN1
writeIn[3] => writeIn[3].IN1
writeIn[4] => writeIn[4].IN1
writeIn[5] => writeIn[5].IN1
writeIn[6] => writeIn[6].IN1
writeIn[7] => writeIn[7].IN1
writeIn[8] => writeIn[8].IN1
writeIn[9] => writeIn[9].IN1
writeIn[10] => writeIn[10].IN1
writeIn[11] => writeIn[11].IN1
writeIn[12] => writeIn[12].IN1
writeIn[13] => writeIn[13].IN1
writeIn[14] => writeIn[14].IN1
writeIn[15] => writeIn[15].IN1
writeIn[16] => writeIn[16].IN1
writeIn[17] => writeIn[17].IN1
writeIn[18] => writeIn[18].IN1
writeIn[19] => writeIn[19].IN1
writeIn[20] => writeIn[20].IN1
writeIn[21] => writeIn[21].IN1
writeIn[22] => writeIn[22].IN1
writeIn[23] => writeIn[23].IN1
writeIn[24] => writeIn[24].IN1
writeIn[25] => writeIn[25].IN1
writeIn[26] => writeIn[26].IN1
writeIn[27] => writeIn[27].IN1
writeIn[28] => writeIn[28].IN1
writeIn[29] => writeIn[29].IN1
writeIn[30] => writeIn[30].IN1
writeIn[31] => writeIn[31].IN1
clr => clr.IN32
readOut[0] <= myDFFE:loop1[0].dff.q
readOut[1] <= myDFFE:loop1[1].dff.q
readOut[2] <= myDFFE:loop1[2].dff.q
readOut[3] <= myDFFE:loop1[3].dff.q
readOut[4] <= myDFFE:loop1[4].dff.q
readOut[5] <= myDFFE:loop1[5].dff.q
readOut[6] <= myDFFE:loop1[6].dff.q
readOut[7] <= myDFFE:loop1[7].dff.q
readOut[8] <= myDFFE:loop1[8].dff.q
readOut[9] <= myDFFE:loop1[9].dff.q
readOut[10] <= myDFFE:loop1[10].dff.q
readOut[11] <= myDFFE:loop1[11].dff.q
readOut[12] <= myDFFE:loop1[12].dff.q
readOut[13] <= myDFFE:loop1[13].dff.q
readOut[14] <= myDFFE:loop1[14].dff.q
readOut[15] <= myDFFE:loop1[15].dff.q
readOut[16] <= myDFFE:loop1[16].dff.q
readOut[17] <= myDFFE:loop1[17].dff.q
readOut[18] <= myDFFE:loop1[18].dff.q
readOut[19] <= myDFFE:loop1[19].dff.q
readOut[20] <= myDFFE:loop1[20].dff.q
readOut[21] <= myDFFE:loop1[21].dff.q
readOut[22] <= myDFFE:loop1[22].dff.q
readOut[23] <= myDFFE:loop1[23].dff.q
readOut[24] <= myDFFE:loop1[24].dff.q
readOut[25] <= myDFFE:loop1[25].dff.q
readOut[26] <= myDFFE:loop1[26].dff.q
readOut[27] <= myDFFE:loop1[27].dff.q
readOut[28] <= myDFFE:loop1[28].dff.q
readOut[29] <= myDFFE:loop1[29].dff.q
readOut[30] <= myDFFE:loop1[30].dff.q
readOut[31] <= myDFFE:loop1[31].dff.q


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[0].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[1].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[2].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[3].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[4].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[5].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[6].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[7].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[8].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[9].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[10].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[11].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[12].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[13].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[14].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[15].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[16].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[17].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[18].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[19].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[20].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[21].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[22].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[23].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[24].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[25].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[26].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[27].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[28].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[29].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[30].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|Register32:latchButton|myDFFE:loop1[31].dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|myDFFE:latchShot
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|myDFFE:latchNewInterrupt
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|inputController:userInput|myDFFE:latchOldInterrupt
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|myDFFE:latchPos0
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|myDFFE:latchPos1
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|myDFFE:latchPos2
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dmem:mydmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|processor|dmem:mydmem|altsyncram:altsyncram_component
wren_a => altsyncram_7ki1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7ki1:auto_generated.data_a[0]
data_a[1] => altsyncram_7ki1:auto_generated.data_a[1]
data_a[2] => altsyncram_7ki1:auto_generated.data_a[2]
data_a[3] => altsyncram_7ki1:auto_generated.data_a[3]
data_a[4] => altsyncram_7ki1:auto_generated.data_a[4]
data_a[5] => altsyncram_7ki1:auto_generated.data_a[5]
data_a[6] => altsyncram_7ki1:auto_generated.data_a[6]
data_a[7] => altsyncram_7ki1:auto_generated.data_a[7]
data_a[8] => altsyncram_7ki1:auto_generated.data_a[8]
data_a[9] => altsyncram_7ki1:auto_generated.data_a[9]
data_a[10] => altsyncram_7ki1:auto_generated.data_a[10]
data_a[11] => altsyncram_7ki1:auto_generated.data_a[11]
data_a[12] => altsyncram_7ki1:auto_generated.data_a[12]
data_a[13] => altsyncram_7ki1:auto_generated.data_a[13]
data_a[14] => altsyncram_7ki1:auto_generated.data_a[14]
data_a[15] => altsyncram_7ki1:auto_generated.data_a[15]
data_a[16] => altsyncram_7ki1:auto_generated.data_a[16]
data_a[17] => altsyncram_7ki1:auto_generated.data_a[17]
data_a[18] => altsyncram_7ki1:auto_generated.data_a[18]
data_a[19] => altsyncram_7ki1:auto_generated.data_a[19]
data_a[20] => altsyncram_7ki1:auto_generated.data_a[20]
data_a[21] => altsyncram_7ki1:auto_generated.data_a[21]
data_a[22] => altsyncram_7ki1:auto_generated.data_a[22]
data_a[23] => altsyncram_7ki1:auto_generated.data_a[23]
data_a[24] => altsyncram_7ki1:auto_generated.data_a[24]
data_a[25] => altsyncram_7ki1:auto_generated.data_a[25]
data_a[26] => altsyncram_7ki1:auto_generated.data_a[26]
data_a[27] => altsyncram_7ki1:auto_generated.data_a[27]
data_a[28] => altsyncram_7ki1:auto_generated.data_a[28]
data_a[29] => altsyncram_7ki1:auto_generated.data_a[29]
data_a[30] => altsyncram_7ki1:auto_generated.data_a[30]
data_a[31] => altsyncram_7ki1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7ki1:auto_generated.address_a[0]
address_a[1] => altsyncram_7ki1:auto_generated.address_a[1]
address_a[2] => altsyncram_7ki1:auto_generated.address_a[2]
address_a[3] => altsyncram_7ki1:auto_generated.address_a[3]
address_a[4] => altsyncram_7ki1:auto_generated.address_a[4]
address_a[5] => altsyncram_7ki1:auto_generated.address_a[5]
address_a[6] => altsyncram_7ki1:auto_generated.address_a[6]
address_a[7] => altsyncram_7ki1:auto_generated.address_a[7]
address_a[8] => altsyncram_7ki1:auto_generated.address_a[8]
address_a[9] => altsyncram_7ki1:auto_generated.address_a[9]
address_a[10] => altsyncram_7ki1:auto_generated.address_a[10]
address_a[11] => altsyncram_7ki1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7ki1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7ki1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7ki1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7ki1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7ki1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7ki1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7ki1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7ki1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7ki1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7ki1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7ki1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7ki1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7ki1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7ki1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7ki1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7ki1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7ki1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7ki1:auto_generated.q_a[16]
q_a[17] <= altsyncram_7ki1:auto_generated.q_a[17]
q_a[18] <= altsyncram_7ki1:auto_generated.q_a[18]
q_a[19] <= altsyncram_7ki1:auto_generated.q_a[19]
q_a[20] <= altsyncram_7ki1:auto_generated.q_a[20]
q_a[21] <= altsyncram_7ki1:auto_generated.q_a[21]
q_a[22] <= altsyncram_7ki1:auto_generated.q_a[22]
q_a[23] <= altsyncram_7ki1:auto_generated.q_a[23]
q_a[24] <= altsyncram_7ki1:auto_generated.q_a[24]
q_a[25] <= altsyncram_7ki1:auto_generated.q_a[25]
q_a[26] <= altsyncram_7ki1:auto_generated.q_a[26]
q_a[27] <= altsyncram_7ki1:auto_generated.q_a[27]
q_a[28] <= altsyncram_7ki1:auto_generated.q_a[28]
q_a[29] <= altsyncram_7ki1:auto_generated.q_a[29]
q_a[30] <= altsyncram_7ki1:auto_generated.q_a[30]
q_a[31] <= altsyncram_7ki1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_7ki1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|processor|imem:myimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|processor|imem:myimem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9kb1:auto_generated.address_a[0]
address_a[1] => altsyncram_9kb1:auto_generated.address_a[1]
address_a[2] => altsyncram_9kb1:auto_generated.address_a[2]
address_a[3] => altsyncram_9kb1:auto_generated.address_a[3]
address_a[4] => altsyncram_9kb1:auto_generated.address_a[4]
address_a[5] => altsyncram_9kb1:auto_generated.address_a[5]
address_a[6] => altsyncram_9kb1:auto_generated.address_a[6]
address_a[7] => altsyncram_9kb1:auto_generated.address_a[7]
address_a[8] => altsyncram_9kb1:auto_generated.address_a[8]
address_a[9] => altsyncram_9kb1:auto_generated.address_a[9]
address_a[10] => altsyncram_9kb1:auto_generated.address_a[10]
address_a[11] => altsyncram_9kb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9kb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_9kb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9kb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9kb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9kb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9kb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9kb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9kb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_9kb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_9kb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_9kb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_9kb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_9kb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_9kb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_9kb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_9kb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_9kb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_9kb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_9kb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_9kb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_9kb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_9kb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_9kb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_9kb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_9kb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_9kb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_9kb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_9kb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_9kb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_9kb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_9kb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_9kb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_9kb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_9kb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


