--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4820 paths analyzed, 203 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.096ns.
--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_mov_1 (SLICE_X9Y27.B4), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_20 (FF)
  Destination:          clock_controller/cnt_mov_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.438 - 0.467)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_20 to clock_controller/cnt_mov_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BQ       Tcko                  0.391   clock_controller/cnt_mov<22>
                                                       clock_controller/cnt_mov_20
    SLICE_X10Y30.D1      net (fanout=2)        1.160   clock_controller/cnt_mov<20>
    SLICE_X10Y30.COUT    Topcyd                0.274   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lutdi3
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C1      net (fanout=3)        0.621   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C       Tilo                  0.259   clock_controller/cnt_mov<14>
                                                       clock_controller/Mcompar_n0018_cy<5>_1
    SLICE_X9Y27.B4       net (fanout=15)       0.790   clock_controller/Mcompar_n0018_cy<5>1
    SLICE_X9Y27.CLK      Tas                   0.322   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_1_rstpot
                                                       clock_controller/cnt_mov_1
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (1.458ns logic, 2.574ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_20 (FF)
  Destination:          clock_controller/cnt_mov_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.019ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.438 - 0.467)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_20 to clock_controller/cnt_mov_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BQ       Tcko                  0.391   clock_controller/cnt_mov<22>
                                                       clock_controller/cnt_mov_20
    SLICE_X10Y30.D1      net (fanout=2)        1.160   clock_controller/cnt_mov<20>
    SLICE_X10Y30.COUT    Topcyd                0.261   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<3>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C1      net (fanout=3)        0.621   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C       Tilo                  0.259   clock_controller/cnt_mov<14>
                                                       clock_controller/Mcompar_n0018_cy<5>_1
    SLICE_X9Y27.B4       net (fanout=15)       0.790   clock_controller/Mcompar_n0018_cy<5>1
    SLICE_X9Y27.CLK      Tas                   0.322   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_1_rstpot
                                                       clock_controller/cnt_mov_1
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (1.445ns logic, 2.574ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_11 (FF)
  Destination:          clock_controller/cnt_mov_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_11 to clock_controller/cnt_mov_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.391   clock_controller/cnt_mov<11>
                                                       clock_controller/cnt_mov_11
    SLICE_X10Y30.B3      net (fanout=2)        0.953   clock_controller/cnt_mov<11>
    SLICE_X10Y30.COUT    Topcyb                0.380   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<1>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C1      net (fanout=3)        0.621   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C       Tilo                  0.259   clock_controller/cnt_mov<14>
                                                       clock_controller/Mcompar_n0018_cy<5>_1
    SLICE_X9Y27.B4       net (fanout=15)       0.790   clock_controller/Mcompar_n0018_cy<5>1
    SLICE_X9Y27.CLK      Tas                   0.322   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_1_rstpot
                                                       clock_controller/cnt_mov_1
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (1.564ns logic, 2.367ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_mov_5 (SLICE_X9Y28.B4), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_20 (FF)
  Destination:          clock_controller/cnt_mov_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.440 - 0.467)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_20 to clock_controller/cnt_mov_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BQ       Tcko                  0.391   clock_controller/cnt_mov<22>
                                                       clock_controller/cnt_mov_20
    SLICE_X10Y30.D1      net (fanout=2)        1.160   clock_controller/cnt_mov<20>
    SLICE_X10Y30.COUT    Topcyd                0.274   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lutdi3
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C1      net (fanout=3)        0.621   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C       Tilo                  0.259   clock_controller/cnt_mov<14>
                                                       clock_controller/Mcompar_n0018_cy<5>_1
    SLICE_X9Y28.B4       net (fanout=15)       0.764   clock_controller/Mcompar_n0018_cy<5>1
    SLICE_X9Y28.CLK      Tas                   0.322   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_5_rstpot
                                                       clock_controller/cnt_mov_5
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (1.458ns logic, 2.548ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_20 (FF)
  Destination:          clock_controller/cnt_mov_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.440 - 0.467)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_20 to clock_controller/cnt_mov_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BQ       Tcko                  0.391   clock_controller/cnt_mov<22>
                                                       clock_controller/cnt_mov_20
    SLICE_X10Y30.D1      net (fanout=2)        1.160   clock_controller/cnt_mov<20>
    SLICE_X10Y30.COUT    Topcyd                0.261   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<3>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C1      net (fanout=3)        0.621   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C       Tilo                  0.259   clock_controller/cnt_mov<14>
                                                       clock_controller/Mcompar_n0018_cy<5>_1
    SLICE_X9Y28.B4       net (fanout=15)       0.764   clock_controller/Mcompar_n0018_cy<5>1
    SLICE_X9Y28.CLK      Tas                   0.322   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_5_rstpot
                                                       clock_controller/cnt_mov_5
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (1.445ns logic, 2.548ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_11 (FF)
  Destination:          clock_controller/cnt_mov_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.905ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_11 to clock_controller/cnt_mov_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.391   clock_controller/cnt_mov<11>
                                                       clock_controller/cnt_mov_11
    SLICE_X10Y30.B3      net (fanout=2)        0.953   clock_controller/cnt_mov<11>
    SLICE_X10Y30.COUT    Topcyb                0.380   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<1>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C1      net (fanout=3)        0.621   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C       Tilo                  0.259   clock_controller/cnt_mov<14>
                                                       clock_controller/Mcompar_n0018_cy<5>_1
    SLICE_X9Y28.B4       net (fanout=15)       0.764   clock_controller/Mcompar_n0018_cy<5>1
    SLICE_X9Y28.CLK      Tas                   0.322   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_5_rstpot
                                                       clock_controller/cnt_mov_5
    -------------------------------------------------  ---------------------------
    Total                                      3.905ns (1.564ns logic, 2.341ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_mov_0 (SLICE_X9Y27.A4), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_20 (FF)
  Destination:          clock_controller/cnt_mov_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.978ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.438 - 0.467)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_20 to clock_controller/cnt_mov_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BQ       Tcko                  0.391   clock_controller/cnt_mov<22>
                                                       clock_controller/cnt_mov_20
    SLICE_X10Y30.D1      net (fanout=2)        1.160   clock_controller/cnt_mov<20>
    SLICE_X10Y30.COUT    Topcyd                0.274   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lutdi3
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C1      net (fanout=3)        0.621   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C       Tilo                  0.259   clock_controller/cnt_mov<14>
                                                       clock_controller/Mcompar_n0018_cy<5>_1
    SLICE_X9Y27.A4       net (fanout=15)       0.736   clock_controller/Mcompar_n0018_cy<5>1
    SLICE_X9Y27.CLK      Tas                   0.322   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_0_rstpot
                                                       clock_controller/cnt_mov_0
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (1.458ns logic, 2.520ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_20 (FF)
  Destination:          clock_controller/cnt_mov_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.438 - 0.467)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_20 to clock_controller/cnt_mov_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BQ       Tcko                  0.391   clock_controller/cnt_mov<22>
                                                       clock_controller/cnt_mov_20
    SLICE_X10Y30.D1      net (fanout=2)        1.160   clock_controller/cnt_mov<20>
    SLICE_X10Y30.COUT    Topcyd                0.261   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<3>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C1      net (fanout=3)        0.621   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C       Tilo                  0.259   clock_controller/cnt_mov<14>
                                                       clock_controller/Mcompar_n0018_cy<5>_1
    SLICE_X9Y27.A4       net (fanout=15)       0.736   clock_controller/Mcompar_n0018_cy<5>1
    SLICE_X9Y27.CLK      Tas                   0.322   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_0_rstpot
                                                       clock_controller/cnt_mov_0
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (1.445ns logic, 2.520ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_11 (FF)
  Destination:          clock_controller/cnt_mov_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_11 to clock_controller/cnt_mov_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.391   clock_controller/cnt_mov<11>
                                                       clock_controller/cnt_mov_11
    SLICE_X10Y30.B3      net (fanout=2)        0.953   clock_controller/cnt_mov<11>
    SLICE_X10Y30.COUT    Topcyb                0.380   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<1>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X10Y31.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C1      net (fanout=3)        0.621   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X11Y30.C       Tilo                  0.259   clock_controller/cnt_mov<14>
                                                       clock_controller/Mcompar_n0018_cy<5>_1
    SLICE_X9Y27.A4       net (fanout=15)       0.736   clock_controller/Mcompar_n0018_cy<5>1
    SLICE_X9Y27.CLK      Tas                   0.322   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_0_rstpot
                                                       clock_controller/cnt_mov_0
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (1.564ns logic, 2.313ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_3 (SLICE_X3Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_25mhz_30 (FF)
  Destination:          clock_controller/cnt_25mhz_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_25mhz_30 to clock_controller/cnt_25mhz_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.CQ       Tcko                  0.198   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_30
    SLICE_X3Y35.C5       net (fanout=18)       0.082   clock_controller/cnt_25mhz<30>
    SLICE_X3Y35.CLK      Tah         (-Th)    -0.155   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_3_rstpot
                                                       clock_controller/cnt_25mhz_3
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.353ns logic, 0.082ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_mov (SLICE_X11Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_mov (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_mov to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.AQ      Tcko                  0.198   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    SLICE_X11Y32.A6      net (fanout=7)        0.034   clock_controller/clk_mov
    SLICE_X11Y32.CLK     Tah         (-Th)    -0.215   clock_controller/clk_mov
                                                       clock_controller/clk_mov_dpot
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_25mhz (SLICE_X3Y33.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_25mhz (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_25mhz to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y33.CQ       Tcko                  0.198   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    SLICE_X3Y33.C5       net (fanout=2)        0.061   clock_controller/clk_25mhz
    SLICE_X3Y33.CLK      Tah         (-Th)    -0.215   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz_dpot
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.413ns logic, 0.061ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clock_controller/cnt_mov<26>/CLK
  Logical resource: clock_controller/cnt_mov_23/CK
  Location pin: SLICE_X10Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clock_controller/cnt_mov<26>/CLK
  Logical resource: clock_controller/cnt_mov_24/CK
  Location pin: SLICE_X10Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.096|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4820 paths, 0 nets, and 320 connections

Design statistics:
   Minimum period:   4.096ns{1}   (Maximum frequency: 244.141MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 14:23:16 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



