verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/a317/hdl" --include "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/drivers/accelerator_v1_0/src" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/ip/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_55_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_73_3.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_165_9.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_flow_control_loop_pipe_sequential_init.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_model_array.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_16s_16s_25_1_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_16s_16s_32_1_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_32s_7s_34_1_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_sparsemux_7_2_16_1_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator.v" \
"../../../bd/design_1/ip/design_1_accelerator_0_0/sim/design_1_accelerator_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
