(pcb C:\Users\MarcosBrito\MPLABXProjects\VGARender.X\PCB_Design\VGA_adapter\VGA_adapter.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  166912 -85982.5  106388 -85982.5  106388 -46442.5  166912 -46442.5
            166912 -85982.5)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component custom:2xPinHeader_2x14_P2.54mm_Vertical
      (place J2 113030 -49530 front 0 (PN "PIC24 Curiosity Board Adapter"))
    )
    (component "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset3.03mm_Housed_MountingHolesOffset4.94mm"
      (place J1 151130 -62230 front 90 (PN "VGA Output"))
    )
  )
  (library
    (image custom:2xPinHeader_2x14_P2.54mm_Vertical
      (outline (path signal 120  29270 -34350  24070 -34350))
      (outline (path signal 100  24130 1270  24130 -34290))
      (outline (path signal 120  29270 -1270  26670 -1270))
      (outline (path signal 120  29270 0  29270 1330))
      (outline (path signal 50  29750 1800  23600 1800))
      (outline (path signal 100  29210 -34290  29210 0))
      (outline (path signal 100  29210 0  27940 1270))
      (outline (path signal 50  23600 1800  23600 -34800))
      (outline (path signal 100  24130 -34290  29210 -34290))
      (outline (path signal 120  24070 1330  24070 -34350))
      (outline (path signal 120  26670 -1270  26670 1330))
      (outline (path signal 50  29750 -34800  29750 1800))
      (outline (path signal 120  29270 1330  27940 1330))
      (outline (path signal 120  26670 1330  24070 1330))
      (outline (path signal 50  23600 -34800  29750 -34800))
      (outline (path signal 120  29270 -1270  29270 -34350))
      (outline (path signal 100  27940 1270  24130 1270))
      (outline (path signal 50  -1810 1800  4340 1800))
      (outline (path signal 50  4350 -34800  4350 1800))
      (outline (path signal 50  -1800 -34800  4350 -34800))
      (outline (path signal 50  -1800 1800  -1800 -34800))
      (outline (path signal 120  3870 1330  2540 1330))
      (outline (path signal 120  3870 0  3870 1330))
      (outline (path signal 120  1270 1330  -1330 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  3870 -1270  1270 -1270))
      (outline (path signal 120  -1330 1330  -1330 -34350))
      (outline (path signal 120  3870 -1270  3870 -34350))
      (outline (path signal 120  3870 -34350  -1330 -34350))
      (outline (path signal 100  3810 0  2540 1270))
      (outline (path signal 100  3810 -34290  3810 0))
      (outline (path signal 100  -1270 -34290  3810 -34290))
      (outline (path signal 100  -1270 1270  -1270 -34290))
      (outline (path signal 100  2540 1270  -1270 1270))
      (pin Oval[A]Pad_1700x1700_um 46 25400 -20320)
      (pin Oval[A]Pad_1700x1700_um 47 27940 -22860)
      (pin Oval[A]Pad_1700x1700_um 51 27940 -27940)
      (pin Oval[A]Pad_1700x1700_um 52 25400 -27940)
      (pin Oval[A]Pad_1700x1700_um 48 25400 -22860)
      (pin Oval[A]Pad_1700x1700_um 54 25400 -30480)
      (pin Oval[A]Pad_1700x1700_um 38 25400 -10160)
      (pin Oval[A]Pad_1700x1700_um 37 27940 -10160)
      (pin Oval[A]Pad_1700x1700_um 50 25400 -25400)
      (pin Oval[A]Pad_1700x1700_um 44 25400 -17780)
      (pin Oval[A]Pad_1700x1700_um 40 25400 -12700)
      (pin Oval[A]Pad_1700x1700_um 41 27940 -15240)
      (pin Oval[A]Pad_1700x1700_um 43 27940 -17780)
      (pin Oval[A]Pad_1700x1700_um 53 27940 -30480)
      (pin Oval[A]Pad_1700x1700_um 45 27940 -20320)
      (pin Oval[A]Pad_1700x1700_um 36 25400 -7620)
      (pin Oval[A]Pad_1700x1700_um 42 25400 -15240)
      (pin Oval[A]Pad_1700x1700_um 55 27940 -33020)
      (pin Oval[A]Pad_1700x1700_um 56 25400 -33020)
      (pin Oval[A]Pad_1700x1700_um 39 27940 -12700)
      (pin Oval[A]Pad_1700x1700_um 49 27940 -25400)
      (pin Oval[A]Pad_1700x1700_um 34 25400 -5080)
      (pin Oval[A]Pad_1700x1700_um 35 27940 -7620)
      (pin Rect[A]Pad_1700x1700_um 29 27940 0)
      (pin Oval[A]Pad_1700x1700_um 30 25400 0)
      (pin Oval[A]Pad_1700x1700_um 31 27940 -2540)
      (pin Oval[A]Pad_1700x1700_um 32 25400 -2540)
      (pin Oval[A]Pad_1700x1700_um 33 27940 -5080)
      (pin Oval[A]Pad_1700x1700_um 28 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 0 0)
      (pin Rect[A]Pad_1700x1700_um 1 2540 0)
    )
    (image "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset3.03mm_Housed_MountingHolesOffset4.94mm"
      (outline (path signal 50  11650 2150  -20250 2150))
      (outline (path signal 50  11650 -13900  11650 2150))
      (outline (path signal 50  -20250 -13900  11650 -13900))
      (outline (path signal 50  -20250 2150  -20250 -13900))
      (outline (path signal 120  0 2131.32  -250 2564.34))
      (outline (path signal 120  250 2564.34  0 2131.32))
      (outline (path signal 120  -250 2564.34  250 2564.34))
      (outline (path signal 120  11170 1670  11170 -6930))
      (outline (path signal 120  -19800 1670  11170 1670))
      (outline (path signal 120  -19800 -6930  -19800 1670))
      (outline (path signal 100  9785 -6990  9785 -2050))
      (outline (path signal 100  6585 -6990  6585 -2050))
      (outline (path signal 100  -15215 -6990  -15215 -2050))
      (outline (path signal 100  -18415 -6990  -18415 -2050))
      (outline (path signal 100  10685 -7390  5685 -7390))
      (outline (path signal 100  10685 -12390  10685 -7390))
      (outline (path signal 100  5685 -12390  10685 -12390))
      (outline (path signal 100  5685 -7390  5685 -12390))
      (outline (path signal 100  -14315 -7390  -19315 -7390))
      (outline (path signal 100  -14315 -12390  -14315 -7390))
      (outline (path signal 100  -19315 -12390  -14315 -12390))
      (outline (path signal 100  -19315 -7390  -19315 -12390))
      (outline (path signal 100  3835 -7390  -12465 -7390))
      (outline (path signal 100  3835 -13390  3835 -7390))
      (outline (path signal 100  -12465 -13390  3835 -13390))
      (outline (path signal 100  -12465 -7390  -12465 -13390))
      (outline (path signal 100  11110 -6990  -19740 -6990))
      (outline (path signal 100  11110 -7390  11110 -6990))
      (outline (path signal 100  -19740 -7390  11110 -7390))
      (outline (path signal 100  -19740 -6990  -19740 -7390))
      (outline (path signal 100  11110 1610  -19740 1610))
      (outline (path signal 100  11110 -6990  11110 1610))
      (outline (path signal 100  -19740 -6990  11110 -6990))
      (outline (path signal 100  -19740 1610  -19740 -6990))
      (pin Round[A]Pad_4000_um 0 8185 -2050)
      (pin Round[A]Pad_4000_um 0@1 -16815 -2050)
      (pin Round[A]Pad_1600_um 15 -9160 -3960)
      (pin Round[A]Pad_1600_um 14 -6870 -3960)
      (pin Round[A]Pad_1600_um 13 -4580 -3960)
      (pin Round[A]Pad_1600_um 12 -2290 -3960)
      (pin Round[A]Pad_1600_um 11 0 -3960)
      (pin Round[A]Pad_1600_um 10 -8015 -1980)
      (pin Round[A]Pad_1600_um 9 -5725 -1980)
      (pin Round[A]Pad_1600_um 8 -3435 -1980)
      (pin Round[A]Pad_1600_um 7 -1145 -1980)
      (pin Round[A]Pad_1600_um 6 1145 -1980)
      (pin Round[A]Pad_1600_um 5 -9160 0)
      (pin Round[A]Pad_1600_um 4 -6870 0)
      (pin Round[A]Pad_1600_um 3 -4580 0)
      (pin Round[A]Pad_1600_um 2 -2290 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(J1-Pad11)"
      (pins J1-11)
    )
    (net V_SYNC
      (pins J2-8 J1-14)
    )
    (net H_SYNC
      (pins J2-6 J1-13)
    )
    (net GND
      (pins J2-47 J2-39 J2-30 J2-28 J2-20 J2-11 J2-2 J1-10 J1-8 J1-7 J1-6)
    )
    (net BLUE
      (pins J2-43 J1-3)
    )
    (net GREEN
      (pins J2-55 J1-2)
    )
    (net RED
      (pins J2-56 J1-1)
    )
    (class kicad_default "" BLUE GND GREEN H_SYNC "Net-(J1-Pad1)" "Net-(J1-Pad11)"
      "Net-(J1-Pad12)" "Net-(J1-Pad15)" "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad9)"
      "Net-(J2-Pad1)" "Net-(J2-Pad10)" "Net-(J2-Pad12)" "Net-(J2-Pad13)" "Net-(J2-Pad14)"
      "Net-(J2-Pad15)" "Net-(J2-Pad16)" "Net-(J2-Pad17)" "Net-(J2-Pad18)"
      "Net-(J2-Pad19)" "Net-(J2-Pad21)" "Net-(J2-Pad22)" "Net-(J2-Pad23)"
      "Net-(J2-Pad24)" "Net-(J2-Pad25)" "Net-(J2-Pad26)" "Net-(J2-Pad27)"
      "Net-(J2-Pad29)" "Net-(J2-Pad3)" "Net-(J2-Pad31)" "Net-(J2-Pad32)" "Net-(J2-Pad33)"
      "Net-(J2-Pad34)" "Net-(J2-Pad35)" "Net-(J2-Pad36)" "Net-(J2-Pad37)"
      "Net-(J2-Pad38)" "Net-(J2-Pad4)" "Net-(J2-Pad40)" "Net-(J2-Pad41)" "Net-(J2-Pad42)"
      "Net-(J2-Pad44)" "Net-(J2-Pad45)" "Net-(J2-Pad46)" "Net-(J2-Pad48)"
      "Net-(J2-Pad49)" "Net-(J2-Pad5)" "Net-(J2-Pad50)" "Net-(J2-Pad51)" "Net-(J2-Pad52)"
      "Net-(J2-Pad53)" "Net-(J2-Pad54)" "Net-(J2-Pad7)" "Net-(J2-Pad9)" RED
      V_SYNC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path B.Cu 250  150630 -67310  151130 -66810)(net BLUE)(type protect))
    (wire (path F.Cu 250  140970 -82550  142240 -82550)(net GREEN)(type protect))
    (wire (path F.Cu 250  138430 -82550  138430 -83820)(net RED)(type protect))
  )
)
