#Timing report of worst 14 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ff7.Q[0] (dffsre at (1,7) clocked by clock0)
Endpoint  : out:ff7.outpad[0] (.output at (79,66) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff7.C[0] (dffsre at (1,7))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff7.Q[0] (dffsre at (1,7)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:91281 side:RIGHT (1,7))                                  0.000     2.951
| (CHANY:1107182 L4 length:3 (1,7)->(1,10))                      0.120     3.071
| (CHANY:1107402 L4 length:3 (1,10)->(1,13))                     0.120     3.191
| (CHANX:792765 L4 length:0 (1,13)->(1,13))                      0.120     3.311
| (CHANY:1102830 L4 length:3 (0,14)->(0,17))                     0.120     3.431
| (CHANY:1102984 L4 length:3 (0,16)->(0,19))                     0.120     3.551
| (CHANX:821352 L4 length:3 (1,18)->(4,18))                      0.120     3.671
| (CHANX:821628 L4 length:3 (4,18)->(7,18))                      0.120     3.791
| (CHANX:821844 L4 length:3 (7,18)->(10,18))                     0.120     3.911
| (CHANX:822060 L4 length:3 (10,18)->(13,18))                    0.120     4.031
| (CHANX:822276 L4 length:3 (13,18)->(16,18))                    0.120     4.151
| (CHANX:822492 L4 length:3 (16,18)->(19,18))                    0.120     4.271
| (CHANX:822708 L4 length:3 (19,18)->(22,18))                    0.120     4.391
| (CHANX:822924 L4 length:3 (22,18)->(25,18))                    0.120     4.511
| (CHANX:823140 L4 length:3 (25,18)->(28,18))                    0.120     4.631
| (CHANY:1234404 L4 length:3 (27,19)->(27,22))                   0.120     4.751
| (CHANY:1234620 L4 length:3 (27,22)->(27,25))                   0.120     4.871
| (CHANY:1234836 L4 length:3 (27,25)->(27,28))                   0.120     4.991
| (CHANY:1235052 L4 length:3 (27,28)->(27,31))                   0.120     5.111
| (CHANY:1235268 L4 length:3 (27,31)->(27,34))                   0.120     5.231
| (CHANY:1235484 L4 length:3 (27,34)->(27,37))                   0.120     5.351
| (CHANY:1235700 L4 length:3 (27,37)->(27,40))                   0.120     5.471
| (CHANY:1235916 L4 length:3 (27,40)->(27,43))                   0.120     5.591
| (CHANX:960732 L4 length:3 (28,42)->(31,42))                    0.120     5.711
| (CHANX:960948 L4 length:3 (31,42)->(34,42))                    0.120     5.831
| (CHANX:961164 L4 length:3 (34,42)->(37,42))                    0.120     5.951
| (CHANX:961380 L4 length:3 (37,42)->(40,42))                    0.120     6.071
| (CHANX:961596 L4 length:3 (40,42)->(43,42))                    0.120     6.191
| (CHANX:961812 L4 length:3 (43,42)->(46,42))                    0.120     6.311
| (CHANX:962028 L4 length:3 (46,42)->(49,42))                    0.120     6.431
| (CHANX:962244 L4 length:3 (49,42)->(52,42))                    0.120     6.551
| (CHANX:962460 L4 length:3 (52,42)->(55,42))                    0.120     6.671
| (CHANX:962676 L4 length:3 (55,42)->(58,42))                    0.120     6.791
| (CHANX:962892 L4 length:3 (58,42)->(61,42))                    0.120     6.911
| (CHANX:963108 L4 length:3 (61,42)->(64,42))                    0.120     7.031
| (CHANY:1411092 L4 length:3 (63,43)->(63,46))                   0.120     7.151
| (CHANY:1411308 L4 length:3 (63,46)->(63,49))                   0.120     7.271
| (CHANY:1411524 L4 length:3 (63,49)->(63,52))                   0.120     7.391
| (CHANY:1411740 L4 length:3 (63,52)->(63,55))                   0.120     7.511
| (CHANX:1032012 L4 length:3 (64,54)->(67,54))                   0.120     7.631
| (CHANX:1032228 L4 length:3 (67,54)->(70,54))                   0.120     7.751
| (CHANX:1032444 L4 length:3 (70,54)->(73,54))                   0.120     7.871
| (CHANY:1455696 L4 length:3 (72,55)->(72,58))                   0.120     7.991
| (CHANY:1455912 L4 length:3 (72,58)->(72,61))                   0.120     8.111
| (CHANY:1456128 L4 length:3 (72,61)->(72,64))                   0.120     8.231
| (CHANX:1078450 L4 length:3 (73,62)->(76,62))                   0.120     8.351
| (CHANX:1078588 L4 length:3 (75,62)->(78,62))                   0.120     8.471
| (CHANY:1485450 L4 length:3 (78,63)->(78,66))                   0.120     8.591
| (IPIN:686980 side:LEFT (79,66))                                0.164     8.755
| (intra 'io' routing)                                           0.118     8.872
out:ff7.outpad[0] (.output at (79,66))                           0.000     8.872
data arrival time                                                          8.872

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -8.872
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.072


#Path 2
Startpoint: ff1.Q[0] (dffsre at (1,1) clocked by clock0)
Endpoint  : ff2.D[0] (dffsre at (1,2) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff1.C[0] (dffsre at (1,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff1.Q[0] (dffsre at (1,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:31661 side:RIGHT (1,1))                                  0.000     2.951
| (CHANY:1106642 L4 length:2 (1,1)->(1,3))                       0.120     3.071
| (CHANX:729685 L1 length:0 (1,2)->(1,2))                        0.108     3.179
| (IPIN:52035 side:TOP (1,2))                                    0.164     3.343
| (intra 'clb' routing)                                          0.378     3.721
ff2.D[0] (dffsre at (1,2))                                       0.000     3.721
data arrival time                                                          3.721

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff2.C[0] (dffsre at (1,2))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.721
--------------------------------------------------------------------------------
slack (MET)                                                                5.115


#Path 3
Startpoint: ff5.Q[0] (dffsre at (1,5) clocked by clock0)
Endpoint  : ff6.D[0] (dffsre at (1,6) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff5.C[0] (dffsre at (1,5))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff5.Q[0] (dffsre at (1,5)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:76961 side:RIGHT (1,5))                                  0.000     2.951
| (CHANY:1107038 L4 length:3 (1,5)->(1,8))                       0.120     3.071
| (IPIN:84155 side:RIGHT (1,6))                                  0.164     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff6.D[0] (dffsre at (1,6))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff6.C[0] (dffsre at (1,6))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 4
Startpoint: ff4.Q[0] (dffsre at (1,4) clocked by clock0)
Endpoint  : ff5.D[0] (dffsre at (1,5) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff4.C[0] (dffsre at (1,4))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff4.Q[0] (dffsre at (1,4)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:66343 side:RIGHT (1,4))                                  0.000     2.951
| (CHANY:1106966 L4 length:3 (1,4)->(1,7))                       0.120     3.071
| (IPIN:76995 side:RIGHT (1,5))                                  0.164     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff5.D[0] (dffsre at (1,5))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff5.C[0] (dffsre at (1,5))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 5
Startpoint: ff3.Q[0] (dffsre at (1,3) clocked by clock0)
Endpoint  : ff4.D[0] (dffsre at (1,4) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff3.C[0] (dffsre at (1,3))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff3.Q[0] (dffsre at (1,3)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:59183 side:RIGHT (1,3))                                  0.000     2.951
| (CHANY:1106894 L4 length:3 (1,3)->(1,6))                       0.120     3.071
| (IPIN:66377 side:RIGHT (1,4))                                  0.164     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff4.D[0] (dffsre at (1,4))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff4.C[0] (dffsre at (1,4))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 6
Startpoint: ff2.Q[0] (dffsre at (1,2) clocked by clock0)
Endpoint  : ff3.D[0] (dffsre at (1,3) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff2.C[0] (dffsre at (1,2))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff2.Q[0] (dffsre at (1,2)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:52023 side:RIGHT (1,2))                                  0.000     2.951
| (CHANY:1106822 L4 length:3 (1,2)->(1,5))                       0.120     3.071
| (IPIN:59217 side:RIGHT (1,3))                                  0.164     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff3.D[0] (dffsre at (1,3))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff3.C[0] (dffsre at (1,3))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 7
Startpoint: ff6.Q[0] (dffsre at (1,6) clocked by clock0)
Endpoint  : ff7.D[0] (dffsre at (1,7) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff6.C[0] (dffsre at (1,6))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff6.Q[0] (dffsre at (1,6)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:84121 side:RIGHT (1,6))                                  0.000     2.951
| (CHANY:1107110 L4 length:3 (1,6)->(1,9))                       0.120     3.071
| (IPIN:91315 side:RIGHT (1,7))                                  0.164     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff7.D[0] (dffsre at (1,7))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff7.C[0] (dffsre at (1,7))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 8
Startpoint: rst4.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff5.R[0] (dffsre at (1,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                                                                             1.000     1.000
rst4.inpad[0] (.input at (9,0))                                                                                                                                                                                                                  0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                           0.099     1.099
| (OPIN:3434 side:TOP (9,0))                                                                                                                                                                                                                     0.000     1.099
| (CHANX:718749 L4 length:3 (9,0)->(6,0))                                                                                                                                                                                                        0.120     1.219
| (CHANY:1126086 L4 length:0 (5,1)->(5,1))                                                                                                                                                                                                       0.120     1.339
| (CHANX:724167 L4 length:3 (5,1)->(2,1))                                                                                                                                                                                                        0.120     1.459
| (CHANY:1106808 L4 length:3 (1,2)->(1,5))                                                                                                                                                                                                       0.120     1.579
| (CHANX:746901 L4 length:0 (1,5)->(1,5))                                                                                                                                                                                                        0.120     1.699
| (IPIN:76969 side:TOP (1,5))                                                                                                                                                                                                                    0.164     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                          0.208     2.071
$abc$509$techmap$techmap495$abc$322$auto$blifparse.cc:362:parse_blif$323.$logic_not$/nfs_cadtools/raptor/instl_dir/09_03_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$429_Y.in[0] (.names at (1,5))                        0.000     2.071
| (primitive '.names' combinational delay)                                                                                                                                                                                                       0.070     2.141
$abc$509$techmap$techmap495$abc$322$auto$blifparse.cc:362:parse_blif$323.$logic_not$/nfs_cadtools/raptor/instl_dir/09_03_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$429_Y.out[0] (.names at (1,5))                       0.000     2.141
| (intra 'clb' routing)                                                                                                                                                                                                                          0.149     2.290
| (OPIN:76951 side:TOP (1,5))                                                                                                                                                                                                                    0.000     2.290
| (CHANX:746909 L4 length:0 (1,5)->(1,5))                                                                                                                                                                                                        0.120     2.410
| (CHANY:1102262 L4 length:3 (0,6)->(0,9))                                                                                                                                                                                                       0.120     2.530
| (CHANX:752654 L4 length:0 (1,6)->(1,6))                                                                                                                                                                                                        0.120     2.650
| (CHANY:1106887 L4 length:3 (1,6)->(1,3))                                                                                                                                                                                                       0.120     2.770
| (IPIN:77011 side:RIGHT (1,5))                                                                                                                                                                                                                  0.164     2.933
| (intra 'clb' routing)                                                                                                                                                                                                                          0.020     2.954
ff5.R[0] (dffsre at (1,5))                                                                                                                                                                                                                       0.000     2.954
data arrival time                                                                                                                                                                                                                                          2.954

clock clock0 (rise edge)                                                                                                                                                                                                                         6.800     6.800
clock source latency                                                                                                                                                                                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                                0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                           0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                               0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                          2.000     8.899
ff5.C[0] (dffsre at (1,5))                                                                                                                                                                                                                       0.000     8.899
clock uncertainty                                                                                                                                                                                                                                0.000     8.899
cell setup time                                                                                                                                                                                                                                  0.087     8.986
data required time                                                                                                                                                                                                                                         8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                         8.986
data arrival time                                                                                                                                                                                                                                         -2.954
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                6.033


#Path 9
Startpoint: rst5.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff6.R[0] (dffsre at (1,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                                                                             1.000     1.000
rst5.inpad[0] (.input at (10,0))                                                                                                                                                                                                                 0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                           0.099     1.099
| (OPIN:3806 side:TOP (10,0))                                                                                                                                                                                                                    0.000     1.099
| (CHANX:718829 L4 length:3 (10,0)->(7,0))                                                                                                                                                                                                       0.120     1.219
| (CHANY:1135848 L4 length:3 (7,1)->(7,4))                                                                                                                                                                                                       0.120     1.339
| (CHANX:735769 L4 length:3 (7,3)->(4,3))                                                                                                                                                                                                        0.120     1.459
| (CHANY:1116682 L4 length:3 (3,4)->(3,7))                                                                                                                                                                                                       0.120     1.579
| (CHANX:752645 L4 length:2 (3,6)->(1,6))                                                                                                                                                                                                        0.120     1.699
| (IPIN:84131 side:TOP (1,6))                                                                                                                                                                                                                    0.164     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                          0.208     2.071
$abc$509$techmap$techmap501$abc$342$auto$blifparse.cc:362:parse_blif$343.$logic_not$/nfs_cadtools/raptor/instl_dir/09_03_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$429_Y.in[0] (.names at (1,6))                        0.000     2.071
| (primitive '.names' combinational delay)                                                                                                                                                                                                       0.070     2.141
$abc$509$techmap$techmap501$abc$342$auto$blifparse.cc:362:parse_blif$343.$logic_not$/nfs_cadtools/raptor/instl_dir/09_03_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$429_Y.out[0] (.names at (1,6))                       0.000     2.141
| (intra 'clb' routing)                                                                                                                                                                                                                          0.149     2.290
| (OPIN:84111 side:TOP (1,6))                                                                                                                                                                                                                    0.000     2.290
| (CHANX:752633 L4 length:0 (1,6)->(1,6))                                                                                                                                                                                                        0.120     2.410
| (CHANY:1102334 L4 length:3 (0,7)->(0,10))                                                                                                                                                                                                      0.120     2.530
| (CHANX:758378 L4 length:0 (1,7)->(1,7))                                                                                                                                                                                                        0.120     2.650
| (CHANY:1106959 L4 length:3 (1,7)->(1,4))                                                                                                                                                                                                       0.120     2.770
| (IPIN:84171 side:RIGHT (1,6))                                                                                                                                                                                                                  0.164     2.933
| (intra 'clb' routing)                                                                                                                                                                                                                          0.020     2.954
ff6.R[0] (dffsre at (1,6))                                                                                                                                                                                                                       0.000     2.954
data arrival time                                                                                                                                                                                                                                          2.954

clock clock0 (rise edge)                                                                                                                                                                                                                         6.800     6.800
clock source latency                                                                                                                                                                                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                                0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                           0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                               0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                          2.000     8.899
ff6.C[0] (dffsre at (1,6))                                                                                                                                                                                                                       0.000     8.899
clock uncertainty                                                                                                                                                                                                                                0.000     8.899
cell setup time                                                                                                                                                                                                                                  0.087     8.986
data required time                                                                                                                                                                                                                                         8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                         8.986
data arrival time                                                                                                                                                                                                                                         -2.954
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                6.033


#Path 10
Startpoint: rst6.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff7.R[0] (dffsre at (1,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                                                                             1.000     1.000
rst6.inpad[0] (.input at (10,0))                                                                                                                                                                                                                 0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                           0.099     1.099
| (OPIN:3826 side:TOP (10,0))                                                                                                                                                                                                                    0.000     1.099
| (CHANX:718825 L4 length:3 (10,0)->(7,0))                                                                                                                                                                                                       0.120     1.219
| (CHANY:1130950 L4 length:2 (6,1)->(6,3))                                                                                                                                                                                                       0.120     1.339
| (CHANX:735689 L4 length:3 (6,3)->(3,3))                                                                                                                                                                                                        0.120     1.459
| (CHANY:1111814 L4 length:3 (2,4)->(2,7))                                                                                                                                                                                                       0.120     1.579
| (CHANX:758359 L4 length:1 (2,7)->(1,7))                                                                                                                                                                                                        0.120     1.699
| (IPIN:91286 side:TOP (1,7))                                                                                                                                                                                                                    0.164     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                          0.208     2.071
$abc$509$techmap$techmap502$abc$338$auto$blifparse.cc:362:parse_blif$339.$logic_not$/nfs_cadtools/raptor/instl_dir/09_03_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$429_Y.in[0] (.names at (1,7))                        0.000     2.071
| (primitive '.names' combinational delay)                                                                                                                                                                                                       0.070     2.141
$abc$509$techmap$techmap502$abc$338$auto$blifparse.cc:362:parse_blif$339.$logic_not$/nfs_cadtools/raptor/instl_dir/09_03_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$429_Y.out[0] (.names at (1,7))                       0.000     2.141
| (intra 'clb' routing)                                                                                                                                                                                                                          0.149     2.290
| (OPIN:91271 side:TOP (1,7))                                                                                                                                                                                                                    0.000     2.290
| (CHANX:758357 L4 length:0 (1,7)->(1,7))                                                                                                                                                                                                        0.120     2.410
| (CHANY:1102406 L4 length:3 (0,8)->(0,11))                                                                                                                                                                                                      0.120     2.530
| (CHANX:764102 L4 length:0 (1,8)->(1,8))                                                                                                                                                                                                        0.120     2.650
| (CHANY:1107031 L4 length:3 (1,8)->(1,5))                                                                                                                                                                                                       0.120     2.770
| (IPIN:91331 side:RIGHT (1,7))                                                                                                                                                                                                                  0.164     2.933
| (intra 'clb' routing)                                                                                                                                                                                                                          0.020     2.954
ff7.R[0] (dffsre at (1,7))                                                                                                                                                                                                                       0.000     2.954
data arrival time                                                                                                                                                                                                                                          2.954

clock clock0 (rise edge)                                                                                                                                                                                                                         6.800     6.800
clock source latency                                                                                                                                                                                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                                0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                           0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                               0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                          2.000     8.899
ff7.C[0] (dffsre at (1,7))                                                                                                                                                                                                                       0.000     8.899
clock uncertainty                                                                                                                                                                                                                                0.000     8.899
cell setup time                                                                                                                                                                                                                                  0.087     8.986
data required time                                                                                                                                                                                                                                         8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                         8.986
data arrival time                                                                                                                                                                                                                                         -2.954
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                6.033


#Path 11
Startpoint: rst2.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff3.R[0] (dffsre at (1,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                                                                             1.000     1.000
rst2.inpad[0] (.input at (8,0))                                                                                                                                                                                                                  0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                           0.099     1.099
| (OPIN:3014 side:TOP (8,0))                                                                                                                                                                                                                     0.000     1.099
| (CHANX:718657 L4 length:3 (8,0)->(5,0))                                                                                                                                                                                                        0.120     1.219
| (CHANY:1121206 L4 length:2 (4,1)->(4,3))                                                                                                                                                                                                       0.120     1.339
| (CHANX:735443 L4 length:3 (4,3)->(1,3))                                                                                                                                                                                                        0.120     1.459
| (IPIN:59194 side:TOP (1,3))                                                                                                                                                                                                                    0.164     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                          0.208     1.831
$abc$509$techmap$techmap493$abc$330$auto$blifparse.cc:362:parse_blif$331.$logic_not$/nfs_cadtools/raptor/instl_dir/09_03_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$429_Y.in[0] (.names at (1,3))                        0.000     1.831
| (primitive '.names' combinational delay)                                                                                                                                                                                                       0.070     1.901
$abc$509$techmap$techmap493$abc$330$auto$blifparse.cc:362:parse_blif$331.$logic_not$/nfs_cadtools/raptor/instl_dir/09_03_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$429_Y.out[0] (.names at (1,3))                       0.000     1.901
| (intra 'clb' routing)                                                                                                                                                                                                                          0.149     2.050
| (OPIN:59173 side:TOP (1,3))                                                                                                                                                                                                                    0.000     2.050
| (CHANX:735461 L4 length:0 (1,3)->(1,3))                                                                                                                                                                                                        0.120     2.170
| (CHANY:1102118 L4 length:3 (0,4)->(0,7))                                                                                                                                                                                                       0.120     2.290
| (CHANX:741206 L4 length:0 (1,4)->(1,4))                                                                                                                                                                                                        0.120     2.410
| (CHANY:1106671 L4 length:3 (1,4)->(1,1))                                                                                                                                                                                                       0.120     2.530
| (IPIN:59233 side:RIGHT (1,3))                                                                                                                                                                                                                  0.164     2.693
| (intra 'clb' routing)                                                                                                                                                                                                                          0.020     2.714
ff3.R[0] (dffsre at (1,3))                                                                                                                                                                                                                       0.000     2.714
data arrival time                                                                                                                                                                                                                                          2.714

clock clock0 (rise edge)                                                                                                                                                                                                                         6.800     6.800
clock source latency                                                                                                                                                                                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                                0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                           0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                               0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                          2.000     8.899
ff3.C[0] (dffsre at (1,3))                                                                                                                                                                                                                       0.000     8.899
clock uncertainty                                                                                                                                                                                                                                0.000     8.899
cell setup time                                                                                                                                                                                                                                  0.087     8.986
data required time                                                                                                                                                                                                                                         8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                         8.986
data arrival time                                                                                                                                                                                                                                         -2.714
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                6.273


#Path 12
Startpoint: rst3.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff4.R[0] (dffsre at (1,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                                                                             1.000     1.000
rst3.inpad[0] (.input at (8,0))                                                                                                                                                                                                                  0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                           0.099     1.099
| (OPIN:3032 side:TOP (8,0))                                                                                                                                                                                                                     0.000     1.099
| (CHANX:718687 L4 length:3 (8,0)->(5,0))                                                                                                                                                                                                        0.120     1.219
| (CHANY:1121236 L4 length:3 (4,1)->(4,4))                                                                                                                                                                                                       0.120     1.339
| (CHANX:741199 L4 length:3 (4,4)->(1,4))                                                                                                                                                                                                        0.120     1.459
| (IPIN:66354 side:TOP (1,4))                                                                                                                                                                                                                    0.164     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                          0.208     1.831
$abc$509$techmap$techmap494$abc$326$auto$blifparse.cc:362:parse_blif$327.$logic_not$/nfs_cadtools/raptor/instl_dir/09_03_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$429_Y.in[0] (.names at (1,4))                        0.000     1.831
| (primitive '.names' combinational delay)                                                                                                                                                                                                       0.070     1.901
$abc$509$techmap$techmap494$abc$326$auto$blifparse.cc:362:parse_blif$327.$logic_not$/nfs_cadtools/raptor/instl_dir/09_03_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$429_Y.out[0] (.names at (1,4))                       0.000     1.901
| (intra 'clb' routing)                                                                                                                                                                                                                          0.149     2.050
| (OPIN:66333 side:TOP (1,4))                                                                                                                                                                                                                    0.000     2.050
| (CHANX:741185 L4 length:0 (1,4)->(1,4))                                                                                                                                                                                                        0.120     2.170
| (CHANY:1102190 L4 length:3 (0,5)->(0,8))                                                                                                                                                                                                       0.120     2.290
| (CHANX:746930 L4 length:0 (1,5)->(1,5))                                                                                                                                                                                                        0.120     2.410
| (CHANY:1106815 L4 length:3 (1,5)->(1,2))                                                                                                                                                                                                       0.120     2.530
| (IPIN:66393 side:RIGHT (1,4))                                                                                                                                                                                                                  0.164     2.693
| (intra 'clb' routing)                                                                                                                                                                                                                          0.020     2.714
ff4.R[0] (dffsre at (1,4))                                                                                                                                                                                                                       0.000     2.714
data arrival time                                                                                                                                                                                                                                          2.714

clock clock0 (rise edge)                                                                                                                                                                                                                         6.800     6.800
clock source latency                                                                                                                                                                                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                                0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                           0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                               0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                          2.000     8.899
ff4.C[0] (dffsre at (1,4))                                                                                                                                                                                                                       0.000     8.899
clock uncertainty                                                                                                                                                                                                                                0.000     8.899
cell setup time                                                                                                                                                                                                                                  0.087     8.986
data required time                                                                                                                                                                                                                                         8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                         8.986
data arrival time                                                                                                                                                                                                                                         -2.714
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                6.273


#Path 13
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff2.R[0] (dffsre at (1,2) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rst1.inpad[0] (.input at (7,0))                                                                    0.000     1.000
| (intra 'io' routing)                                                                             0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                                                       0.000     1.099
| (CHANX:718607 L4 length:3 (7,0)->(4,0))                                                          0.120     1.219
| (CHANY:1121250 L4 length:0 (4,1)->(4,1))                                                         0.120     1.339
| (CHANX:724035 L4 length:3 (4,1)->(1,1))                                                          0.120     1.459
| (IPIN:31676 side:TOP (1,1))                                                                      0.164     1.623
| (intra 'clb' routing)                                                                            0.208     1.831
$abc$509$auto$simplemap.cc:333:simplemap_lut$496[1].in[0] (.names at (1,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                                         0.120     1.951
$abc$509$auto$simplemap.cc:333:simplemap_lut$496[1].out[0] (.names at (1,1))                       0.000     1.951
| (intra 'clb' routing)                                                                            0.149     2.100
| (OPIN:31660 side:RIGHT (1,1))                                                                    0.000     2.100
| (CHANY:1106712 L4 length:3 (1,1)->(1,4))                                                         0.120     2.220
| (IPIN:52073 side:RIGHT (1,2))                                                                    0.164     2.383
| (intra 'clb' routing)                                                                            0.020     2.404
ff2.R[0] (dffsre at (1,2))                                                                         0.000     2.404
data arrival time                                                                                            2.404

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
ff2.C[0] (dffsre at (1,2))                                                                         0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                    0.087     8.986
data required time                                                                                           8.986
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.986
data arrival time                                                                                           -2.404
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  6.583


#Path 14
Startpoint: start.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff1.D[0] (dffsre at (1,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (9,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:3402 side:TOP (9,0))                                     0.000     1.099
| (CHANX:718741 L4 length:3 (9,0)->(6,0))                        0.120     1.219
| (CHANX:718525 L4 length:3 (6,0)->(3,0))                        0.120     1.339
| (CHANY:1121218 L4 length:0 (4,1)->(4,1))                       0.120     1.459
| (CHANX:724003 L4 length:3 (4,1)->(1,1))                        0.120     1.579
| (IPIN:31668 side:TOP (1,1))                                    0.164     1.743
| (intra 'clb' routing)                                          0.208     1.951
$abc$346$li0_li0.in[0] (.names at (1,1))                         0.000     1.951
| (primitive '.names' combinational delay)                       0.280     2.231
$abc$346$li0_li0.out[0] (.names at (1,1))                        0.000     2.231
| (intra 'clb' routing)                                          0.000     2.231
ff1.D[0] (dffsre at (1,1))                                       0.000     2.231
data arrival time                                                          2.231

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff1.C[0] (dffsre at (1,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.231
--------------------------------------------------------------------------------
slack (MET)                                                                6.605


#End of timing report
