<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="xilinxproject-versuch1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NAND_gate_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SimBox.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SimBox.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SimBox.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SimBox.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SimBox.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SimBox.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SimBox.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SimBox.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SimBox.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SimBox1234_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SimBox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SimBox_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SimBox_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eq_gate_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eq_gate_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_simbox_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="full_adder_simbox_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="half_adder_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_gate_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_gate_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477477909" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1477477909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477565999" xil_pn:in_ck="8991003884790724988" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477565999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="eq_gate.vhd"/>
      <outfile xil_pn:name="eq_gate_simbox.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="full_adder_simbox.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="half_adder_simbox.vhd"/>
      <outfile xil_pn:name="mux_gate.vhd"/>
      <outfile xil_pn:name="mux_gate_simbox.vhd"/>
      <outfile xil_pn:name="nand_complete.vhd"/>
      <outfile xil_pn:name="nand_simbox.vhd"/>
      <outfile xil_pn:name="simbox-vorereitungsaufgabe2.vhd"/>
      <outfile xil_pn:name="vorbereitungsaufgabe2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1477566092" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4374404516762481274" xil_pn:start_ts="1477566092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477566092" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7398616169613471236" xil_pn:start_ts="1477566092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477477909" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7052466318833972549" xil_pn:start_ts="1477477909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477565999" xil_pn:in_ck="8991003884790724988" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1477565999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="eq_gate.vhd"/>
      <outfile xil_pn:name="eq_gate_simbox.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="full_adder_simbox.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="half_adder_simbox.vhd"/>
      <outfile xil_pn:name="mux_gate.vhd"/>
      <outfile xil_pn:name="mux_gate_simbox.vhd"/>
      <outfile xil_pn:name="nand_complete.vhd"/>
      <outfile xil_pn:name="nand_simbox.vhd"/>
      <outfile xil_pn:name="simbox-vorereitungsaufgabe2.vhd"/>
      <outfile xil_pn:name="vorbereitungsaufgabe2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1477566094" xil_pn:in_ck="8991003884790724988" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3365879838730409505" xil_pn:start_ts="1477566092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="full_adder_simbox_beh.prj"/>
      <outfile xil_pn:name="full_adder_simbox_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1477566094" xil_pn:in_ck="-4408975354537977338" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6049398255074565452" xil_pn:start_ts="1477566094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_adder_simbox_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1477477374" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1477477374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477477374" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7040148708001867530" xil_pn:start_ts="1477477374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477477374" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7052466318833972549" xil_pn:start_ts="1477477374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477477374" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1477477374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477477374" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4435030027639327304" xil_pn:start_ts="1477477374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477477374" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1477477374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477477374" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5896733480235636751" xil_pn:start_ts="1477477374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477477385" xil_pn:in_ck="5272963350172663088" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6503257174898958690" xil_pn:start_ts="1477477374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="SimBox.lso"/>
      <outfile xil_pn:name="SimBox.ngc"/>
      <outfile xil_pn:name="SimBox.ngr"/>
      <outfile xil_pn:name="SimBox.prj"/>
      <outfile xil_pn:name="SimBox.stx"/>
      <outfile xil_pn:name="SimBox.syr"/>
      <outfile xil_pn:name="SimBox.xst"/>
      <outfile xil_pn:name="SimBox_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1477477385" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8762231976175229203" xil_pn:start_ts="1477477385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477477391" xil_pn:in_ck="4004561245563384" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2059155287124479536" xil_pn:start_ts="1477477385">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
