#ChipScope Core Inserter Project File Version 3.0
#Fri Jan 29 23:48:40 CET 2016
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\command set test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\command set test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\command set test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=19
Project.filter<0>=
Project.filter<10>=*count*
Project.filter<11>=*counter*
Project.filter<12>=*flash_control*
Project.filter<13>=*flash_ctrl*
Project.filter<14>=*fctrl*
Project.filter<15>=*fctrl_addr*
Project.filter<16>=*fctrl_din*
Project.filter<17>=*bitfile_addr*
Project.filter<18>=*bitfile_address*
Project.filter<1>=*AFULL*
Project.filter<2>=SPI_FLASH_CONTROL_inst/*
Project.filter<3>=*afull*
Project.filter<4>=*cnt*
Project.filter<5>=*rts*
Project.filter<6>=*usb*
Project.filter<7>=*usb
Project.filter<8>=*rtsn*
Project.filter<9>=*write_buffer_inst*
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=g_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=start_bitfile_read_from_uart
Project.unit<0>.dataChannel<10>=tl_stim_gen.data_handling_state_FSM_FFd1
Project.unit<0>.dataChannel<11>=tl_stim_gen.data_handling_state_FSM_FFd2
Project.unit<0>.dataChannel<12>=tl_stim_gen.data_handling_state_FSM_FFd3
Project.unit<0>.dataChannel<13>=tl_stim_gen.data_handling_counter_0
Project.unit<0>.dataChannel<14>=tl_stim_gen.data_handling_counter_1
Project.unit<0>.dataChannel<15>=tl_stim_gen.data_handling_counter_2
Project.unit<0>.dataChannel<16>=tl_stim_gen.data_handling_counter_3
Project.unit<0>.dataChannel<17>=tl_stim_gen.data_handling_counter_4
Project.unit<0>.dataChannel<18>=tl_stim_gen.data_handling_counter_5
Project.unit<0>.dataChannel<19>=tl_stim_gen.data_handling_counter_6
Project.unit<0>.dataChannel<1>=start_bitfile_write_to_uart
Project.unit<0>.dataChannel<20>=tl_stim_gen.data_handling_counter_7
Project.unit<0>.dataChannel<21>=tl_stim_gen.data_handling_counter_8
Project.unit<0>.dataChannel<22>=tl_stim_gen.data_handling_counter_9
Project.unit<0>.dataChannel<23>=tl_stim_gen.data_handling_counter_10
Project.unit<0>.dataChannel<24>=tl_stim_gen.data_handling_counter_11
Project.unit<0>.dataChannel<25>=tl_stim_gen.data_handling_counter_12
Project.unit<0>.dataChannel<26>=tl_stim_gen.data_handling_counter_13
Project.unit<0>.dataChannel<27>=tl_stim_gen.data_handling_counter_14
Project.unit<0>.dataChannel<28>=tl_stim_gen.data_handling_counter_15
Project.unit<0>.dataChannel<29>=tl_stim_gen.data_handling_counter_16
Project.unit<0>.dataChannel<2>=start_settings_read_from_flash
Project.unit<0>.dataChannel<30>=tl_stim_gen.data_handling_counter_17
Project.unit<0>.dataChannel<31>=tl_stim_gen.data_handling_counter_18
Project.unit<0>.dataChannel<32>=tl_stim_gen.data_handling_counter_19
Project.unit<0>.dataChannel<33>=tl_stim_gen.data_handling_counter_20
Project.unit<0>.dataChannel<34>=spi_flash_control_stim_gen.state_FSM_FFd1
Project.unit<0>.dataChannel<35>=spi_flash_control_stim_gen.state_FSM_FFd2
Project.unit<0>.dataChannel<36>=spi_flash_control_stim_gen.state_FSM_FFd3
Project.unit<0>.dataChannel<37>=fctrl_din<0>
Project.unit<0>.dataChannel<38>=fctrl_din<1>
Project.unit<0>.dataChannel<39>=fctrl_din<2>
Project.unit<0>.dataChannel<3>=start_settings_read_from_uart
Project.unit<0>.dataChannel<40>=fctrl_din<3>
Project.unit<0>.dataChannel<41>=fctrl_din<4>
Project.unit<0>.dataChannel<42>=fctrl_din<5>
Project.unit<0>.dataChannel<43>=fctrl_din<6>
Project.unit<0>.dataChannel<44>=fctrl_din<7>
Project.unit<0>.dataChannel<45>=spi_flash_control_stim_gen.counter<0>
Project.unit<0>.dataChannel<46>=spi_flash_control_stim_gen.counter<1>
Project.unit<0>.dataChannel<47>=spi_flash_control_stim_gen.counter<2>
Project.unit<0>.dataChannel<48>=spi_flash_control_stim_gen.counter<3>
Project.unit<0>.dataChannel<49>=spi_flash_control_stim_gen.counter<4>
Project.unit<0>.dataChannel<4>=start_settings_write_to_flash
Project.unit<0>.dataChannel<50>=spi_flash_control_stim_gen.counter<5>
Project.unit<0>.dataChannel<51>=spi_flash_control_stim_gen.counter<6>
Project.unit<0>.dataChannel<52>=spi_flash_control_stim_gen.counter<7>
Project.unit<0>.dataChannel<53>=spi_flash_control_stim_gen.counter<8>
Project.unit<0>.dataChannel<54>=spi_flash_control_stim_gen.counter<9>
Project.unit<0>.dataChannel<55>=spi_flash_control_stim_gen.counter<10>
Project.unit<0>.dataChannel<56>=spi_flash_control_stim_gen.counter<11>
Project.unit<0>.dataChannel<57>=spi_flash_control_stim_gen.counter<12>
Project.unit<0>.dataChannel<58>=spi_flash_control_stim_gen.counter<13>
Project.unit<0>.dataChannel<59>=spi_flash_control_stim_gen.counter<14>
Project.unit<0>.dataChannel<5>=start_settings_write_to_uart
Project.unit<0>.dataChannel<60>=spi_flash_control_stim_gen.counter<15>
Project.unit<0>.dataChannel<61>=spi_flash_control_stim_gen.counter<16>
Project.unit<0>.dataChannel<62>=spi_flash_control_stim_gen.counter<17>
Project.unit<0>.dataChannel<63>=spi_flash_control_stim_gen.counter<18>
Project.unit<0>.dataChannel<64>=spi_flash_control_stim_gen.counter<19>
Project.unit<0>.dataChannel<65>=spi_flash_control_stim_gen.counter<20>
Project.unit<0>.dataChannel<66>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_0
Project.unit<0>.dataChannel<67>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_1
Project.unit<0>.dataChannel<68>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_2
Project.unit<0>.dataChannel<69>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_3
Project.unit<0>.dataChannel<6>=start_sysinfo_to_uart
Project.unit<0>.dataChannel<70>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_4
Project.unit<0>.dataChannel<71>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_5
Project.unit<0>.dataChannel<72>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_6
Project.unit<0>.dataChannel<73>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_7
Project.unit<0>.dataChannel<74>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_8
Project.unit<0>.dataChannel<75>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_9
Project.unit<0>.dataChannel<76>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_10
Project.unit<0>.dataChannel<77>=USB_RTSN_OBUF
Project.unit<0>.dataChannel<7>=bitfile_index_0
Project.unit<0>.dataChannel<8>=tl_stim_gen.cmd_eval_state_FSM_FFd1
Project.unit<0>.dataChannel<9>=tl_stim_gen.cmd_eval_state_FSM_FFd2
Project.unit<0>.dataDepth=1024
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=78
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=start_bitfile_read_from_uart
Project.unit<0>.triggerChannel<0><1>=start_bitfile_write_to_uart
Project.unit<0>.triggerChannel<0><2>=start_settings_read_from_flash
Project.unit<0>.triggerChannel<0><3>=start_settings_read_from_uart
Project.unit<0>.triggerChannel<0><4>=start_settings_write_to_flash
Project.unit<0>.triggerChannel<0><5>=start_settings_write_to_uart
Project.unit<0>.triggerChannel<0><6>=start_sysinfo_to_uart
Project.unit<0>.triggerChannel<1><0>=bitfile_index_0
Project.unit<0>.triggerChannel<2><0>=tl_stim_gen.cmd_eval_state_FSM_FFd1
Project.unit<0>.triggerChannel<2><1>=tl_stim_gen.cmd_eval_state_FSM_FFd2
Project.unit<0>.triggerChannel<3><0>=tl_stim_gen.data_handling_state_FSM_FFd1
Project.unit<0>.triggerChannel<3><1>=tl_stim_gen.data_handling_state_FSM_FFd2
Project.unit<0>.triggerChannel<3><2>=tl_stim_gen.data_handling_state_FSM_FFd3
Project.unit<0>.triggerChannel<4><0>=tl_stim_gen.data_handling_counter_0
Project.unit<0>.triggerChannel<4><10>=tl_stim_gen.data_handling_counter_10
Project.unit<0>.triggerChannel<4><11>=tl_stim_gen.data_handling_counter_11
Project.unit<0>.triggerChannel<4><12>=tl_stim_gen.data_handling_counter_12
Project.unit<0>.triggerChannel<4><13>=tl_stim_gen.data_handling_counter_13
Project.unit<0>.triggerChannel<4><14>=tl_stim_gen.data_handling_counter_14
Project.unit<0>.triggerChannel<4><15>=tl_stim_gen.data_handling_counter_15
Project.unit<0>.triggerChannel<4><16>=tl_stim_gen.data_handling_counter_16
Project.unit<0>.triggerChannel<4><17>=tl_stim_gen.data_handling_counter_17
Project.unit<0>.triggerChannel<4><18>=tl_stim_gen.data_handling_counter_18
Project.unit<0>.triggerChannel<4><19>=tl_stim_gen.data_handling_counter_19
Project.unit<0>.triggerChannel<4><1>=tl_stim_gen.data_handling_counter_1
Project.unit<0>.triggerChannel<4><20>=tl_stim_gen.data_handling_counter_20
Project.unit<0>.triggerChannel<4><2>=tl_stim_gen.data_handling_counter_2
Project.unit<0>.triggerChannel<4><3>=tl_stim_gen.data_handling_counter_3
Project.unit<0>.triggerChannel<4><4>=tl_stim_gen.data_handling_counter_4
Project.unit<0>.triggerChannel<4><5>=tl_stim_gen.data_handling_counter_5
Project.unit<0>.triggerChannel<4><6>=tl_stim_gen.data_handling_counter_6
Project.unit<0>.triggerChannel<4><7>=tl_stim_gen.data_handling_counter_7
Project.unit<0>.triggerChannel<4><8>=tl_stim_gen.data_handling_counter_8
Project.unit<0>.triggerChannel<4><9>=tl_stim_gen.data_handling_counter_9
Project.unit<0>.triggerChannel<5><0>=spi_flash_control_stim_gen.state_FSM_FFd1
Project.unit<0>.triggerChannel<5><1>=spi_flash_control_stim_gen.state_FSM_FFd2
Project.unit<0>.triggerChannel<5><2>=spi_flash_control_stim_gen.state_FSM_FFd3
Project.unit<0>.triggerChannel<6><0>=fctrl_din<0>
Project.unit<0>.triggerChannel<6><1>=fctrl_din<1>
Project.unit<0>.triggerChannel<6><2>=fctrl_din<2>
Project.unit<0>.triggerChannel<6><3>=fctrl_din<3>
Project.unit<0>.triggerChannel<6><4>=fctrl_din<4>
Project.unit<0>.triggerChannel<6><5>=fctrl_din<5>
Project.unit<0>.triggerChannel<6><6>=fctrl_din<6>
Project.unit<0>.triggerChannel<6><7>=fctrl_din<7>
Project.unit<0>.triggerChannel<7><0>=spi_flash_control_stim_gen.counter<0>
Project.unit<0>.triggerChannel<7><10>=spi_flash_control_stim_gen.counter<10>
Project.unit<0>.triggerChannel<7><11>=spi_flash_control_stim_gen.counter<11>
Project.unit<0>.triggerChannel<7><12>=spi_flash_control_stim_gen.counter<12>
Project.unit<0>.triggerChannel<7><13>=spi_flash_control_stim_gen.counter<13>
Project.unit<0>.triggerChannel<7><14>=spi_flash_control_stim_gen.counter<14>
Project.unit<0>.triggerChannel<7><15>=spi_flash_control_stim_gen.counter<15>
Project.unit<0>.triggerChannel<7><16>=spi_flash_control_stim_gen.counter<16>
Project.unit<0>.triggerChannel<7><17>=spi_flash_control_stim_gen.counter<17>
Project.unit<0>.triggerChannel<7><18>=spi_flash_control_stim_gen.counter<18>
Project.unit<0>.triggerChannel<7><19>=spi_flash_control_stim_gen.counter<19>
Project.unit<0>.triggerChannel<7><1>=spi_flash_control_stim_gen.counter<1>
Project.unit<0>.triggerChannel<7><20>=spi_flash_control_stim_gen.counter<20>
Project.unit<0>.triggerChannel<7><2>=spi_flash_control_stim_gen.counter<2>
Project.unit<0>.triggerChannel<7><3>=spi_flash_control_stim_gen.counter<3>
Project.unit<0>.triggerChannel<7><4>=spi_flash_control_stim_gen.counter<4>
Project.unit<0>.triggerChannel<7><5>=spi_flash_control_stim_gen.counter<5>
Project.unit<0>.triggerChannel<7><6>=spi_flash_control_stim_gen.counter<6>
Project.unit<0>.triggerChannel<7><7>=spi_flash_control_stim_gen.counter<7>
Project.unit<0>.triggerChannel<7><8>=spi_flash_control_stim_gen.counter<8>
Project.unit<0>.triggerChannel<7><9>=spi_flash_control_stim_gen.counter<9>
Project.unit<0>.triggerChannel<8><0>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_0
Project.unit<0>.triggerChannel<8><10>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_10
Project.unit<0>.triggerChannel<8><1>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_1
Project.unit<0>.triggerChannel<8><2>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_2
Project.unit<0>.triggerChannel<8><3>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_3
Project.unit<0>.triggerChannel<8><4>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_4
Project.unit<0>.triggerChannel<8><5>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_5
Project.unit<0>.triggerChannel<8><6>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_6
Project.unit<0>.triggerChannel<8><7>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_7
Project.unit<0>.triggerChannel<8><8>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_8
Project.unit<0>.triggerChannel<8><9>=SPI_FLASH_CONTROL_inst/write_buffer_inst/Mshreg_COUNT_9
Project.unit<0>.triggerChannel<9><0>=USB_RTSN_OBUF
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCount<2>=1
Project.unit<0>.triggerMatchCount<3>=1
Project.unit<0>.triggerMatchCount<4>=1
Project.unit<0>.triggerMatchCount<5>=1
Project.unit<0>.triggerMatchCount<6>=1
Project.unit<0>.triggerMatchCount<7>=1
Project.unit<0>.triggerMatchCount<8>=1
Project.unit<0>.triggerMatchCount<9>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchCountWidth<2><0>=0
Project.unit<0>.triggerMatchCountWidth<3><0>=0
Project.unit<0>.triggerMatchCountWidth<4><0>=0
Project.unit<0>.triggerMatchCountWidth<5><0>=0
Project.unit<0>.triggerMatchCountWidth<6><0>=0
Project.unit<0>.triggerMatchCountWidth<7><0>=0
Project.unit<0>.triggerMatchCountWidth<8><0>=0
Project.unit<0>.triggerMatchCountWidth<9><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerMatchType<2><0>=1
Project.unit<0>.triggerMatchType<3><0>=1
Project.unit<0>.triggerMatchType<4><0>=1
Project.unit<0>.triggerMatchType<5><0>=1
Project.unit<0>.triggerMatchType<6><0>=1
Project.unit<0>.triggerMatchType<7><0>=1
Project.unit<0>.triggerMatchType<8><0>=1
Project.unit<0>.triggerMatchType<9><0>=1
Project.unit<0>.triggerPortCount=10
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortIsData<2>=true
Project.unit<0>.triggerPortIsData<3>=true
Project.unit<0>.triggerPortIsData<4>=true
Project.unit<0>.triggerPortIsData<5>=true
Project.unit<0>.triggerPortIsData<6>=true
Project.unit<0>.triggerPortIsData<7>=true
Project.unit<0>.triggerPortIsData<8>=true
Project.unit<0>.triggerPortIsData<9>=true
Project.unit<0>.triggerPortWidth<0>=7
Project.unit<0>.triggerPortWidth<1>=1
Project.unit<0>.triggerPortWidth<2>=2
Project.unit<0>.triggerPortWidth<3>=3
Project.unit<0>.triggerPortWidth<4>=21
Project.unit<0>.triggerPortWidth<5>=3
Project.unit<0>.triggerPortWidth<6>=8
Project.unit<0>.triggerPortWidth<7>=21
Project.unit<0>.triggerPortWidth<8>=11
Project.unit<0>.triggerPortWidth<9>=1
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
