<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mmu.h source code [xv6/mmu.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'xv6/mmu.h'; var root_path = '..'; var data_path = 'https://code.woboq.org/data';</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='./'>xv6</a>/<a href='mmu.h.html'>mmu.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>// This file contains definitions for the</i></td></tr>
<tr><th id="2">2</th><td><i>// x86 memory management unit (MMU).</i></td></tr>
<tr><th id="3">3</th><td><i></i></td></tr>
<tr><th id="4">4</th><td><i>// Eflags register</i></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/FL_IF" data-ref="_M/FL_IF">FL_IF</dfn>           0x00000200      // Interrupt Enable</u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i>// Control Register flags</i></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/CR0_PE" data-ref="_M/CR0_PE">CR0_PE</dfn>          0x00000001      // Protection Enable</u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/CR0_WP" data-ref="_M/CR0_WP">CR0_WP</dfn>          0x00010000      // Write Protect</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/CR0_PG" data-ref="_M/CR0_PG">CR0_PG</dfn>          0x80000000      // Paging</u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/CR4_PSE" data-ref="_M/CR4_PSE">CR4_PSE</dfn>         0x00000010      // Page size extension</u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><i>// various segment selectors.</i></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/SEG_KCODE" data-ref="_M/SEG_KCODE">SEG_KCODE</dfn> 1  // kernel code</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/SEG_KDATA" data-ref="_M/SEG_KDATA">SEG_KDATA</dfn> 2  // kernel data+stack</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/SEG_UCODE" data-ref="_M/SEG_UCODE">SEG_UCODE</dfn> 3  // user code</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/SEG_UDATA" data-ref="_M/SEG_UDATA">SEG_UDATA</dfn> 4  // user data+stack</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/SEG_TSS" data-ref="_M/SEG_TSS">SEG_TSS</dfn>   5  // this process's task state</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i>// cpu-&gt;gdt[NSEGS] holds the above segments.</i></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/NSEGS" data-ref="_M/NSEGS">NSEGS</dfn>     6</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/__ASSEMBLER__">__ASSEMBLER__</span></u></td></tr>
<tr><th id="25">25</th><td><i>// Segment Descriptor</i></td></tr>
<tr><th id="26">26</th><td><b>struct</b> segdesc {</td></tr>
<tr><th id="27">27</th><td>  uint lim_15_0 : <var>16</var>;  <i>// Low bits of segment limit</i></td></tr>
<tr><th id="28">28</th><td>  uint base_15_0 : <var>16</var>; <i>// Low bits of segment base address</i></td></tr>
<tr><th id="29">29</th><td>  uint base_23_16 : <var>8</var>; <i>// Middle bits of segment base address</i></td></tr>
<tr><th id="30">30</th><td>  uint type : <var>4</var>;       <i>// Segment type (see STS_ constants)</i></td></tr>
<tr><th id="31">31</th><td>  uint s : <var>1</var>;          <i>// 0 = system, 1 = application</i></td></tr>
<tr><th id="32">32</th><td>  uint dpl : <var>2</var>;        <i>// Descriptor Privilege Level</i></td></tr>
<tr><th id="33">33</th><td>  uint p : <var>1</var>;          <i>// Present</i></td></tr>
<tr><th id="34">34</th><td>  uint lim_19_16 : <var>4</var>;  <i>// High bits of segment limit</i></td></tr>
<tr><th id="35">35</th><td>  uint avl : <var>1</var>;        <i>// Unused (available for software use)</i></td></tr>
<tr><th id="36">36</th><td>  uint rsv1 : <var>1</var>;       <i>// Reserved</i></td></tr>
<tr><th id="37">37</th><td>  uint db : <var>1</var>;         <i>// 0 = 16-bit segment, 1 = 32-bit segment</i></td></tr>
<tr><th id="38">38</th><td>  uint g : <var>1</var>;          <i>// Granularity: limit scaled by 4K when set</i></td></tr>
<tr><th id="39">39</th><td>  uint base_31_24 : <var>8</var>; <i>// High bits of segment base address</i></td></tr>
<tr><th id="40">40</th><td>};</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>// Normal segment</i></td></tr>
<tr><th id="43">43</th><td><u>#define SEG(type, base, lim, dpl) (struct segdesc)    \</u></td></tr>
<tr><th id="44">44</th><td><u>{ ((lim) &gt;&gt; 12) &amp; 0xffff, (uint)(base) &amp; 0xffff,      \</u></td></tr>
<tr><th id="45">45</th><td><u>  ((uint)(base) &gt;&gt; 16) &amp; 0xff, type, 1, dpl, 1,       \</u></td></tr>
<tr><th id="46">46</th><td><u>  (uint)(lim) &gt;&gt; 28, 0, 0, 1, 1, (uint)(base) &gt;&gt; 24 }</u></td></tr>
<tr><th id="47">47</th><td><u>#define SEG16(type, base, lim, dpl) (struct segdesc)  \</u></td></tr>
<tr><th id="48">48</th><td><u>{ (lim) &amp; 0xffff, (uint)(base) &amp; 0xffff,              \</u></td></tr>
<tr><th id="49">49</th><td><u>  ((uint)(base) &gt;&gt; 16) &amp; 0xff, type, 1, dpl, 1,       \</u></td></tr>
<tr><th id="50">50</th><td><u>  (uint)(lim) &gt;&gt; 16, 0, 0, 1, 0, (uint)(base) &gt;&gt; 24 }</u></td></tr>
<tr><th id="51">51</th><td><u>#<span data-ppcond="24">endif</span></u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DPL_USER" data-ref="_M/DPL_USER">DPL_USER</dfn>    0x3     // User DPL</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>// Application segment type bits</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/STA_X" data-ref="_M/STA_X">STA_X</dfn>       0x8     // Executable segment</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/STA_W" data-ref="_M/STA_W">STA_W</dfn>       0x2     // Writeable (non-executable segments)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/STA_R" data-ref="_M/STA_R">STA_R</dfn>       0x2     // Readable (executable segments)</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>// System segment type bits</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/STS_T32A" data-ref="_M/STS_T32A">STS_T32A</dfn>    0x9     // Available 32-bit TSS</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/STS_IG32" data-ref="_M/STS_IG32">STS_IG32</dfn>    0xE     // 32-bit Interrupt Gate</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/STS_TG32" data-ref="_M/STS_TG32">STS_TG32</dfn>    0xF     // 32-bit Trap Gate</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>// A virtual address 'la' has a three-part structure as follows:</i></td></tr>
<tr><th id="66">66</th><td><i>//</i></td></tr>
<tr><th id="67">67</th><td><i>// +--------10------+-------10-------+---------12----------+</i></td></tr>
<tr><th id="68">68</th><td><i>// | Page Directory |   Page Table   | Offset within Page  |</i></td></tr>
<tr><th id="69">69</th><td><i>// |      Index     |      Index     |                     |</i></td></tr>
<tr><th id="70">70</th><td><i>// +----------------+----------------+---------------------+</i></td></tr>
<tr><th id="71">71</th><td><i>//  \--- PDX(va) --/ \--- PTX(va) --/</i></td></tr>
<tr><th id="72">72</th><td><i></i></td></tr>
<tr><th id="73">73</th><td><i>// page directory index</i></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PDX" data-ref="_M/PDX">PDX</dfn>(va)         (((uint)(va) &gt;&gt; PDXSHIFT) &amp; 0x3FF)</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>// page table index</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/PTX" data-ref="_M/PTX">PTX</dfn>(va)         (((uint)(va) &gt;&gt; PTXSHIFT) &amp; 0x3FF)</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>// construct virtual address from indexes and offset</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PGADDR" data-ref="_M/PGADDR">PGADDR</dfn>(d, t, o) ((uint)((d) &lt;&lt; PDXSHIFT | (t) &lt;&lt; PTXSHIFT | (o)))</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>// Page directory and page table constants.</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/NPDENTRIES" data-ref="_M/NPDENTRIES">NPDENTRIES</dfn>      1024    // # directory entries per page directory</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/NPTENTRIES" data-ref="_M/NPTENTRIES">NPTENTRIES</dfn>      1024    // # PTEs per page table</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/PGSIZE" data-ref="_M/PGSIZE">PGSIZE</dfn>          4096    // bytes mapped by a page</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/PTXSHIFT" data-ref="_M/PTXSHIFT">PTXSHIFT</dfn>        12      // offset of PTX in a linear address</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/PDXSHIFT" data-ref="_M/PDXSHIFT">PDXSHIFT</dfn>        22      // offset of PDX in a linear address</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/PGROUNDUP" data-ref="_M/PGROUNDUP">PGROUNDUP</dfn>(sz)  (((sz)+PGSIZE-1) &amp; ~(PGSIZE-1))</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PGROUNDDOWN" data-ref="_M/PGROUNDDOWN">PGROUNDDOWN</dfn>(a) (((a)) &amp; ~(PGSIZE-1))</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>// Page table/directory entry flags.</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/PTE_P" data-ref="_M/PTE_P">PTE_P</dfn>           0x001   // Present</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/PTE_W" data-ref="_M/PTE_W">PTE_W</dfn>           0x002   // Writeable</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/PTE_U" data-ref="_M/PTE_U">PTE_U</dfn>           0x004   // User</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/PTE_PS" data-ref="_M/PTE_PS">PTE_PS</dfn>          0x080   // Page Size</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>// Address in page table or page directory entry</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/PTE_ADDR" data-ref="_M/PTE_ADDR">PTE_ADDR</dfn>(pte)   ((uint)(pte) &amp; ~0xFFF)</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/PTE_FLAGS" data-ref="_M/PTE_FLAGS">PTE_FLAGS</dfn>(pte)  ((uint)(pte) &amp;  0xFFF)</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#<span data-ppcond="103">ifndef</span> <span class="macro" data-ref="_M/__ASSEMBLER__">__ASSEMBLER__</span></u></td></tr>
<tr><th id="104">104</th><td><b>typedef</b> uint pte_t;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>// Task state segment format</i></td></tr>
<tr><th id="107">107</th><td><b>struct</b> taskstate {</td></tr>
<tr><th id="108">108</th><td>  uint link;         <i>// Old ts selector</i></td></tr>
<tr><th id="109">109</th><td>  uint esp0;         <i>// Stack pointers and segment selectors</i></td></tr>
<tr><th id="110">110</th><td>  ushort ss0;        <i>//   after an increase in privilege level</i></td></tr>
<tr><th id="111">111</th><td>  ushort padding1;</td></tr>
<tr><th id="112">112</th><td>  uint *esp1;</td></tr>
<tr><th id="113">113</th><td>  ushort ss1;</td></tr>
<tr><th id="114">114</th><td>  ushort padding2;</td></tr>
<tr><th id="115">115</th><td>  uint *esp2;</td></tr>
<tr><th id="116">116</th><td>  ushort ss2;</td></tr>
<tr><th id="117">117</th><td>  ushort padding3;</td></tr>
<tr><th id="118">118</th><td>  <em>void</em> *cr3;         <i>// Page directory base</i></td></tr>
<tr><th id="119">119</th><td>  uint *eip;         <i>// Saved state from last task switch</i></td></tr>
<tr><th id="120">120</th><td>  uint eflags;</td></tr>
<tr><th id="121">121</th><td>  uint eax;          <i>// More saved state (registers)</i></td></tr>
<tr><th id="122">122</th><td>  uint ecx;</td></tr>
<tr><th id="123">123</th><td>  uint edx;</td></tr>
<tr><th id="124">124</th><td>  uint ebx;</td></tr>
<tr><th id="125">125</th><td>  uint *esp;</td></tr>
<tr><th id="126">126</th><td>  uint *ebp;</td></tr>
<tr><th id="127">127</th><td>  uint esi;</td></tr>
<tr><th id="128">128</th><td>  uint edi;</td></tr>
<tr><th id="129">129</th><td>  ushort es;         <i>// Even more saved state (segment selectors)</i></td></tr>
<tr><th id="130">130</th><td>  ushort padding4;</td></tr>
<tr><th id="131">131</th><td>  ushort cs;</td></tr>
<tr><th id="132">132</th><td>  ushort padding5;</td></tr>
<tr><th id="133">133</th><td>  ushort ss;</td></tr>
<tr><th id="134">134</th><td>  ushort padding6;</td></tr>
<tr><th id="135">135</th><td>  ushort ds;</td></tr>
<tr><th id="136">136</th><td>  ushort padding7;</td></tr>
<tr><th id="137">137</th><td>  ushort fs;</td></tr>
<tr><th id="138">138</th><td>  ushort padding8;</td></tr>
<tr><th id="139">139</th><td>  ushort gs;</td></tr>
<tr><th id="140">140</th><td>  ushort padding9;</td></tr>
<tr><th id="141">141</th><td>  ushort ldt;</td></tr>
<tr><th id="142">142</th><td>  ushort padding10;</td></tr>
<tr><th id="143">143</th><td>  ushort t;          <i>// Trap on task switch</i></td></tr>
<tr><th id="144">144</th><td>  ushort iomb;       <i>// I/O map base address</i></td></tr>
<tr><th id="145">145</th><td>};</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>// Gate descriptors for interrupts and traps</i></td></tr>
<tr><th id="148">148</th><td><b>struct</b> gatedesc {</td></tr>
<tr><th id="149">149</th><td>  uint off_15_0 : <var>16</var>;   <i>// low 16 bits of offset in segment</i></td></tr>
<tr><th id="150">150</th><td>  uint cs : <var>16</var>;         <i>// code segment selector</i></td></tr>
<tr><th id="151">151</th><td>  uint args : <var>5</var>;        <i>// # args, 0 for interrupt/trap gates</i></td></tr>
<tr><th id="152">152</th><td>  uint rsv1 : <var>3</var>;        <i>// reserved(should be zero I guess)</i></td></tr>
<tr><th id="153">153</th><td>  uint type : <var>4</var>;        <i>// type(STS_{IG32,TG32})</i></td></tr>
<tr><th id="154">154</th><td>  uint s : <var>1</var>;           <i>// must be 0 (system)</i></td></tr>
<tr><th id="155">155</th><td>  uint dpl : <var>2</var>;         <i>// descriptor(meaning new) privilege level</i></td></tr>
<tr><th id="156">156</th><td>  uint p : <var>1</var>;           <i>// Present</i></td></tr>
<tr><th id="157">157</th><td>  uint off_31_16 : <var>16</var>;  <i>// high bits of offset in segment</i></td></tr>
<tr><th id="158">158</th><td>};</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i>// Set up a normal interrupt/trap gate descriptor.</i></td></tr>
<tr><th id="161">161</th><td><i>// - istrap: 1 for a trap (= exception) gate, 0 for an interrupt gate.</i></td></tr>
<tr><th id="162">162</th><td><i>//   interrupt gate clears FL_IF, trap gate leaves FL_IF alone</i></td></tr>
<tr><th id="163">163</th><td><i>// - sel: Code segment selector for interrupt/trap handler</i></td></tr>
<tr><th id="164">164</th><td><i>// - off: Offset in code segment for interrupt/trap handler</i></td></tr>
<tr><th id="165">165</th><td><i>// - dpl: Descriptor Privilege Level -</i></td></tr>
<tr><th id="166">166</th><td><i>//        the privilege level required for software to invoke</i></td></tr>
<tr><th id="167">167</th><td><i>//        this interrupt/trap gate explicitly using an int instruction.</i></td></tr>
<tr><th id="168">168</th><td><u>#define SETGATE(gate, istrap, sel, off, d)                \</u></td></tr>
<tr><th id="169">169</th><td><u>{                                                         \</u></td></tr>
<tr><th id="170">170</th><td><u>  (gate).off_15_0 = (uint)(off) &amp; 0xffff;                \</u></td></tr>
<tr><th id="171">171</th><td><u>  (gate).cs = (sel);                                      \</u></td></tr>
<tr><th id="172">172</th><td><u>  (gate).args = 0;                                        \</u></td></tr>
<tr><th id="173">173</th><td><u>  (gate).rsv1 = 0;                                        \</u></td></tr>
<tr><th id="174">174</th><td><u>  (gate).type = (istrap) ? STS_TG32 : STS_IG32;           \</u></td></tr>
<tr><th id="175">175</th><td><u>  (gate).s = 0;                                           \</u></td></tr>
<tr><th id="176">176</th><td><u>  (gate).dpl = (d);                                       \</u></td></tr>
<tr><th id="177">177</th><td><u>  (gate).p = 1;                                           \</u></td></tr>
<tr><th id="178">178</th><td><u>  (gate).off_31_16 = (uint)(off) &gt;&gt; 16;                  \</u></td></tr>
<tr><th id="179">179</th><td><u>}</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#<span data-ppcond="103">endif</span></u></td></tr>
<tr><th id="182">182</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='bootasm.S.html'>xv6/bootasm.S</a><br/>Generated on <em>2019-Jul-19</em> from project xv6 revision <em>xv6-rev11</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
