<stg><name>dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0</name>


<trans_list>

<trans id="166" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:0  %data_7_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read11"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:1  %data_6_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:2  %data_5_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:3  %data_4_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:4  %data_3_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:5  %data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:6  %data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:7  %data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:10  %r_V_cast = sext i16 %data_0_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:11  %r_V_8 = mul i26 %r_V_cast, 394

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:13  %r_V_8_0_1 = mul i26 %r_V_cast, -335

]]></Node>
<StgValue><ssdm name="r_V_8_0_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %tmp_17_0_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_0_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_0_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:15  %r_V_8_0_2 = mul i26 %r_V_cast, 943

]]></Node>
<StgValue><ssdm name="r_V_8_0_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:16  %tmp_17_0_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_0_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_0_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
arrayctor.loop1.preheader:17  %p_shl6 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_0_V_read_4, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="23" op_0_bw="22">
<![CDATA[
arrayctor.loop1.preheader:18  %p_shl6_cast = sext i22 %p_shl6 to i23

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:19  %p_neg7 = sub i23 0, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="p_neg7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader:20  %p_shl8 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_0_V_read_4, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:21  %p_shl8_cast = sext i17 %p_shl8 to i23

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:22  %r_V_8_0_3 = sub i23 %p_neg7, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:23  %tmp_4 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %r_V_8_0_3, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="23" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:25  %r_V_1_cast1 = sext i16 %data_1_V_read_4 to i23

]]></Node>
<StgValue><ssdm name="r_V_1_cast1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:26  %r_V_1_cast = sext i16 %data_1_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="r_V_1_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:27  %r_V_8_1 = mul i26 %r_V_1_cast, 642

]]></Node>
<StgValue><ssdm name="r_V_8_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:28  %tmp_17_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:29  %r_V_8_1_1 = mul i23 %r_V_1_cast1, 44

]]></Node>
<StgValue><ssdm name="r_V_8_1_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:30  %tmp_7 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %r_V_8_1_1, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:32  %r_V_8_1_2 = mul i26 %r_V_1_cast, -872

]]></Node>
<StgValue><ssdm name="r_V_8_1_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %tmp_17_1_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_1_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_1_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:34  %r_V_8_1_3 = mul i26 %r_V_1_cast, 718

]]></Node>
<StgValue><ssdm name="r_V_8_1_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:35  %tmp_17_1_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_1_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_1_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:36  %r_V_2_cast1 = sext i16 %data_2_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="r_V_2_cast1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="25" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:37  %r_V_2_cast = sext i16 %data_2_V_read_4 to i25

]]></Node>
<StgValue><ssdm name="r_V_2_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:38  %r_V_8_2 = mul i25 %r_V_2_cast, 172

]]></Node>
<StgValue><ssdm name="r_V_8_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:39  %tmp_s = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_8_2, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:41  %r_V_8_2_1 = mul i26 %r_V_2_cast1, -374

]]></Node>
<StgValue><ssdm name="r_V_8_2_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:42  %tmp_17_2_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_2_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_2_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:43  %r_V_8_2_2 = mul i26 %r_V_2_cast1, 700

]]></Node>
<StgValue><ssdm name="r_V_8_2_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %tmp_17_2_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_2_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_2_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:45  %r_V_8_2_3 = mul i26 %r_V_2_cast1, 828

]]></Node>
<StgValue><ssdm name="r_V_8_2_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %tmp_17_2_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_2_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_2_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:47  %r_V_3_cast1 = sext i16 %data_3_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="r_V_3_cast1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:48  %r_V_3_cast = sext i16 %data_3_V_read_4 to i25

]]></Node>
<StgValue><ssdm name="r_V_3_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:49  %r_V_8_3 = mul i25 %r_V_3_cast, 202

]]></Node>
<StgValue><ssdm name="r_V_8_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:50  %tmp_3 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_8_3, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:52  %r_V_8_3_1 = mul i26 %r_V_3_cast1, -477

]]></Node>
<StgValue><ssdm name="r_V_8_3_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:53  %tmp_17_3_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_3_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_3_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:54  %r_V_8_3_2 = mul i26 %r_V_3_cast1, 1179

]]></Node>
<StgValue><ssdm name="r_V_8_3_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:55  %tmp_17_3_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_3_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_3_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:56  %r_V_8_3_3 = mul i26 %r_V_3_cast1, -589

]]></Node>
<StgValue><ssdm name="r_V_8_3_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:57  %tmp_17_3_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_3_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_3_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="13">
<![CDATA[
arrayctor.loop1.preheader:24  %tmp_5 = sext i13 %tmp_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="13">
<![CDATA[
arrayctor.loop1.preheader:31  %tmp_8 = sext i13 %tmp_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:40  %tmp_2 = sext i15 %tmp_s to i16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:51  %tmp_6 = sext i15 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:58  %r_V_4_cast = sext i16 %data_4_V_read_2 to i25

]]></Node>
<StgValue><ssdm name="r_V_4_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:59  %r_V_4_cast1 = sext i16 %data_4_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="r_V_4_cast1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader:60  %p_shl4 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_4_V_read_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="20" op_0_bw="19">
<![CDATA[
arrayctor.loop1.preheader:61  %p_shl4_cast = sext i19 %p_shl4 to i20

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader:62  %p_shl5 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_4_V_read_2, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="20" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:63  %p_shl5_cast = sext i17 %p_shl5 to i20

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
arrayctor.loop1.preheader:64  %r_V_8_4 = add i20 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="r_V_8_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:65  %tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_8_4, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:67  %r_V_8_4_1 = mul i26 %r_V_4_cast1, 704

]]></Node>
<StgValue><ssdm name="r_V_8_4_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:68  %tmp_17_4_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_4_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_4_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:69  %r_V_8_4_2 = mul i25 %r_V_4_cast, -134

]]></Node>
<StgValue><ssdm name="r_V_8_4_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:70  %tmp_11 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_8_4_2, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:72  %r_V_8_4_3 = mul i25 %r_V_4_cast, -220

]]></Node>
<StgValue><ssdm name="r_V_8_4_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:73  %tmp_13 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_8_4_3, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="23" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:75  %r_V_5_cast1 = sext i16 %data_5_V_read_2 to i23

]]></Node>
<StgValue><ssdm name="r_V_5_cast1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:76  %r_V_5_cast = sext i16 %data_5_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="r_V_5_cast"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:77  %r_V_8_5 = mul i26 %r_V_5_cast, 330

]]></Node>
<StgValue><ssdm name="r_V_8_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:78  %tmp_17_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_5, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:79  %r_V_8_5_1 = mul i26 %r_V_5_cast, -741

]]></Node>
<StgValue><ssdm name="r_V_8_5_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:80  %tmp_17_5_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_5_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_5_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:81  %r_V_8_5_2 = mul i26 %r_V_5_cast, 432

]]></Node>
<StgValue><ssdm name="r_V_8_5_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:82  %tmp_17_5_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_5_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_5_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:83  %r_V_8_5_3 = mul i23 %r_V_5_cast1, 37

]]></Node>
<StgValue><ssdm name="r_V_8_5_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:84  %tmp_15 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %r_V_8_5_3, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:86  %r_V_6_cast1 = sext i16 %data_6_V_read_2 to i24

]]></Node>
<StgValue><ssdm name="r_V_6_cast1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="22" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:87  %r_V_6_cast2 = sext i16 %data_6_V_read_2 to i22

]]></Node>
<StgValue><ssdm name="r_V_6_cast2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:88  %r_V_6_cast = sext i16 %data_6_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="r_V_6_cast"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:89  %r_V_8_6 = mul i26 %r_V_6_cast, -719

]]></Node>
<StgValue><ssdm name="r_V_8_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:90  %tmp_17_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_6, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
arrayctor.loop1.preheader:91  %tmp_17 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_6_V_read_2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="22" op_0_bw="21">
<![CDATA[
arrayctor.loop1.preheader:92  %p_shl2 = sext i21 %tmp_17 to i22

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
arrayctor.loop1.preheader:93  %r_V_8_6_1 = sub i22 %r_V_6_cast2, %p_shl2

]]></Node>
<StgValue><ssdm name="r_V_8_6_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:94  %tmp_18 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %r_V_8_6_1, i32 10, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:96  %r_V_8_6_2 = mul i24 %r_V_6_cast1, 70

]]></Node>
<StgValue><ssdm name="r_V_8_6_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:97  %tmp_19 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %r_V_8_6_2, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
arrayctor.loop1.preheader:99  %r_V_8_6_3 = mul i22 %r_V_6_cast2, -29

]]></Node>
<StgValue><ssdm name="r_V_8_6_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:100  %tmp_21 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %r_V_8_6_3, i32 10, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:102  %r_V_7_cast = sext i16 %data_7_V_read11 to i25

]]></Node>
<StgValue><ssdm name="r_V_7_cast"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:103  %r_V_7_cast1 = sext i16 %data_7_V_read11 to i26

]]></Node>
<StgValue><ssdm name="r_V_7_cast1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:104  %r_V_8_7 = mul i26 %r_V_7_cast1, 302

]]></Node>
<StgValue><ssdm name="r_V_8_7"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:105  %tmp_17_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_8_7, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
arrayctor.loop1.preheader:106  %p_shl = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_7_V_read11, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="22" op_0_bw="21">
<![CDATA[
arrayctor.loop1.preheader:107  %p_shl_cast = sext i21 %p_shl to i22

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
arrayctor.loop1.preheader:108  %p_neg = sub i22 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader:109  %p_shl1 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_7_V_read11, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="22" op_0_bw="19">
<![CDATA[
arrayctor.loop1.preheader:110  %p_shl1_cast = sext i19 %p_shl1 to i22

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
arrayctor.loop1.preheader:111  %r_V_8_7_1 = sub i22 %p_neg, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_7_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:112  %tmp_23 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %r_V_8_7_1, i32 10, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:113  %tmp_25_cast = sext i12 %tmp_23 to i13

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:114  %r_V_8_7_2 = mul i25 %r_V_7_cast, 200

]]></Node>
<StgValue><ssdm name="r_V_8_7_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:115  %tmp_24 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_8_7_2, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:117  %r_V_8_7_3 = mul i25 %r_V_7_cast, 145

]]></Node>
<StgValue><ssdm name="r_V_8_7_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:118  %tmp_26 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_8_7_3, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:120  %tmp9 = add i16 %tmp_17_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:121  %tmp10 = add i16 %tmp_6, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:122  %tmp = add i16 %tmp9, %tmp10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:128  %tmp16 = add i16 %tmp_8, %tmp_17_0_1

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:129  %tmp17 = add i16 %tmp_17_3_1, %tmp_17_2_1

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:130  %tmp15 = add i16 %tmp16, %tmp17

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayctor.loop1.preheader:132  %tmp21 = add i13 %tmp_25_cast, 159

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:138  %tmp23 = add i16 %tmp_17_1_2, %tmp_17_0_2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:139  %tmp24 = add i16 %tmp_17_3_2, %tmp_17_2_2

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:140  %tmp22 = add i16 %tmp23, %tmp24

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:146  %tmp30 = add i16 %tmp_17_1_3, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:147  %tmp31 = add i16 %tmp_17_3_3, %tmp_17_2_3

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:148  %tmp29 = add i16 %tmp30, %tmp31

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:66  %tmp_10 = sext i10 %tmp_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:71  %tmp_12 = sext i15 %tmp_11 to i16

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:74  %tmp_14 = sext i15 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="13">
<![CDATA[
arrayctor.loop1.preheader:85  %tmp_16 = sext i13 %tmp_15 to i16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:95  %tmp_19_cast = sext i12 %tmp_18 to i14

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="14">
<![CDATA[
arrayctor.loop1.preheader:98  %tmp_20 = sext i14 %tmp_19 to i16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:101  %tmp_22 = sext i12 %tmp_21 to i16

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:116  %tmp_25 = sext i15 %tmp_24 to i16

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:119  %tmp_27 = sext i15 %tmp_26 to i16

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:123  %tmp12 = add i16 %tmp_17_5, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:124  %tmp14 = add i16 %tmp_17_7, -277

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:125  %tmp13 = add i16 %tmp_17_6, %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:126  %tmp11 = add i16 %tmp12, %tmp13

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:127  %res_0_V_write_assign = add i16 %tmp, %tmp11

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:131  %tmp19 = add i16 %tmp_17_5_1, %tmp_17_4_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="13">
<![CDATA[
arrayctor.loop1.preheader:133  %tmp21_cast = sext i13 %tmp21 to i14

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
arrayctor.loop1.preheader:134  %tmp20 = add i14 %tmp_19_cast, %tmp21_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="14">
<![CDATA[
arrayctor.loop1.preheader:135  %tmp20_cast = sext i14 %tmp20 to i16

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:136  %tmp18 = add i16 %tmp19, %tmp20_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:137  %acc_1_V = add i16 %tmp15, %tmp18

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:141  %tmp26 = add i16 %tmp_17_5_2, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:142  %tmp28 = add i16 %tmp_25, 358

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:143  %tmp27 = add i16 %tmp_20, %tmp28

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:144  %tmp25 = add i16 %tmp26, %tmp27

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:145  %acc_2_V = add i16 %tmp22, %tmp25

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:149  %tmp33 = add i16 %tmp_16, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:150  %tmp35 = add i16 %tmp_27, -114

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:151  %tmp34 = add i16 %tmp_22, %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:152  %tmp32 = add i16 %tmp33, %tmp34

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:153  %acc_3_V = add i16 %tmp29, %tmp32

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:154  %mrv = insertvalue { i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:155  %mrv_1 = insertvalue { i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:156  %mrv_2 = insertvalue { i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:157  %mrv_3 = insertvalue { i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:158  ret { i16, i16, i16, i16 } %mrv_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
