{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579700866838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579700866845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 16:47:46 2020 " "Processing started: Wed Jan 22 16:47:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579700866845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579700866845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579700866846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579700867474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579700867474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_keypad_display.v 5 5 " "Found 5 design units, including 5 entities, in source file bird_keypad_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 runner " "Found entity 1: runner" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579700877283 ""} { "Info" "ISGN_ENTITY_NAME" "2 bird_CPU " "Found entity 2: bird_CPU" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579700877283 ""} { "Info" "ISGN_ENTITY_NAME" "3 sev_seg_disp_slowed " "Found entity 3: sev_seg_disp_slowed" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579700877283 ""} { "Info" "ISGN_ENTITY_NAME" "4 sev_seg_disp " "Found entity 4: sev_seg_disp" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579700877283 ""} { "Info" "ISGN_ENTITY_NAME" "5 keypad " "Found entity 5: keypad" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579700877283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579700877283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "runner " "Elaborating entity \"runner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579700877354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display1_data bird_keypad_display.v(8) " "Verilog HDL or VHDL warning at bird_keypad_display.v(8): object \"display1_data\" assigned a value but never read" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1579700877356 "|runner"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG bird_keypad_display.v(12) " "Verilog HDL or VHDL warning at bird_keypad_display.v(12): object \"DEBUG\" assigned a value but never read" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1579700877357 "|runner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 bird_keypad_display.v(25) " "Verilog HDL assignment warning at bird_keypad_display.v(25): truncated value with size 32 to match size of target (26)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877357 "|runner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 RAM(311) " "Verilog HDL assignment warning at RAM(311): truncated value with size 24 to match size of target (16)" {  } { { "RAM" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/RAM" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877360 "|runner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_CPU bird_CPU:cpu " "Elaborating entity \"bird_CPU\" for hierarchy \"bird_CPU:cpu\"" {  } { { "bird_keypad_display.v" "cpu" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579700877394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_keypad_display.v(150) " "Verilog HDL assignment warning at bird_keypad_display.v(150): truncated value with size 32 to match size of target (16)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877395 "|runner|bird_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_keypad_display.v(157) " "Verilog HDL assignment warning at bird_keypad_display.v(157): truncated value with size 32 to match size of target (16)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877395 "|runner|bird_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_keypad_display.v(181) " "Verilog HDL assignment warning at bird_keypad_display.v(181): truncated value with size 32 to match size of target (16)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877396 "|runner|bird_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_keypad_display.v(185) " "Verilog HDL assignment warning at bird_keypad_display.v(185): truncated value with size 32 to match size of target (16)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877396 "|runner|bird_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_keypad_display.v(195) " "Verilog HDL assignment warning at bird_keypad_display.v(195): truncated value with size 32 to match size of target (16)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877396 "|runner|bird_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_keypad_display.v(199) " "Verilog HDL assignment warning at bird_keypad_display.v(199): truncated value with size 32 to match size of target (16)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877396 "|runner|bird_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird_keypad_display.v(290) " "Verilog HDL assignment warning at bird_keypad_display.v(290): truncated value with size 16 to match size of target (12)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877398 "|runner|bird_CPU:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sev_seg_disp bird_CPU:cpu\|sev_seg_disp:monitor2 " "Elaborating entity \"sev_seg_disp\" for hierarchy \"bird_CPU:cpu\|sev_seg_disp:monitor2\"" {  } { { "bird_keypad_display.v" "monitor2" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579700877452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 bird_keypad_display.v(435) " "Verilog HDL assignment warning at bird_keypad_display.v(435): truncated value with size 32 to match size of target (2)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877452 "|runner|bird_CPU:cpu|sev_seg_disp:monitor2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 bird_keypad_display.v(439) " "Verilog HDL assignment warning at bird_keypad_display.v(439): truncated value with size 32 to match size of target (26)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877452 "|runner|bird_CPU:cpu|sev_seg_disp:monitor2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:kp " "Elaborating entity \"keypad\" for hierarchy \"keypad:kp\"" {  } { { "bird_keypad_display.v" "kp" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579700877469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 bird_keypad_display.v(508) " "Verilog HDL assignment warning at bird_keypad_display.v(508): truncated value with size 32 to match size of target (26)" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579700877469 "|runner|keypad:kp"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "bird_keypad_display.v" "memory" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1579700877901 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1579700877901 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579700887985 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1579700896879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579700897662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579700897662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15054 " "Implemented 15054 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579700898493 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579700898493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15023 " "Implemented 15023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579700898493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579700898493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579700898544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 22 16:48:18 2020 " "Processing ended: Wed Jan 22 16:48:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579700898544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579700898544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579700898544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579700898544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1579700899764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579700899770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 16:48:19 2020 " "Processing started: Wed Jan 22 16:48:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579700899770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1579700899770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hw2 -c hw2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hw2 -c hw2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1579700899771 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1579700899934 ""}
{ "Info" "0" "" "Project  = hw2" {  } {  } 0 0 "Project  = hw2" 0 0 "Fitter" 0 0 1579700899934 ""}
{ "Info" "0" "" "Revision = hw2" {  } {  } 0 0 "Revision = hw2" 0 0 "Fitter" 0 0 1579700899934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1579700900123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1579700900124 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hw2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"hw2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1579700900210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579700900262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579700900263 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1579700900460 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1579700900472 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1579700900889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1579700900889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1579700900889 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1579700900889 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 16951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1579700900935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 16953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1579700900935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 16955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1579700900935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 16957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1579700900935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 16959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1579700900935 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1579700900935 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1579700900948 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hw2.sdc " "Synopsys Design Constraints File file not found: 'hw2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1579700902817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1579700902818 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1579700903000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1579700903001 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1579700903004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579700904062 ""}  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 16942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579700904062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1\[21\]  " "Automatically promoted node clk1\[21\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579700904062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk1\[21\]~61 " "Destination node clk1\[21\]~61" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 15241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1579700904062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1579700904062 ""}  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579700904062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:kp\|clk1\[14\]  " "Automatically promoted node keypad:kp\|clk1\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579700904062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:kp\|clk1\[14\]~27 " "Destination node keypad:kp\|clk1\[14\]~27" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 507 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 15334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1579700904062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1579700904062 ""}  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 507 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579700904062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]  " "Automatically promoted node bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579700904062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]~29 " "Destination node bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]~29" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 438 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 14568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1579700904062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1579700904062 ""}  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 438 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579700904062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]  " "Automatically promoted node bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579700904063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]~29 " "Destination node bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]~29" {  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 438 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 15364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1579700904063 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1579700904063 ""}  } { { "bird_keypad_display.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/bird_keypad_display.v" 438 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579700904063 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1579700905140 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1579700905163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1579700905165 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579700905199 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579700905240 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1579700905283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1579700905283 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1579700905305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1579700905949 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1579700905971 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1579700905971 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579700906550 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1579700906578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1579700907979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579700911748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1579700911841 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1579700944852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579700944852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1579700946462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "63 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/" { { 1 { 0 "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1579700960308 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1579700960308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1579701136278 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1579701136278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:09 " "Fitter routing operations ending: elapsed time is 00:03:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579701136284 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.50 " "Total time spent on timing analysis during the Fitter is 15.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1579701136699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579701136786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579701137970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579701137977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579701139022 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579701141199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/output_files/hw2.fit.smsg " "Generated suppressed messages file C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp/output_files/hw2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1579701142906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5722 " "Peak virtual memory: 5722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579701144635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 22 16:52:24 2020 " "Processing ended: Wed Jan 22 16:52:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579701144635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:05 " "Elapsed time: 00:04:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579701144635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:22 " "Total CPU time (on all processors): 00:05:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579701144635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1579701144635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1579701145713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579701145720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 16:52:25 2020 " "Processing started: Wed Jan 22 16:52:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579701145720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1579701145720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hw2 -c hw2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hw2 -c hw2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1579701145721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1579701146238 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1579701147223 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1579701147282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579701147507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 22 16:52:27 2020 " "Processing ended: Wed Jan 22 16:52:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579701147507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579701147507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579701147507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1579701147507 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1579701148184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1579701148751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579701148758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 16:52:28 2020 " "Processing started: Wed Jan 22 16:52:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579701148758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1579701148758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hw2 -c hw2 " "Command: quartus_sta hw2 -c hw2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1579701148758 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1579701148925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1579701149481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1579701149481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701149529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701149529 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hw2.sdc " "Synopsys Design Constraints File file not found: 'hw2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1579701150249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701150249 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579701150277 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1\[21\] clk1\[21\] " "create_clock -period 1.000 -name clk1\[21\] clk1\[21\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579701150277 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad:kp\|clk1\[14\] keypad:kp\|clk1\[14\] " "create_clock -period 1.000 -name keypad:kp\|clk1\[14\] keypad:kp\|clk1\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579701150277 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " "create_clock -period 1.000 -name bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579701150277 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " "create_clock -period 1.000 -name bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579701150277 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579701150277 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1579701150392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579701150392 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1579701150396 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1579701150409 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1579701151475 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1579701151475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.345 " "Worst-case setup slack is -12.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.345           -1838.099 clk1\[21\]  " "  -12.345           -1838.099 clk1\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.166          -54541.089 clk  " "   -8.166          -54541.089 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.334             -11.343 keypad:kp\|clk1\[14\]  " "   -1.334             -11.343 keypad:kp\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]  " "    0.182               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]  " "    0.195               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701151485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk1\[21\]  " "    0.357               0.000 clk1\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]  " "    0.358               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]  " "    0.358               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 keypad:kp\|clk1\[14\]  " "    0.365               0.000 keypad:kp\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701151590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579701151598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579701151605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -8223.000 clk  " "   -3.000           -8223.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -161.000 clk1\[21\]  " "   -1.000            -161.000 clk1\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -55.000 keypad:kp\|clk1\[14\]  " "   -1.000             -55.000 keypad:kp\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]  " "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]  " "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701151621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701151621 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1579701152186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1579701152219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1579701153525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579701153960 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1579701154101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1579701154101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.016 " "Worst-case setup slack is -11.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.016           -1636.288 clk1\[21\]  " "  -11.016           -1636.288 clk1\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.246          -48258.651 clk  " "   -7.246          -48258.651 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.128              -7.915 keypad:kp\|clk1\[14\]  " "   -1.128              -7.915 keypad:kp\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]  " "    0.265               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]  " "    0.276               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701154119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]  " "    0.312               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk1\[21\]  " "    0.312               0.000 clk1\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]  " "    0.313               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 keypad:kp\|clk1\[14\]  " "    0.332               0.000 keypad:kp\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701154216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579701154224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579701154235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -8223.000 clk  " "   -3.000           -8223.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -161.000 clk1\[21\]  " "   -1.000            -161.000 clk1\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -55.000 keypad:kp\|clk1\[14\]  " "   -1.000             -55.000 keypad:kp\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]  " "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]  " "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701154250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701154250 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1579701154848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579701155151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1579701155236 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1579701155236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.975 " "Worst-case setup slack is -6.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.975           -1022.136 clk1\[21\]  " "   -6.975           -1022.136 clk1\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.440          -28744.607 clk  " "   -4.440          -28744.607 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -1.431 keypad:kp\|clk1\[14\]  " "   -0.309              -1.431 keypad:kp\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]  " "    0.544               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]  " "    0.548               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701155248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]  " "    0.187               0.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk1\[21\]  " "    0.187               0.000 clk1\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]  " "    0.188               0.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 keypad:kp\|clk1\[14\]  " "    0.190               0.000 keypad:kp\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701155344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579701155356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579701155368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -8745.484 clk  " "   -3.000           -8745.484 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -161.000 clk1\[21\]  " "   -1.000            -161.000 clk1\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -55.000 keypad:kp\|clk1\[14\]  " "   -1.000             -55.000 keypad:kp\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\]  " "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\]  " "   -1.000              -6.000 bird_CPU:cpu\|sev_seg_disp:monitor2\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579701155383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579701155383 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1579701156447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1579701156448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579701156631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 22 16:52:36 2020 " "Processing ended: Wed Jan 22 16:52:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579701156631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579701156631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579701156631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1579701156631 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1579701157380 ""}
