Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 11 19:53:24 2019
| Host         : YIFANLIUE31D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPSfpga_system_wrapper_timing_summary_routed.rpt -rpx MIPSfpga_system_wrapper_timing_summary_routed.rpx
| Design       : MIPSfpga_system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 167 register/latch pins with no clock driven by root clock pin: JB4 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 11444 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.247        0.000                      0                24366        0.021        0.000                      0                24366        3.000        0.000                       0                 11450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
CLK100MHZ                                 {0.000 5.000}      10.000          100.000         
  clk_out1_MIPSfpga_system_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_MIPSfpga_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                               {0.000 5.000}      10.000          100.000         
  clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_MIPSfpga_system_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_MIPSfpga_system_clk_wiz_0_0          1.247        0.000                      0                24366        0.112        0.000                      0                24366        9.020        0.000                       0                 11446  
  clkfbout_MIPSfpga_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_MIPSfpga_system_clk_wiz_0_0_1        1.249        0.000                      0                24366        0.112        0.000                      0                24366        9.020        0.000                       0                 11446  
  clkfbout_MIPSfpga_system_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MIPSfpga_system_clk_wiz_0_0_1  clk_out1_MIPSfpga_system_clk_wiz_0_0          1.247        0.000                      0                24366        0.021        0.000                      0                24366  
clk_out1_MIPSfpga_system_clk_wiz_0_0    clk_out1_MIPSfpga_system_clk_wiz_0_0_1        1.247        0.000                      0                24366        0.021        0.000                      0                24366  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.005ns  (logic 3.537ns (19.644%)  route 14.468ns (80.356%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.149    15.060 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_9/O
                         net (fo=2, routed)           0.530    15.590    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/q_reg[0]_0[0]
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/SI_ClkIn
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -15.590    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.998ns  (logic 3.537ns (19.652%)  route 14.461ns (80.348%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.149    15.060 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_9/O
                         net (fo=2, routed)           0.523    15.582    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/q_reg[0]_0[0]
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/SI_ClkIn
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.147ns  (logic 3.512ns (19.353%)  route 14.635ns (80.647%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.946    14.744    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X74Y85         LUT2 (Prop_lut2_I0_O)        0.124    14.868 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.863    15.731    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.670    
                         clock uncertainty           -0.091    17.579    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.047    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.121ns  (logic 3.512ns (19.381%)  route 14.609ns (80.619%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.946    14.744    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X74Y85         LUT2 (Prop_lut2_I0_O)        0.124    14.868 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.837    15.705    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.670    
                         clock uncertainty           -0.091    17.579    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.047    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -15.705    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.083ns  (logic 3.512ns (19.422%)  route 14.571ns (80.578%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_24/O
                         net (fo=2, routed)           0.632    15.667    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.854ns  (logic 3.537ns (19.810%)  route 14.317ns (80.190%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 18.104 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.756    14.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X82Y83         LUT2 (Prop_lut2_I0_O)        0.149    14.703 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1/O
                         net (fo=2, routed)           0.735    15.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.643    18.104    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.675    
                         clock uncertainty           -0.091    17.584    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -15.439    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.010ns  (logic 3.512ns (19.501%)  route 14.498ns (80.499%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_24/O
                         net (fo=2, routed)           0.559    15.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.999ns  (logic 3.192ns (17.734%)  route 14.807ns (82.266%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.463    11.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/biu_dreqsdone
    SLICE_X83Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_45/O
                         net (fo=2, routed)           1.379    13.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg
    SLICE_X77Y79         LUT5 (Prop_lut5_I1_O)        0.124    13.537 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.086    14.623    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X74Y67         LUT3 (Prop_lut3_I0_O)        0.124    14.747 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.836    15.584    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/q_reg[0][0]
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.633    18.094    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.665    
                         clock uncertainty           -0.091    17.574    
    RAMB18_X2Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.042    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.781ns  (logic 3.537ns (19.892%)  route 14.244ns (80.108%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 18.104 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.756    14.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X82Y83         LUT2 (Prop_lut2_I0_O)        0.149    14.703 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1/O
                         net (fo=2, routed)           0.661    15.365    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.643    18.104    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.675    
                         clock uncertainty           -0.091    17.584    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -15.365    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.897ns  (logic 3.192ns (17.835%)  route 14.705ns (82.165%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.463    11.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/biu_dreqsdone
    SLICE_X83Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_45/O
                         net (fo=2, routed)           1.379    13.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg
    SLICE_X77Y79         LUT5 (Prop_lut5_I1_O)        0.124    13.537 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.086    14.623    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X74Y67         LUT3 (Prop_lut3_I0_O)        0.124    14.747 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.734    15.482    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/q_reg[0][0]
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.633    18.094    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.665    
                         clock uncertainty           -0.091    17.574    
    RAMB18_X2Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.042    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                  1.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.309    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X42Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.830    -0.322    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.214    -0.536    
    SLICE_X42Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.421    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X41Y67         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.308    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X38Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.216    -0.536    
    SLICE_X38Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.427    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.548%)  route 0.176ns (55.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.566    -0.546    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.176    -0.230    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X38Y86         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.835    -0.317    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y86         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.216    -0.533    
    SLICE_X38Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.350    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.103    -0.306    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X38Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.216    -0.536    
    SLICE_X38Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.427    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.592    -0.520    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.323    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/D22_out
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.862    -0.290    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.520    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.075    -0.445    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.072%)  route 0.177ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.563    -0.549    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.208    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.194    -0.513    
    SLICE_X34Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.330    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.599    -0.513    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.059    -0.314    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/D26_out
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.870    -0.282    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.231    -0.513    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.076    -0.437    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.569    -0.543    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X67Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=1, routed)           0.080    -0.322    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_1[22]
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.841    -0.311    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism             -0.219    -0.530    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.083    -0.447    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.554    -0.558    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X61Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=3, routed)           0.075    -0.342    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[31]_1[0]
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q[21]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.297    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/fb_data1[21]
    SLICE_X60Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.822    -0.330    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X60Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/C
                         clock pessimism             -0.215    -0.545    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.121    -0.424    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.569    -0.543    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X67Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.315    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_1[12]
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.841    -0.311    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism             -0.219    -0.530    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.085    -0.445    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y8     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y11    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y0     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y1     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y12    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y13    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y71    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y71    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y71    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y71    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y85    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt5_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y85    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt7_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y85    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt5_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y85    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt7_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  MIPSfpga_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.005ns  (logic 3.537ns (19.644%)  route 14.468ns (80.356%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.149    15.060 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_9/O
                         net (fo=2, routed)           0.530    15.590    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/q_reg[0]_0[0]
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/SI_ClkIn
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.089    17.578    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.838    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                         -15.590    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.998ns  (logic 3.537ns (19.652%)  route 14.461ns (80.348%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.149    15.060 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_9/O
                         net (fo=2, routed)           0.523    15.582    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/q_reg[0]_0[0]
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/SI_ClkIn
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.089    17.578    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.838    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.147ns  (logic 3.512ns (19.353%)  route 14.635ns (80.647%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.946    14.744    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X74Y85         LUT2 (Prop_lut2_I0_O)        0.124    14.868 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.863    15.731    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.670    
                         clock uncertainty           -0.089    17.581    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.049    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.049    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.121ns  (logic 3.512ns (19.381%)  route 14.609ns (80.619%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.946    14.744    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X74Y85         LUT2 (Prop_lut2_I0_O)        0.124    14.868 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.837    15.705    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.670    
                         clock uncertainty           -0.089    17.581    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.049    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.049    
                         arrival time                         -15.705    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.083ns  (logic 3.512ns (19.422%)  route 14.571ns (80.578%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_24/O
                         net (fo=2, routed)           0.632    15.667    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.089    17.578    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.046    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.854ns  (logic 3.537ns (19.810%)  route 14.317ns (80.190%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 18.104 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.756    14.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X82Y83         LUT2 (Prop_lut2_I0_O)        0.149    14.703 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1/O
                         net (fo=2, routed)           0.735    15.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.643    18.104    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.675    
                         clock uncertainty           -0.089    17.586    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.846    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.846    
                         arrival time                         -15.439    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.010ns  (logic 3.512ns (19.501%)  route 14.498ns (80.499%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_24/O
                         net (fo=2, routed)           0.559    15.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.089    17.578    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.046    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.999ns  (logic 3.192ns (17.734%)  route 14.807ns (82.266%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.463    11.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/biu_dreqsdone
    SLICE_X83Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_45/O
                         net (fo=2, routed)           1.379    13.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg
    SLICE_X77Y79         LUT5 (Prop_lut5_I1_O)        0.124    13.537 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.086    14.623    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X74Y67         LUT3 (Prop_lut3_I0_O)        0.124    14.747 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.836    15.584    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/q_reg[0][0]
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.633    18.094    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.665    
                         clock uncertainty           -0.089    17.576    
    RAMB18_X2Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.781ns  (logic 3.537ns (19.892%)  route 14.244ns (80.108%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 18.104 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.756    14.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X82Y83         LUT2 (Prop_lut2_I0_O)        0.149    14.703 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1/O
                         net (fo=2, routed)           0.661    15.365    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.643    18.104    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.675    
                         clock uncertainty           -0.089    17.586    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.846    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.846    
                         arrival time                         -15.365    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.897ns  (logic 3.192ns (17.835%)  route 14.705ns (82.165%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.463    11.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/biu_dreqsdone
    SLICE_X83Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_45/O
                         net (fo=2, routed)           1.379    13.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg
    SLICE_X77Y79         LUT5 (Prop_lut5_I1_O)        0.124    13.537 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.086    14.623    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X74Y67         LUT3 (Prop_lut3_I0_O)        0.124    14.747 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.734    15.482    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/q_reg[0][0]
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.633    18.094    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.665    
                         clock uncertainty           -0.089    17.576    
    RAMB18_X2Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                  1.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.309    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X42Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.830    -0.322    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.214    -0.536    
    SLICE_X42Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.421    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X41Y67         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.308    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X38Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.216    -0.536    
    SLICE_X38Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.427    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.548%)  route 0.176ns (55.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.566    -0.546    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.176    -0.230    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X38Y86         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.835    -0.317    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y86         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.216    -0.533    
    SLICE_X38Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.350    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.103    -0.306    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X38Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.216    -0.536    
    SLICE_X38Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.427    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.592    -0.520    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.323    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/D22_out
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.862    -0.290    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.520    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.075    -0.445    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.072%)  route 0.177ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.563    -0.549    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.208    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.194    -0.513    
    SLICE_X34Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.330    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.599    -0.513    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.059    -0.314    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/D26_out
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.870    -0.282    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.231    -0.513    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.076    -0.437    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.569    -0.543    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X67Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=1, routed)           0.080    -0.322    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_1[22]
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.841    -0.311    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism             -0.219    -0.530    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.083    -0.447    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.554    -0.558    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X61Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=3, routed)           0.075    -0.342    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[31]_1[0]
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q[21]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.297    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/fb_data1[21]
    SLICE_X60Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.822    -0.330    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X60Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/C
                         clock pessimism             -0.215    -0.545    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.121    -0.424    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.569    -0.543    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X67Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.315    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_1[12]
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.841    -0.311    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism             -0.219    -0.530    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.085    -0.445    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y8     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y11    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y0     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y1     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y12    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y13    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y71    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y71    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y71    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y71    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y75    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y85    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt5_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y85    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt7_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y85    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt5_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y85    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt7_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y95     MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  MIPSfpga_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.005ns  (logic 3.537ns (19.644%)  route 14.468ns (80.356%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.149    15.060 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_9/O
                         net (fo=2, routed)           0.530    15.590    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/q_reg[0]_0[0]
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/SI_ClkIn
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -15.590    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.998ns  (logic 3.537ns (19.652%)  route 14.461ns (80.348%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.149    15.060 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_9/O
                         net (fo=2, routed)           0.523    15.582    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/q_reg[0]_0[0]
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/SI_ClkIn
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.147ns  (logic 3.512ns (19.353%)  route 14.635ns (80.647%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.946    14.744    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X74Y85         LUT2 (Prop_lut2_I0_O)        0.124    14.868 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.863    15.731    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.670    
                         clock uncertainty           -0.091    17.579    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.047    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.121ns  (logic 3.512ns (19.381%)  route 14.609ns (80.619%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.946    14.744    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X74Y85         LUT2 (Prop_lut2_I0_O)        0.124    14.868 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.837    15.705    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.670    
                         clock uncertainty           -0.091    17.579    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.047    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -15.705    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.083ns  (logic 3.512ns (19.422%)  route 14.571ns (80.578%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_24/O
                         net (fo=2, routed)           0.632    15.667    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.854ns  (logic 3.537ns (19.810%)  route 14.317ns (80.190%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 18.104 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.756    14.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X82Y83         LUT2 (Prop_lut2_I0_O)        0.149    14.703 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1/O
                         net (fo=2, routed)           0.735    15.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.643    18.104    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.675    
                         clock uncertainty           -0.091    17.584    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -15.439    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.010ns  (logic 3.512ns (19.501%)  route 14.498ns (80.499%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_24/O
                         net (fo=2, routed)           0.559    15.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.999ns  (logic 3.192ns (17.734%)  route 14.807ns (82.266%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.463    11.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/biu_dreqsdone
    SLICE_X83Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_45/O
                         net (fo=2, routed)           1.379    13.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg
    SLICE_X77Y79         LUT5 (Prop_lut5_I1_O)        0.124    13.537 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.086    14.623    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X74Y67         LUT3 (Prop_lut3_I0_O)        0.124    14.747 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.836    15.584    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/q_reg[0][0]
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.633    18.094    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.665    
                         clock uncertainty           -0.091    17.574    
    RAMB18_X2Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.042    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.781ns  (logic 3.537ns (19.892%)  route 14.244ns (80.108%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 18.104 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.756    14.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X82Y83         LUT2 (Prop_lut2_I0_O)        0.149    14.703 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1/O
                         net (fo=2, routed)           0.661    15.365    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.643    18.104    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.675    
                         clock uncertainty           -0.091    17.584    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -15.365    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.897ns  (logic 3.192ns (17.835%)  route 14.705ns (82.165%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.463    11.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/biu_dreqsdone
    SLICE_X83Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_45/O
                         net (fo=2, routed)           1.379    13.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg
    SLICE_X77Y79         LUT5 (Prop_lut5_I1_O)        0.124    13.537 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.086    14.623    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X74Y67         LUT3 (Prop_lut3_I0_O)        0.124    14.747 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.734    15.482    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/q_reg[0][0]
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.633    18.094    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.665    
                         clock uncertainty           -0.091    17.574    
    RAMB18_X2Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.042    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                  1.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.309    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X42Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.830    -0.322    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.214    -0.536    
                         clock uncertainty            0.091    -0.446    
    SLICE_X42Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.331    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X41Y67         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.308    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X38Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.216    -0.536    
                         clock uncertainty            0.091    -0.446    
    SLICE_X38Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.337    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.548%)  route 0.176ns (55.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.566    -0.546    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.176    -0.230    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X38Y86         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.835    -0.317    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y86         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.091    -0.443    
    SLICE_X38Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.260    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.103    -0.306    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X38Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.216    -0.536    
                         clock uncertainty            0.091    -0.446    
    SLICE_X38Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.337    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.592    -0.520    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.323    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/D22_out
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.862    -0.290    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.520    
                         clock uncertainty            0.091    -0.430    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.075    -0.355    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.072%)  route 0.177ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.563    -0.549    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.208    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.091    -0.423    
    SLICE_X34Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.240    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.599    -0.513    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.059    -0.314    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/D26_out
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.870    -0.282    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.231    -0.513    
                         clock uncertainty            0.091    -0.423    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.076    -0.347    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.569    -0.543    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X67Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=1, routed)           0.080    -0.322    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_1[22]
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.841    -0.311    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism             -0.219    -0.530    
                         clock uncertainty            0.091    -0.440    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.083    -0.357    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.554    -0.558    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X61Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=3, routed)           0.075    -0.342    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[31]_1[0]
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q[21]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.297    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/fb_data1[21]
    SLICE_X60Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.822    -0.330    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X60Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/C
                         clock pessimism             -0.215    -0.545    
                         clock uncertainty            0.091    -0.455    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.121    -0.334    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.569    -0.543    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X67Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.315    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_1[12]
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.841    -0.311    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism             -0.219    -0.530    
                         clock uncertainty            0.091    -0.440    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.085    -0.355    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.005ns  (logic 3.537ns (19.644%)  route 14.468ns (80.356%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.149    15.060 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_9/O
                         net (fo=2, routed)           0.530    15.590    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/q_reg[0]_0[0]
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/SI_ClkIn
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -15.590    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.998ns  (logic 3.537ns (19.652%)  route 14.461ns (80.348%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.149    15.060 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_9/O
                         net (fo=2, routed)           0.523    15.582    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/q_reg[0]_0[0]
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/SI_ClkIn
    RAMB18_X2Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.147ns  (logic 3.512ns (19.353%)  route 14.635ns (80.647%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.946    14.744    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X74Y85         LUT2 (Prop_lut2_I0_O)        0.124    14.868 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.863    15.731    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.670    
                         clock uncertainty           -0.091    17.579    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.047    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.121ns  (logic 3.512ns (19.381%)  route 14.609ns (80.619%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.946    14.744    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X74Y85         LUT2 (Prop_lut2_I0_O)        0.124    14.868 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.837    15.705    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.670    
                         clock uncertainty           -0.091    17.579    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.047    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -15.705    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.083ns  (logic 3.512ns (19.422%)  route 14.571ns (80.578%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_24/O
                         net (fo=2, routed)           0.632    15.667    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.854ns  (logic 3.537ns (19.810%)  route 14.317ns (80.190%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 18.104 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.756    14.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X82Y83         LUT2 (Prop_lut2_I0_O)        0.149    14.703 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1/O
                         net (fo=2, routed)           0.735    15.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.643    18.104    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.675    
                         clock uncertainty           -0.091    17.584    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -15.439    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.010ns  (logic 3.512ns (19.501%)  route 14.498ns (80.499%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           1.112    14.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_24/O
                         net (fo=2, routed)           0.559    15.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.667    
                         clock uncertainty           -0.091    17.576    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.999ns  (logic 3.192ns (17.734%)  route 14.807ns (82.266%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.463    11.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/biu_dreqsdone
    SLICE_X83Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_45/O
                         net (fo=2, routed)           1.379    13.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg
    SLICE_X77Y79         LUT5 (Prop_lut5_I1_O)        0.124    13.537 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.086    14.623    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X74Y67         LUT3 (Prop_lut3_I0_O)        0.124    14.747 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.836    15.584    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/q_reg[0][0]
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.633    18.094    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.665    
                         clock uncertainty           -0.091    17.574    
    RAMB18_X2Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.042    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.781ns  (logic 3.537ns (19.892%)  route 14.244ns (80.108%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 18.104 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.596    12.044    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/biu_dreqsdone
    SLICE_X84Y83         LUT3 (Prop_lut3_I1_O)        0.116    12.160 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__376/O
                         net (fo=2, routed)           0.441    12.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/p_392_in
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.328    12.929 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_done/q[0]_i_1__306/O
                         net (fo=4, routed)           0.746    13.674    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/dcop_write
    SLICE_X83Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__304/O
                         net (fo=5, routed)           0.756    14.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_7
    SLICE_X82Y83         LUT2 (Prop_lut2_I0_O)        0.149    14.703 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1/O
                         net (fo=2, routed)           0.661    15.365    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.643    18.104    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y34         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.675    
                         clock uncertainty           -0.091    17.584    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -15.365    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.897ns  (logic 3.192ns (17.835%)  route 14.705ns (82.165%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.631    -2.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X67Y90         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.270    -0.690    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.124    -0.566 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.465    -0.101    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X82Y97         LUT4 (Prop_lut4_I0_O)        0.124     0.023 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.555 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.555    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.669 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.579     2.248    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.152     2.400 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.178     3.578    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.326     3.904 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.531     4.435    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124     4.559 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           0.979     5.538    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X75Y87         LUT3 (Prop_lut3_I2_O)        0.124     5.662 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.718     6.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q_reg[0]_3
    SLICE_X71Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_icopaccess_m/q[21]_i_2__15/O
                         net (fo=42, routed)          0.724     7.227    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q_reg[0]_1
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_dcached_reg/q[1]_i_2__10/O
                         net (fo=3, routed)           1.119     8.470    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q_reg[0]_3
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.594 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_miss_repl_inf_15_10_/cregister/register_inst/q[0]_i_3__51/O
                         net (fo=4, routed)           0.695     9.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[1]_3
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.414 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q[0]_i_2__95/O
                         net (fo=3, routed)           0.476     9.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_22
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.014 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90/O
                         net (fo=1, routed)           0.310    10.323    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_3__90_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_2__165/O
                         net (fo=18, routed)          1.463    11.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/biu_dreqsdone
    SLICE_X83Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_45/O
                         net (fo=2, routed)           1.379    13.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg
    SLICE_X77Y79         LUT5 (Prop_lut5_I1_O)        0.124    13.537 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.086    14.623    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X74Y67         LUT3 (Prop_lut3_I0_O)        0.124    14.747 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.734    15.482    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/q_reg[0][0]
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       1.633    18.094    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y25         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.430    17.665    
                         clock uncertainty           -0.091    17.574    
    RAMB18_X2Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.042    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                  1.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.309    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X42Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.830    -0.322    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.214    -0.536    
                         clock uncertainty            0.091    -0.446    
    SLICE_X42Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.331    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X41Y67         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.308    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X38Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.216    -0.536    
                         clock uncertainty            0.091    -0.446    
    SLICE_X38Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.337    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.548%)  route 0.176ns (55.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.566    -0.546    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.176    -0.230    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X38Y86         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.835    -0.317    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y86         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.091    -0.443    
    SLICE_X38Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.260    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.103    -0.306    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X38Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.216    -0.536    
                         clock uncertainty            0.091    -0.446    
    SLICE_X38Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.337    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.592    -0.520    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.323    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/D22_out
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.862    -0.290    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X1Y76          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.520    
                         clock uncertainty            0.091    -0.430    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.075    -0.355    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.072%)  route 0.177ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.563    -0.549    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.208    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.091    -0.423    
    SLICE_X34Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.240    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.599    -0.513    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.059    -0.314    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/D26_out
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.870    -0.282    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X0Y83          FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.231    -0.513    
                         clock uncertainty            0.091    -0.423    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.076    -0.347    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.569    -0.543    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X67Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=1, routed)           0.080    -0.322    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_1[22]
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.841    -0.311    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism             -0.219    -0.530    
                         clock uncertainty            0.091    -0.440    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.083    -0.357    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.554    -0.558    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X61Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=3, routed)           0.075    -0.342    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[31]_1[0]
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q[21]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.297    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/fb_data1[21]
    SLICE_X60Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.822    -0.330    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X60Y76         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]/C
                         clock pessimism             -0.215    -0.545    
                         clock uncertainty            0.091    -0.455    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.121    -0.334    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_data0_31_0_/cregister/register_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.569    -0.543    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X67Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.315    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_1[12]
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11444, routed)       0.841    -0.311    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y98         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism             -0.219    -0.530    
                         clock uncertainty            0.091    -0.440    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.085    -0.355    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.039    





