# //  ModelSim SE-64 10.6d Feb 23 2018Linux 3.10.0-1160.62.1.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project interpolator
do interp.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 10:45:32 on May 10,2022
# vcom -reportprogress 300 -93 timingcontroller.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timingcontroller
# -- Compiling architecture generated of timingcontroller
# End time: 10:45:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 10:45:32 on May 10,2022
# vcom -reportprogress 300 -93 memorycontroller1.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memorycontroller1
# -- Compiling architecture generated of memorycontroller1
# End time: 10:45:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 10:45:32 on May 10,2022
# vcom -reportprogress 300 -93 memorycontroller2.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memorycontroller2
# -- Compiling architecture generated of memorycontroller2
# End time: 10:45:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 10:45:32 on May 10,2022
# vcom -reportprogress 300 -93 pecontroller1.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pecontroller1
# -- Compiling architecture generated of pecontroller1
# End time: 10:45:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 10:45:32 on May 10,2022
# vcom -reportprogress 300 -93 pecontroller2.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pecontroller2
# -- Compiling architecture generated of pecontroller2
# End time: 10:45:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 10:45:32 on May 10,2022
# vcom -reportprogress 300 -93 pecontroller3.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pecontroller3
# -- Compiling architecture generated of pecontroller3
# End time: 10:45:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 10:45:32 on May 10,2022
# vcom -reportprogress 300 -93 pecontroller4.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pecontroller4
# -- Compiling architecture generated of pecontroller4
# End time: 10:45:33 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 10:45:33 on May 10,2022
# vcom -reportprogress 300 -93 interpolator_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity interpolator_tb
# -- Compiling architecture behavior of interpolator_tb
# End time: 10:45:33 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt work.interpolator_tb(behavior) 
# Start time: 10:45:33 on May 10,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/simbu448/TSTE87/labs/lab5/work.interpolator_tb(behavior)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.interpolator_tb(behavior)
# Refreshing /home/simbu448/TSTE87/labs/lab5/work.memorycontroller1(generated)
# Loading work.memorycontroller1(generated)
# Refreshing /home/simbu448/TSTE87/labs/lab5/work.memorycontroller2(generated)
# Loading work.memorycontroller2(generated)
# Refreshing /home/simbu448/TSTE87/labs/lab5/work.timingcontroller(generated)
# Loading work.timingcontroller(generated)
# Refreshing /home/simbu448/TSTE87/labs/lab5/work.pecontroller1(generated)
# Loading work.pecontroller1(generated)
# Refreshing /home/simbu448/TSTE87/labs/lab5/work.pecontroller2(generated)
# Loading work.pecontroller2(generated)
# Refreshing /home/simbu448/TSTE87/labs/lab5/work.pecontroller3(generated)
# Loading work.pecontroller3(generated)
# Refreshing /home/simbu448/TSTE87/labs/lab5/work.pecontroller4(generated)
# Loading work.pecontroller4(generated)
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 11:27:54 on May 10,2022, Elapsed time: 0:42:21
# Errors: 0, Warnings: 1
