

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_smx_1'
================================================================
* Date:           Mon Sep 29 22:11:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2320|     2320|  23.200 us|  23.200 us|  2320|  2320|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- smx_1   |     2318|     2318|        18|          3|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     222|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     222|     293|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+-----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------+----------------+---------+----+---+-----+-----+
    |mux_325_32_1_1_U263  |mux_325_32_1_1  |        0|   0|  0|  148|    0|
    +---------------------+----------------+---------+----+---+-----+-----+
    |Total                |                |        0|   0|  0|  148|    0|
    +---------------------+----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln348_fu_585_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln348_fu_579_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          21|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|   10|         20|
    |ap_sig_allocacmp_sum_load_1  |   9|          2|   32|         64|
    |i_fu_120                     |   9|          2|   10|         20|
    |sum_fu_116                   |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   88|        178|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |e_reg_927                         |  32|   0|   32|          0|
    |i_fu_120                          |  10|   0|   10|          0|
    |icmp_ln348_reg_748                |   1|   0|    1|          0|
    |sum_fu_116                        |  32|   0|   32|          0|
    |tmp_s_reg_917                     |  32|   0|   32|          0|
    |trunc_ln350_reg_912               |   5|   0|    5|          0|
    |x_assign_4_reg_922                |  32|   0|   32|          0|
    |icmp_ln348_reg_748                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 222|  32|  159|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_1900_p_din0    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_1900_p_din1    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_1900_p_opcode  |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_1900_p_dout0   |   in|   32|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_1900_p_ce      |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_2330_p_din0    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_2330_p_din1    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_2330_p_opcode  |  out|    2|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_2330_p_dout0   |   in|   32|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_2330_p_ce      |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_2326_p_din0    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_2326_p_din1    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_2326_p_dout0   |   in|   32|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|grp_fu_2326_p_ce      |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_smx_1|  return value|
|xt_address0           |  out|    5|   ap_memory|                           xt|         array|
|xt_ce0                |  out|    1|   ap_memory|                           xt|         array|
|xt_q0                 |   in|   32|   ap_memory|                           xt|         array|
|xt_32_address0        |  out|    5|   ap_memory|                        xt_32|         array|
|xt_32_ce0             |  out|    1|   ap_memory|                        xt_32|         array|
|xt_32_q0              |   in|   32|   ap_memory|                        xt_32|         array|
|xt_33_address0        |  out|    5|   ap_memory|                        xt_33|         array|
|xt_33_ce0             |  out|    1|   ap_memory|                        xt_33|         array|
|xt_33_q0              |   in|   32|   ap_memory|                        xt_33|         array|
|xt_34_address0        |  out|    5|   ap_memory|                        xt_34|         array|
|xt_34_ce0             |  out|    1|   ap_memory|                        xt_34|         array|
|xt_34_q0              |   in|   32|   ap_memory|                        xt_34|         array|
|xt_35_address0        |  out|    5|   ap_memory|                        xt_35|         array|
|xt_35_ce0             |  out|    1|   ap_memory|                        xt_35|         array|
|xt_35_q0              |   in|   32|   ap_memory|                        xt_35|         array|
|xt_36_address0        |  out|    5|   ap_memory|                        xt_36|         array|
|xt_36_ce0             |  out|    1|   ap_memory|                        xt_36|         array|
|xt_36_q0              |   in|   32|   ap_memory|                        xt_36|         array|
|xt_37_address0        |  out|    5|   ap_memory|                        xt_37|         array|
|xt_37_ce0             |  out|    1|   ap_memory|                        xt_37|         array|
|xt_37_q0              |   in|   32|   ap_memory|                        xt_37|         array|
|xt_38_address0        |  out|    5|   ap_memory|                        xt_38|         array|
|xt_38_ce0             |  out|    1|   ap_memory|                        xt_38|         array|
|xt_38_q0              |   in|   32|   ap_memory|                        xt_38|         array|
|xt_39_address0        |  out|    5|   ap_memory|                        xt_39|         array|
|xt_39_ce0             |  out|    1|   ap_memory|                        xt_39|         array|
|xt_39_q0              |   in|   32|   ap_memory|                        xt_39|         array|
|xt_40_address0        |  out|    5|   ap_memory|                        xt_40|         array|
|xt_40_ce0             |  out|    1|   ap_memory|                        xt_40|         array|
|xt_40_q0              |   in|   32|   ap_memory|                        xt_40|         array|
|xt_41_address0        |  out|    5|   ap_memory|                        xt_41|         array|
|xt_41_ce0             |  out|    1|   ap_memory|                        xt_41|         array|
|xt_41_q0              |   in|   32|   ap_memory|                        xt_41|         array|
|xt_42_address0        |  out|    5|   ap_memory|                        xt_42|         array|
|xt_42_ce0             |  out|    1|   ap_memory|                        xt_42|         array|
|xt_42_q0              |   in|   32|   ap_memory|                        xt_42|         array|
|xt_43_address0        |  out|    5|   ap_memory|                        xt_43|         array|
|xt_43_ce0             |  out|    1|   ap_memory|                        xt_43|         array|
|xt_43_q0              |   in|   32|   ap_memory|                        xt_43|         array|
|xt_44_address0        |  out|    5|   ap_memory|                        xt_44|         array|
|xt_44_ce0             |  out|    1|   ap_memory|                        xt_44|         array|
|xt_44_q0              |   in|   32|   ap_memory|                        xt_44|         array|
|xt_45_address0        |  out|    5|   ap_memory|                        xt_45|         array|
|xt_45_ce0             |  out|    1|   ap_memory|                        xt_45|         array|
|xt_45_q0              |   in|   32|   ap_memory|                        xt_45|         array|
|xt_46_address0        |  out|    5|   ap_memory|                        xt_46|         array|
|xt_46_ce0             |  out|    1|   ap_memory|                        xt_46|         array|
|xt_46_q0              |   in|   32|   ap_memory|                        xt_46|         array|
|xt_47_address0        |  out|    5|   ap_memory|                        xt_47|         array|
|xt_47_ce0             |  out|    1|   ap_memory|                        xt_47|         array|
|xt_47_q0              |   in|   32|   ap_memory|                        xt_47|         array|
|xt_48_address0        |  out|    5|   ap_memory|                        xt_48|         array|
|xt_48_ce0             |  out|    1|   ap_memory|                        xt_48|         array|
|xt_48_q0              |   in|   32|   ap_memory|                        xt_48|         array|
|xt_49_address0        |  out|    5|   ap_memory|                        xt_49|         array|
|xt_49_ce0             |  out|    1|   ap_memory|                        xt_49|         array|
|xt_49_q0              |   in|   32|   ap_memory|                        xt_49|         array|
|xt_50_address0        |  out|    5|   ap_memory|                        xt_50|         array|
|xt_50_ce0             |  out|    1|   ap_memory|                        xt_50|         array|
|xt_50_q0              |   in|   32|   ap_memory|                        xt_50|         array|
|xt_51_address0        |  out|    5|   ap_memory|                        xt_51|         array|
|xt_51_ce0             |  out|    1|   ap_memory|                        xt_51|         array|
|xt_51_q0              |   in|   32|   ap_memory|                        xt_51|         array|
|xt_52_address0        |  out|    5|   ap_memory|                        xt_52|         array|
|xt_52_ce0             |  out|    1|   ap_memory|                        xt_52|         array|
|xt_52_q0              |   in|   32|   ap_memory|                        xt_52|         array|
|xt_53_address0        |  out|    5|   ap_memory|                        xt_53|         array|
|xt_53_ce0             |  out|    1|   ap_memory|                        xt_53|         array|
|xt_53_q0              |   in|   32|   ap_memory|                        xt_53|         array|
|xt_54_address0        |  out|    5|   ap_memory|                        xt_54|         array|
|xt_54_ce0             |  out|    1|   ap_memory|                        xt_54|         array|
|xt_54_q0              |   in|   32|   ap_memory|                        xt_54|         array|
|xt_55_address0        |  out|    5|   ap_memory|                        xt_55|         array|
|xt_55_ce0             |  out|    1|   ap_memory|                        xt_55|         array|
|xt_55_q0              |   in|   32|   ap_memory|                        xt_55|         array|
|xt_56_address0        |  out|    5|   ap_memory|                        xt_56|         array|
|xt_56_ce0             |  out|    1|   ap_memory|                        xt_56|         array|
|xt_56_q0              |   in|   32|   ap_memory|                        xt_56|         array|
|xt_57_address0        |  out|    5|   ap_memory|                        xt_57|         array|
|xt_57_ce0             |  out|    1|   ap_memory|                        xt_57|         array|
|xt_57_q0              |   in|   32|   ap_memory|                        xt_57|         array|
|xt_58_address0        |  out|    5|   ap_memory|                        xt_58|         array|
|xt_58_ce0             |  out|    1|   ap_memory|                        xt_58|         array|
|xt_58_q0              |   in|   32|   ap_memory|                        xt_58|         array|
|xt_59_address0        |  out|    5|   ap_memory|                        xt_59|         array|
|xt_59_ce0             |  out|    1|   ap_memory|                        xt_59|         array|
|xt_59_q0              |   in|   32|   ap_memory|                        xt_59|         array|
|xt_60_address0        |  out|    5|   ap_memory|                        xt_60|         array|
|xt_60_ce0             |  out|    1|   ap_memory|                        xt_60|         array|
|xt_60_q0              |   in|   32|   ap_memory|                        xt_60|         array|
|xt_61_address0        |  out|    5|   ap_memory|                        xt_61|         array|
|xt_61_ce0             |  out|    1|   ap_memory|                        xt_61|         array|
|xt_61_q0              |   in|   32|   ap_memory|                        xt_61|         array|
|xt_62_address0        |  out|    5|   ap_memory|                        xt_62|         array|
|xt_62_ce0             |  out|    1|   ap_memory|                        xt_62|         array|
|xt_62_q0              |   in|   32|   ap_memory|                        xt_62|         array|
|xmax_3_reload         |   in|   32|     ap_none|                xmax_3_reload|        scalar|
|sum_5_out             |  out|   32|      ap_vld|                    sum_5_out|       pointer|
|sum_5_out_ap_vld      |  out|    1|      ap_vld|                    sum_5_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 3, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 21 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_32, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_33, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_34, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_35, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_36, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_37, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_38, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_39, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_40, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_41, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_42, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_43, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_44, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_45, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_46, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_47, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_48, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_49, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_50, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_51, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_52, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_53, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_54, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_55, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_56, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_57, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_58, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_59, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_60, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_61, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_62, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%xmax_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %xmax_3_reload"   --->   Operation 55 'read' 'xmax_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6.i"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [activation_accelerator.cpp:350]   --->   Operation 59 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.91ns)   --->   "%icmp_ln348 = icmp_eq  i10 %i_2, i10 768" [activation_accelerator.cpp:348]   --->   Operation 60 'icmp' 'icmp_ln348' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln348 = add i10 %i_2, i10 1" [activation_accelerator.cpp:348]   --->   Operation 62 'add' 'add_ln348' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln348 = br i1 %icmp_ln348, void %for.body6.i.split, void %for.body17.i.preheader.exitStub" [activation_accelerator.cpp:348]   --->   Operation 63 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i_2, i32 5, i32 9" [activation_accelerator.cpp:350]   --->   Operation 64 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i5 %lshr_ln8" [activation_accelerator.cpp:350]   --->   Operation 65 'zext' 'zext_ln350' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 66 'getelementptr' 'xt_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%xt_32_addr = getelementptr i32 %xt_32, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 67 'getelementptr' 'xt_32_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%xt_33_addr = getelementptr i32 %xt_33, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 68 'getelementptr' 'xt_33_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%xt_34_addr = getelementptr i32 %xt_34, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 69 'getelementptr' 'xt_34_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%xt_35_addr = getelementptr i32 %xt_35, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 70 'getelementptr' 'xt_35_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%xt_36_addr = getelementptr i32 %xt_36, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 71 'getelementptr' 'xt_36_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%xt_37_addr = getelementptr i32 %xt_37, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 72 'getelementptr' 'xt_37_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%xt_38_addr = getelementptr i32 %xt_38, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 73 'getelementptr' 'xt_38_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%xt_39_addr = getelementptr i32 %xt_39, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 74 'getelementptr' 'xt_39_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%xt_40_addr = getelementptr i32 %xt_40, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 75 'getelementptr' 'xt_40_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%xt_41_addr = getelementptr i32 %xt_41, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 76 'getelementptr' 'xt_41_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%xt_42_addr = getelementptr i32 %xt_42, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 77 'getelementptr' 'xt_42_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%xt_43_addr = getelementptr i32 %xt_43, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 78 'getelementptr' 'xt_43_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%xt_44_addr = getelementptr i32 %xt_44, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 79 'getelementptr' 'xt_44_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%xt_45_addr = getelementptr i32 %xt_45, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 80 'getelementptr' 'xt_45_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%xt_46_addr = getelementptr i32 %xt_46, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 81 'getelementptr' 'xt_46_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%xt_47_addr = getelementptr i32 %xt_47, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 82 'getelementptr' 'xt_47_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%xt_48_addr = getelementptr i32 %xt_48, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 83 'getelementptr' 'xt_48_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%xt_49_addr = getelementptr i32 %xt_49, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 84 'getelementptr' 'xt_49_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%xt_50_addr = getelementptr i32 %xt_50, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 85 'getelementptr' 'xt_50_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%xt_51_addr = getelementptr i32 %xt_51, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 86 'getelementptr' 'xt_51_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%xt_52_addr = getelementptr i32 %xt_52, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 87 'getelementptr' 'xt_52_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%xt_53_addr = getelementptr i32 %xt_53, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 88 'getelementptr' 'xt_53_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%xt_54_addr = getelementptr i32 %xt_54, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 89 'getelementptr' 'xt_54_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%xt_55_addr = getelementptr i32 %xt_55, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 90 'getelementptr' 'xt_55_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%xt_56_addr = getelementptr i32 %xt_56, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 91 'getelementptr' 'xt_56_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%xt_57_addr = getelementptr i32 %xt_57, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 92 'getelementptr' 'xt_57_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%xt_58_addr = getelementptr i32 %xt_58, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 93 'getelementptr' 'xt_58_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%xt_59_addr = getelementptr i32 %xt_59, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 94 'getelementptr' 'xt_59_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%xt_60_addr = getelementptr i32 %xt_60, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 95 'getelementptr' 'xt_60_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%xt_61_addr = getelementptr i32 %xt_61, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 96 'getelementptr' 'xt_61_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%xt_62_addr = getelementptr i32 %xt_62, i64 0, i64 %zext_ln350" [activation_accelerator.cpp:350]   --->   Operation 97 'getelementptr' 'xt_62_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i10 %i_2" [activation_accelerator.cpp:350]   --->   Operation 98 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%xt_load = load i5 %xt_addr" [activation_accelerator.cpp:350]   --->   Operation 99 'load' 'xt_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%xt_32_load = load i5 %xt_32_addr" [activation_accelerator.cpp:350]   --->   Operation 100 'load' 'xt_32_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%xt_33_load = load i5 %xt_33_addr" [activation_accelerator.cpp:350]   --->   Operation 101 'load' 'xt_33_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%xt_34_load = load i5 %xt_34_addr" [activation_accelerator.cpp:350]   --->   Operation 102 'load' 'xt_34_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%xt_35_load = load i5 %xt_35_addr" [activation_accelerator.cpp:350]   --->   Operation 103 'load' 'xt_35_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%xt_36_load = load i5 %xt_36_addr" [activation_accelerator.cpp:350]   --->   Operation 104 'load' 'xt_36_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%xt_37_load = load i5 %xt_37_addr" [activation_accelerator.cpp:350]   --->   Operation 105 'load' 'xt_37_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%xt_38_load = load i5 %xt_38_addr" [activation_accelerator.cpp:350]   --->   Operation 106 'load' 'xt_38_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%xt_39_load = load i5 %xt_39_addr" [activation_accelerator.cpp:350]   --->   Operation 107 'load' 'xt_39_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%xt_40_load = load i5 %xt_40_addr" [activation_accelerator.cpp:350]   --->   Operation 108 'load' 'xt_40_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%xt_41_load = load i5 %xt_41_addr" [activation_accelerator.cpp:350]   --->   Operation 109 'load' 'xt_41_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%xt_42_load = load i5 %xt_42_addr" [activation_accelerator.cpp:350]   --->   Operation 110 'load' 'xt_42_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%xt_43_load = load i5 %xt_43_addr" [activation_accelerator.cpp:350]   --->   Operation 111 'load' 'xt_43_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%xt_44_load = load i5 %xt_44_addr" [activation_accelerator.cpp:350]   --->   Operation 112 'load' 'xt_44_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 113 [2/2] (1.23ns)   --->   "%xt_45_load = load i5 %xt_45_addr" [activation_accelerator.cpp:350]   --->   Operation 113 'load' 'xt_45_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%xt_46_load = load i5 %xt_46_addr" [activation_accelerator.cpp:350]   --->   Operation 114 'load' 'xt_46_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 115 [2/2] (1.23ns)   --->   "%xt_47_load = load i5 %xt_47_addr" [activation_accelerator.cpp:350]   --->   Operation 115 'load' 'xt_47_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 116 [2/2] (1.23ns)   --->   "%xt_48_load = load i5 %xt_48_addr" [activation_accelerator.cpp:350]   --->   Operation 116 'load' 'xt_48_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%xt_49_load = load i5 %xt_49_addr" [activation_accelerator.cpp:350]   --->   Operation 117 'load' 'xt_49_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 118 [2/2] (1.23ns)   --->   "%xt_50_load = load i5 %xt_50_addr" [activation_accelerator.cpp:350]   --->   Operation 118 'load' 'xt_50_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 119 [2/2] (1.23ns)   --->   "%xt_51_load = load i5 %xt_51_addr" [activation_accelerator.cpp:350]   --->   Operation 119 'load' 'xt_51_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 120 [2/2] (1.23ns)   --->   "%xt_52_load = load i5 %xt_52_addr" [activation_accelerator.cpp:350]   --->   Operation 120 'load' 'xt_52_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 121 [2/2] (1.23ns)   --->   "%xt_53_load = load i5 %xt_53_addr" [activation_accelerator.cpp:350]   --->   Operation 121 'load' 'xt_53_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%xt_54_load = load i5 %xt_54_addr" [activation_accelerator.cpp:350]   --->   Operation 122 'load' 'xt_54_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%xt_55_load = load i5 %xt_55_addr" [activation_accelerator.cpp:350]   --->   Operation 123 'load' 'xt_55_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%xt_56_load = load i5 %xt_56_addr" [activation_accelerator.cpp:350]   --->   Operation 124 'load' 'xt_56_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%xt_57_load = load i5 %xt_57_addr" [activation_accelerator.cpp:350]   --->   Operation 125 'load' 'xt_57_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 126 [2/2] (1.23ns)   --->   "%xt_58_load = load i5 %xt_58_addr" [activation_accelerator.cpp:350]   --->   Operation 126 'load' 'xt_58_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 127 [2/2] (1.23ns)   --->   "%xt_59_load = load i5 %xt_59_addr" [activation_accelerator.cpp:350]   --->   Operation 127 'load' 'xt_59_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 128 [2/2] (1.23ns)   --->   "%xt_60_load = load i5 %xt_60_addr" [activation_accelerator.cpp:350]   --->   Operation 128 'load' 'xt_60_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 129 [2/2] (1.23ns)   --->   "%xt_61_load = load i5 %xt_61_addr" [activation_accelerator.cpp:350]   --->   Operation 129 'load' 'xt_61_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%xt_62_load = load i5 %xt_62_addr" [activation_accelerator.cpp:350]   --->   Operation 130 'load' 'xt_62_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln348 = store i10 %add_ln348, i10 %i" [activation_accelerator.cpp:348]   --->   Operation 131 'store' 'store_ln348' <Predicate = (!icmp_ln348)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 132 [1/2] (1.23ns)   --->   "%xt_load = load i5 %xt_addr" [activation_accelerator.cpp:350]   --->   Operation 132 'load' 'xt_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%xt_32_load = load i5 %xt_32_addr" [activation_accelerator.cpp:350]   --->   Operation 133 'load' 'xt_32_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%xt_33_load = load i5 %xt_33_addr" [activation_accelerator.cpp:350]   --->   Operation 134 'load' 'xt_33_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%xt_34_load = load i5 %xt_34_addr" [activation_accelerator.cpp:350]   --->   Operation 135 'load' 'xt_34_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%xt_35_load = load i5 %xt_35_addr" [activation_accelerator.cpp:350]   --->   Operation 136 'load' 'xt_35_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%xt_36_load = load i5 %xt_36_addr" [activation_accelerator.cpp:350]   --->   Operation 137 'load' 'xt_36_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%xt_37_load = load i5 %xt_37_addr" [activation_accelerator.cpp:350]   --->   Operation 138 'load' 'xt_37_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%xt_38_load = load i5 %xt_38_addr" [activation_accelerator.cpp:350]   --->   Operation 139 'load' 'xt_38_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 140 [1/2] (1.23ns)   --->   "%xt_39_load = load i5 %xt_39_addr" [activation_accelerator.cpp:350]   --->   Operation 140 'load' 'xt_39_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%xt_40_load = load i5 %xt_40_addr" [activation_accelerator.cpp:350]   --->   Operation 141 'load' 'xt_40_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%xt_41_load = load i5 %xt_41_addr" [activation_accelerator.cpp:350]   --->   Operation 142 'load' 'xt_41_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%xt_42_load = load i5 %xt_42_addr" [activation_accelerator.cpp:350]   --->   Operation 143 'load' 'xt_42_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%xt_43_load = load i5 %xt_43_addr" [activation_accelerator.cpp:350]   --->   Operation 144 'load' 'xt_43_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%xt_44_load = load i5 %xt_44_addr" [activation_accelerator.cpp:350]   --->   Operation 145 'load' 'xt_44_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 146 [1/2] (1.23ns)   --->   "%xt_45_load = load i5 %xt_45_addr" [activation_accelerator.cpp:350]   --->   Operation 146 'load' 'xt_45_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%xt_46_load = load i5 %xt_46_addr" [activation_accelerator.cpp:350]   --->   Operation 147 'load' 'xt_46_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 148 [1/2] (1.23ns)   --->   "%xt_47_load = load i5 %xt_47_addr" [activation_accelerator.cpp:350]   --->   Operation 148 'load' 'xt_47_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 149 [1/2] (1.23ns)   --->   "%xt_48_load = load i5 %xt_48_addr" [activation_accelerator.cpp:350]   --->   Operation 149 'load' 'xt_48_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 150 [1/2] (1.23ns)   --->   "%xt_49_load = load i5 %xt_49_addr" [activation_accelerator.cpp:350]   --->   Operation 150 'load' 'xt_49_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 151 [1/2] (1.23ns)   --->   "%xt_50_load = load i5 %xt_50_addr" [activation_accelerator.cpp:350]   --->   Operation 151 'load' 'xt_50_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 152 [1/2] (1.23ns)   --->   "%xt_51_load = load i5 %xt_51_addr" [activation_accelerator.cpp:350]   --->   Operation 152 'load' 'xt_51_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%xt_52_load = load i5 %xt_52_addr" [activation_accelerator.cpp:350]   --->   Operation 153 'load' 'xt_52_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%xt_53_load = load i5 %xt_53_addr" [activation_accelerator.cpp:350]   --->   Operation 154 'load' 'xt_53_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 155 [1/2] (1.23ns)   --->   "%xt_54_load = load i5 %xt_54_addr" [activation_accelerator.cpp:350]   --->   Operation 155 'load' 'xt_54_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%xt_55_load = load i5 %xt_55_addr" [activation_accelerator.cpp:350]   --->   Operation 156 'load' 'xt_55_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%xt_56_load = load i5 %xt_56_addr" [activation_accelerator.cpp:350]   --->   Operation 157 'load' 'xt_56_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%xt_57_load = load i5 %xt_57_addr" [activation_accelerator.cpp:350]   --->   Operation 158 'load' 'xt_57_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%xt_58_load = load i5 %xt_58_addr" [activation_accelerator.cpp:350]   --->   Operation 159 'load' 'xt_58_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 160 [1/2] (1.23ns)   --->   "%xt_59_load = load i5 %xt_59_addr" [activation_accelerator.cpp:350]   --->   Operation 160 'load' 'xt_59_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 161 [1/2] (1.23ns)   --->   "%xt_60_load = load i5 %xt_60_addr" [activation_accelerator.cpp:350]   --->   Operation 161 'load' 'xt_60_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%xt_61_load = load i5 %xt_61_addr" [activation_accelerator.cpp:350]   --->   Operation 162 'load' 'xt_61_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 163 [1/2] (1.23ns)   --->   "%xt_62_load = load i5 %xt_62_addr" [activation_accelerator.cpp:350]   --->   Operation 163 'load' 'xt_62_load' <Predicate = (!icmp_ln348)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 164 [1/1] (0.78ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %xt_load, i32 %xt_32_load, i32 %xt_33_load, i32 %xt_34_load, i32 %xt_35_load, i32 %xt_36_load, i32 %xt_37_load, i32 %xt_38_load, i32 %xt_39_load, i32 %xt_40_load, i32 %xt_41_load, i32 %xt_42_load, i32 %xt_43_load, i32 %xt_44_load, i32 %xt_45_load, i32 %xt_46_load, i32 %xt_47_load, i32 %xt_48_load, i32 %xt_49_load, i32 %xt_50_load, i32 %xt_51_load, i32 %xt_52_load, i32 %xt_53_load, i32 %xt_54_load, i32 %xt_55_load, i32 %xt_56_load, i32 %xt_57_load, i32 %xt_58_load, i32 %xt_59_load, i32 %xt_60_load, i32 %xt_61_load, i32 %xt_62_load, i5 %trunc_ln350" [activation_accelerator.cpp:350]   --->   Operation 164 'mux' 'tmp_s' <Predicate = (!icmp_ln348)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 165 [4/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %tmp_s, i32 %xmax_3_reload_read" [activation_accelerator.cpp:350]   --->   Operation 165 'fsub' 'x_assign_4' <Predicate = (!icmp_ln348)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 166 [3/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %tmp_s, i32 %xmax_3_reload_read" [activation_accelerator.cpp:350]   --->   Operation 166 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 167 [2/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %tmp_s, i32 %xmax_3_reload_read" [activation_accelerator.cpp:350]   --->   Operation 167 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 168 [1/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %tmp_s, i32 %xmax_3_reload_read" [activation_accelerator.cpp:350]   --->   Operation 168 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 169 [8/8] (4.91ns)   --->   "%e = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 169 'fexp' 'e' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 170 [7/8] (4.91ns)   --->   "%e = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 170 'fexp' 'e' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 171 [6/8] (4.91ns)   --->   "%e = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 171 'fexp' 'e' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 172 [5/8] (4.91ns)   --->   "%e = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 172 'fexp' 'e' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 173 [4/8] (4.91ns)   --->   "%e = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 173 'fexp' 'e' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 174 [3/8] (4.91ns)   --->   "%e = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 174 'fexp' 'e' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 175 [2/8] (4.91ns)   --->   "%e = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 175 'fexp' 'e' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.91>
ST_14 : Operation 176 [1/8] (4.91ns)   --->   "%e = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 176 'fexp' 'e' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.89>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [activation_accelerator.cpp:351]   --->   Operation 177 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [4/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %e" [activation_accelerator.cpp:351]   --->   Operation 178 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 186 'load' 'sum_load' <Predicate = (icmp_ln348)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_5_out, i32 %sum_load"   --->   Operation 187 'write' 'write_ln0' <Predicate = (icmp_ln348)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 188 'ret' 'ret_ln0' <Predicate = (icmp_ln348)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.89>
ST_16 : Operation 179 [3/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %e" [activation_accelerator.cpp:351]   --->   Operation 179 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.89>
ST_17 : Operation 180 [2/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %e" [activation_accelerator.cpp:351]   --->   Operation 180 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.32>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln349 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:349]   --->   Operation 181 'specpipeline' 'specpipeline_ln349' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln345 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [activation_accelerator.cpp:345]   --->   Operation 182 'specloopname' 'specloopname_ln345' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %e" [activation_accelerator.cpp:351]   --->   Operation 183 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.42ns)   --->   "%store_ln348 = store i32 %sum_1, i32 %sum" [activation_accelerator.cpp:348]   --->   Operation 184 'store' 'store_ln348' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln348 = br void %for.body6.i" [activation_accelerator.cpp:348]   --->   Operation 185 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_43]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_44]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_46]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_49]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_50]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_51]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_52]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_53]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_54]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_55]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_56]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_57]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_58]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_59]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_60]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_61]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_62]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xmax_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                   (alloca           ) [ 0111111111111111111]
i                     (alloca           ) [ 0100000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
xmax_3_reload_read    (read             ) [ 0111111000000000000]
store_ln0             (store            ) [ 0000000000000000000]
store_ln0             (store            ) [ 0000000000000000000]
br_ln0                (br               ) [ 0000000000000000000]
i_2                   (load             ) [ 0000000000000000000]
icmp_ln348            (icmp             ) [ 0111111111111111000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000]
add_ln348             (add              ) [ 0000000000000000000]
br_ln348              (br               ) [ 0000000000000000000]
lshr_ln8              (partselect       ) [ 0000000000000000000]
zext_ln350            (zext             ) [ 0000000000000000000]
xt_addr               (getelementptr    ) [ 0010000000000000000]
xt_32_addr            (getelementptr    ) [ 0010000000000000000]
xt_33_addr            (getelementptr    ) [ 0010000000000000000]
xt_34_addr            (getelementptr    ) [ 0010000000000000000]
xt_35_addr            (getelementptr    ) [ 0010000000000000000]
xt_36_addr            (getelementptr    ) [ 0010000000000000000]
xt_37_addr            (getelementptr    ) [ 0010000000000000000]
xt_38_addr            (getelementptr    ) [ 0010000000000000000]
xt_39_addr            (getelementptr    ) [ 0010000000000000000]
xt_40_addr            (getelementptr    ) [ 0010000000000000000]
xt_41_addr            (getelementptr    ) [ 0010000000000000000]
xt_42_addr            (getelementptr    ) [ 0010000000000000000]
xt_43_addr            (getelementptr    ) [ 0010000000000000000]
xt_44_addr            (getelementptr    ) [ 0010000000000000000]
xt_45_addr            (getelementptr    ) [ 0010000000000000000]
xt_46_addr            (getelementptr    ) [ 0010000000000000000]
xt_47_addr            (getelementptr    ) [ 0010000000000000000]
xt_48_addr            (getelementptr    ) [ 0010000000000000000]
xt_49_addr            (getelementptr    ) [ 0010000000000000000]
xt_50_addr            (getelementptr    ) [ 0010000000000000000]
xt_51_addr            (getelementptr    ) [ 0010000000000000000]
xt_52_addr            (getelementptr    ) [ 0010000000000000000]
xt_53_addr            (getelementptr    ) [ 0010000000000000000]
xt_54_addr            (getelementptr    ) [ 0010000000000000000]
xt_55_addr            (getelementptr    ) [ 0010000000000000000]
xt_56_addr            (getelementptr    ) [ 0010000000000000000]
xt_57_addr            (getelementptr    ) [ 0010000000000000000]
xt_58_addr            (getelementptr    ) [ 0010000000000000000]
xt_59_addr            (getelementptr    ) [ 0010000000000000000]
xt_60_addr            (getelementptr    ) [ 0010000000000000000]
xt_61_addr            (getelementptr    ) [ 0010000000000000000]
xt_62_addr            (getelementptr    ) [ 0010000000000000000]
trunc_ln350           (trunc            ) [ 0010000000000000000]
store_ln348           (store            ) [ 0000000000000000000]
xt_load               (load             ) [ 0000000000000000000]
xt_32_load            (load             ) [ 0000000000000000000]
xt_33_load            (load             ) [ 0000000000000000000]
xt_34_load            (load             ) [ 0000000000000000000]
xt_35_load            (load             ) [ 0000000000000000000]
xt_36_load            (load             ) [ 0000000000000000000]
xt_37_load            (load             ) [ 0000000000000000000]
xt_38_load            (load             ) [ 0000000000000000000]
xt_39_load            (load             ) [ 0000000000000000000]
xt_40_load            (load             ) [ 0000000000000000000]
xt_41_load            (load             ) [ 0000000000000000000]
xt_42_load            (load             ) [ 0000000000000000000]
xt_43_load            (load             ) [ 0000000000000000000]
xt_44_load            (load             ) [ 0000000000000000000]
xt_45_load            (load             ) [ 0000000000000000000]
xt_46_load            (load             ) [ 0000000000000000000]
xt_47_load            (load             ) [ 0000000000000000000]
xt_48_load            (load             ) [ 0000000000000000000]
xt_49_load            (load             ) [ 0000000000000000000]
xt_50_load            (load             ) [ 0000000000000000000]
xt_51_load            (load             ) [ 0000000000000000000]
xt_52_load            (load             ) [ 0000000000000000000]
xt_53_load            (load             ) [ 0000000000000000000]
xt_54_load            (load             ) [ 0000000000000000000]
xt_55_load            (load             ) [ 0000000000000000000]
xt_56_load            (load             ) [ 0000000000000000000]
xt_57_load            (load             ) [ 0000000000000000000]
xt_58_load            (load             ) [ 0000000000000000000]
xt_59_load            (load             ) [ 0000000000000000000]
xt_60_load            (load             ) [ 0000000000000000000]
xt_61_load            (load             ) [ 0000000000000000000]
xt_62_load            (load             ) [ 0000000000000000000]
tmp_s                 (mux              ) [ 0111111000000000000]
x_assign_4            (fsub             ) [ 0111000111111110000]
e                     (fexp             ) [ 0111000000000001111]
sum_load_1            (load             ) [ 0111000000000000111]
specpipeline_ln349    (specpipeline     ) [ 0000000000000000000]
specloopname_ln345    (specloopname     ) [ 0000000000000000000]
sum_1                 (fadd             ) [ 0000000000000000000]
store_ln348           (store            ) [ 0000000000000000000]
br_ln348              (br               ) [ 0000000000000000000]
sum_load              (load             ) [ 0000000000000000000]
write_ln0             (write            ) [ 0000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xt_32">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_32"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xt_33">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_33"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xt_34">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_34"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xt_35">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_35"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xt_36">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xt_37">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_37"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xt_38">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_38"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xt_39">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_39"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xt_40">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_40"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xt_41">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_41"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="xt_42">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_42"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="xt_43">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_43"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="xt_44">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_44"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="xt_45">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_45"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="xt_46">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_46"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="xt_47">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_47"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="xt_48">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_48"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="xt_49">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_49"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="xt_50">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_50"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="xt_51">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_51"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="xt_52">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_52"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="xt_53">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_53"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="xt_54">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_54"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="xt_55">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_55"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="xt_56">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_56"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="xt_57">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_57"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="xt_58">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_58"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="xt_59">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_59"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="xt_60">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_60"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="xt_61">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_61"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="xt_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_62"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="xmax_3_reload">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xmax_3_reload"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="sum_5_out">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_5_out"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32f32.i5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="sum_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="xmax_3_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xmax_3_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/15 "/>
</bind>
</comp>

<comp id="137" class="1004" name="xt_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="xt_32_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_32_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="xt_33_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_33_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xt_34_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_34_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="xt_35_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_35_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xt_36_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_36_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="xt_37_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_37_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xt_38_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_38_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="xt_39_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_39_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="xt_40_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_40_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="xt_41_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_41_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xt_42_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_42_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="xt_43_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_43_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xt_44_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_44_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="xt_45_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_45_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xt_46_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_46_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xt_47_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_47_addr/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="xt_48_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_48_addr/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xt_49_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_49_addr/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xt_50_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_50_addr/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="xt_51_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_51_addr/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xt_52_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_52_addr/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xt_53_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_53_addr/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xt_54_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_54_addr/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="xt_55_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_55_addr/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xt_56_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_56_addr/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="xt_57_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_57_addr/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xt_58_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_58_addr/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="xt_59_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_59_addr/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="xt_60_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_60_addr/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="xt_61_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_61_addr/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xt_62_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_62_addr/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_load/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_32_load/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_33_load/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_34_load/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_35_load/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_36_load/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_37_load/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_38_load/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_39_load/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_40_load/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_41_load/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_42_load/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_43_load/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_44_load/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_45_load/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_access_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_46_load/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_access_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_47_load/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_access_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_48_load/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_access_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_49_load/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_access_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_50_load/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_51_load/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_access_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_52_load/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_access_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_53_load/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_access_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_54_load/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_access_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_55_load/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_access_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_56_load/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_access_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_57_load/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_access_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_58_load/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_59_load/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_access_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_60_load/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_access_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_61_load/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_access_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_62_load/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="0" index="1" bw="32" slack="2"/>
<pin id="556" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="x_assign_4/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="1"/>
<pin id="560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/15 "/>
</bind>
</comp>

<comp id="561" class="1004" name="grp_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="e/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln0_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="10" slack="0"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln0_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="i_2_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln348_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="0"/>
<pin id="581" dir="0" index="1" bw="10" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln348/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln348_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln348/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="lshr_ln8_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="10" slack="0"/>
<pin id="594" dir="0" index="2" bw="4" slack="0"/>
<pin id="595" dir="0" index="3" bw="5" slack="0"/>
<pin id="596" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln350_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln350_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="0"/>
<pin id="639" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln348_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="0"/>
<pin id="643" dir="0" index="1" bw="10" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_s_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="32" slack="0"/>
<pin id="650" dir="0" index="3" bw="32" slack="0"/>
<pin id="651" dir="0" index="4" bw="32" slack="0"/>
<pin id="652" dir="0" index="5" bw="32" slack="0"/>
<pin id="653" dir="0" index="6" bw="32" slack="0"/>
<pin id="654" dir="0" index="7" bw="32" slack="0"/>
<pin id="655" dir="0" index="8" bw="32" slack="0"/>
<pin id="656" dir="0" index="9" bw="32" slack="0"/>
<pin id="657" dir="0" index="10" bw="32" slack="0"/>
<pin id="658" dir="0" index="11" bw="32" slack="0"/>
<pin id="659" dir="0" index="12" bw="32" slack="0"/>
<pin id="660" dir="0" index="13" bw="32" slack="0"/>
<pin id="661" dir="0" index="14" bw="32" slack="0"/>
<pin id="662" dir="0" index="15" bw="32" slack="0"/>
<pin id="663" dir="0" index="16" bw="32" slack="0"/>
<pin id="664" dir="0" index="17" bw="32" slack="0"/>
<pin id="665" dir="0" index="18" bw="32" slack="0"/>
<pin id="666" dir="0" index="19" bw="32" slack="0"/>
<pin id="667" dir="0" index="20" bw="32" slack="0"/>
<pin id="668" dir="0" index="21" bw="32" slack="0"/>
<pin id="669" dir="0" index="22" bw="32" slack="0"/>
<pin id="670" dir="0" index="23" bw="32" slack="0"/>
<pin id="671" dir="0" index="24" bw="32" slack="0"/>
<pin id="672" dir="0" index="25" bw="32" slack="0"/>
<pin id="673" dir="0" index="26" bw="32" slack="0"/>
<pin id="674" dir="0" index="27" bw="32" slack="0"/>
<pin id="675" dir="0" index="28" bw="32" slack="0"/>
<pin id="676" dir="0" index="29" bw="32" slack="0"/>
<pin id="677" dir="0" index="30" bw="32" slack="0"/>
<pin id="678" dir="0" index="31" bw="32" slack="0"/>
<pin id="679" dir="0" index="32" bw="32" slack="0"/>
<pin id="680" dir="0" index="33" bw="5" slack="1"/>
<pin id="681" dir="1" index="34" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sum_load_1_load_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="14"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/15 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln348_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="17"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/18 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sum_load_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="14"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/15 "/>
</bind>
</comp>

<comp id="728" class="1005" name="sum_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="736" class="1005" name="i_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="743" class="1005" name="xmax_3_reload_read_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="2"/>
<pin id="745" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="xmax_3_reload_read "/>
</bind>
</comp>

<comp id="748" class="1005" name="icmp_ln348_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln348 "/>
</bind>
</comp>

<comp id="752" class="1005" name="xt_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="1"/>
<pin id="754" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="xt_32_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="1"/>
<pin id="759" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_32_addr "/>
</bind>
</comp>

<comp id="762" class="1005" name="xt_33_addr_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="1"/>
<pin id="764" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_33_addr "/>
</bind>
</comp>

<comp id="767" class="1005" name="xt_34_addr_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="1"/>
<pin id="769" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_34_addr "/>
</bind>
</comp>

<comp id="772" class="1005" name="xt_35_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="1"/>
<pin id="774" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_35_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="xt_36_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="1"/>
<pin id="779" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_36_addr "/>
</bind>
</comp>

<comp id="782" class="1005" name="xt_37_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="1"/>
<pin id="784" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_37_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="xt_38_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="5" slack="1"/>
<pin id="789" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_38_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="xt_39_addr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="1"/>
<pin id="794" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_39_addr "/>
</bind>
</comp>

<comp id="797" class="1005" name="xt_40_addr_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="1"/>
<pin id="799" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_40_addr "/>
</bind>
</comp>

<comp id="802" class="1005" name="xt_41_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="1"/>
<pin id="804" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_41_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="xt_42_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="1"/>
<pin id="809" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_42_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="xt_43_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="1"/>
<pin id="814" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_43_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="xt_44_addr_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="1"/>
<pin id="819" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_44_addr "/>
</bind>
</comp>

<comp id="822" class="1005" name="xt_45_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="1"/>
<pin id="824" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_45_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="xt_46_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="1"/>
<pin id="829" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_46_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="xt_47_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="1"/>
<pin id="834" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_47_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="xt_48_addr_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="1"/>
<pin id="839" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_48_addr "/>
</bind>
</comp>

<comp id="842" class="1005" name="xt_49_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="1"/>
<pin id="844" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_49_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="xt_50_addr_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="5" slack="1"/>
<pin id="849" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_50_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="xt_51_addr_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="5" slack="1"/>
<pin id="854" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_51_addr "/>
</bind>
</comp>

<comp id="857" class="1005" name="xt_52_addr_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="5" slack="1"/>
<pin id="859" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_52_addr "/>
</bind>
</comp>

<comp id="862" class="1005" name="xt_53_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="1"/>
<pin id="864" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_53_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="xt_54_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="1"/>
<pin id="869" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_54_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="xt_55_addr_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="1"/>
<pin id="874" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_55_addr "/>
</bind>
</comp>

<comp id="877" class="1005" name="xt_56_addr_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="5" slack="1"/>
<pin id="879" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_56_addr "/>
</bind>
</comp>

<comp id="882" class="1005" name="xt_57_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="1"/>
<pin id="884" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_57_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="xt_58_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="5" slack="1"/>
<pin id="889" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_58_addr "/>
</bind>
</comp>

<comp id="892" class="1005" name="xt_59_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="5" slack="1"/>
<pin id="894" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_59_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="xt_60_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="5" slack="1"/>
<pin id="899" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_60_addr "/>
</bind>
</comp>

<comp id="902" class="1005" name="xt_61_addr_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="5" slack="1"/>
<pin id="904" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_61_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="xt_62_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="5" slack="1"/>
<pin id="909" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_62_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="trunc_ln350_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="5" slack="1"/>
<pin id="914" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln350 "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_s_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="922" class="1005" name="x_assign_4_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_4 "/>
</bind>
</comp>

<comp id="927" class="1005" name="e_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="932" class="1005" name="sum_load_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="64" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="114" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="98" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="98" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="98" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="98" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="98" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="98" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="98" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="98" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="98" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="98" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="98" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="98" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="98" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="98" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="98" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="98" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="98" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="98" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="98" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="98" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="98" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="98" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="98" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="98" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="98" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="98" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="98" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="98" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="98" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="58" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="98" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="98" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="62" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="98" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="137" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="144" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="151" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="158" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="165" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="172" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="179" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="186" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="193" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="200" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="207" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="214" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="221" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="444"><net_src comp="228" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="450"><net_src comp="235" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="456"><net_src comp="242" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="462"><net_src comp="249" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="256" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="474"><net_src comp="263" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="480"><net_src comp="270" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="486"><net_src comp="277" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="284" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="498"><net_src comp="291" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="504"><net_src comp="298" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="510"><net_src comp="305" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="516"><net_src comp="312" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="522"><net_src comp="319" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="326" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="333" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="340" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="347" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="552"><net_src comp="354" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="565"><net_src comp="102" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="80" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="82" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="84" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="576" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="90" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="597"><net_src comp="92" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="576" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="94" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="96" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="604"><net_src comp="591" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="608"><net_src comp="601" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="611"><net_src comp="601" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="612"><net_src comp="601" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="613"><net_src comp="601" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="614"><net_src comp="601" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="615"><net_src comp="601" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="616"><net_src comp="601" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="617"><net_src comp="601" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="618"><net_src comp="601" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="619"><net_src comp="601" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="620"><net_src comp="601" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="621"><net_src comp="601" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="622"><net_src comp="601" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="623"><net_src comp="601" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="624"><net_src comp="601" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="625"><net_src comp="601" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="626"><net_src comp="601" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="627"><net_src comp="601" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="628"><net_src comp="601" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="629"><net_src comp="601" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="630"><net_src comp="601" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="631"><net_src comp="601" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="632"><net_src comp="601" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="633"><net_src comp="601" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="634"><net_src comp="601" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="635"><net_src comp="601" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="636"><net_src comp="601" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="640"><net_src comp="576" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="585" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="682"><net_src comp="100" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="683"><net_src comp="361" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="684"><net_src comp="367" pin="3"/><net_sink comp="646" pin=2"/></net>

<net id="685"><net_src comp="373" pin="3"/><net_sink comp="646" pin=3"/></net>

<net id="686"><net_src comp="379" pin="3"/><net_sink comp="646" pin=4"/></net>

<net id="687"><net_src comp="385" pin="3"/><net_sink comp="646" pin=5"/></net>

<net id="688"><net_src comp="391" pin="3"/><net_sink comp="646" pin=6"/></net>

<net id="689"><net_src comp="397" pin="3"/><net_sink comp="646" pin=7"/></net>

<net id="690"><net_src comp="403" pin="3"/><net_sink comp="646" pin=8"/></net>

<net id="691"><net_src comp="409" pin="3"/><net_sink comp="646" pin=9"/></net>

<net id="692"><net_src comp="415" pin="3"/><net_sink comp="646" pin=10"/></net>

<net id="693"><net_src comp="421" pin="3"/><net_sink comp="646" pin=11"/></net>

<net id="694"><net_src comp="427" pin="3"/><net_sink comp="646" pin=12"/></net>

<net id="695"><net_src comp="433" pin="3"/><net_sink comp="646" pin=13"/></net>

<net id="696"><net_src comp="439" pin="3"/><net_sink comp="646" pin=14"/></net>

<net id="697"><net_src comp="445" pin="3"/><net_sink comp="646" pin=15"/></net>

<net id="698"><net_src comp="451" pin="3"/><net_sink comp="646" pin=16"/></net>

<net id="699"><net_src comp="457" pin="3"/><net_sink comp="646" pin=17"/></net>

<net id="700"><net_src comp="463" pin="3"/><net_sink comp="646" pin=18"/></net>

<net id="701"><net_src comp="469" pin="3"/><net_sink comp="646" pin=19"/></net>

<net id="702"><net_src comp="475" pin="3"/><net_sink comp="646" pin=20"/></net>

<net id="703"><net_src comp="481" pin="3"/><net_sink comp="646" pin=21"/></net>

<net id="704"><net_src comp="487" pin="3"/><net_sink comp="646" pin=22"/></net>

<net id="705"><net_src comp="493" pin="3"/><net_sink comp="646" pin=23"/></net>

<net id="706"><net_src comp="499" pin="3"/><net_sink comp="646" pin=24"/></net>

<net id="707"><net_src comp="505" pin="3"/><net_sink comp="646" pin=25"/></net>

<net id="708"><net_src comp="511" pin="3"/><net_sink comp="646" pin=26"/></net>

<net id="709"><net_src comp="517" pin="3"/><net_sink comp="646" pin=27"/></net>

<net id="710"><net_src comp="523" pin="3"/><net_sink comp="646" pin=28"/></net>

<net id="711"><net_src comp="529" pin="3"/><net_sink comp="646" pin=29"/></net>

<net id="712"><net_src comp="535" pin="3"/><net_sink comp="646" pin=30"/></net>

<net id="713"><net_src comp="541" pin="3"/><net_sink comp="646" pin=31"/></net>

<net id="714"><net_src comp="547" pin="3"/><net_sink comp="646" pin=32"/></net>

<net id="718"><net_src comp="715" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="723"><net_src comp="557" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="731"><net_src comp="116" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="735"><net_src comp="728" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="739"><net_src comp="120" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="746"><net_src comp="124" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="751"><net_src comp="579" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="137" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="760"><net_src comp="144" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="765"><net_src comp="151" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="770"><net_src comp="158" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="775"><net_src comp="165" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="780"><net_src comp="172" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="785"><net_src comp="179" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="790"><net_src comp="186" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="795"><net_src comp="193" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="800"><net_src comp="200" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="805"><net_src comp="207" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="810"><net_src comp="214" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="815"><net_src comp="221" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="820"><net_src comp="228" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="825"><net_src comp="235" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="830"><net_src comp="242" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="835"><net_src comp="249" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="840"><net_src comp="256" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="845"><net_src comp="263" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="850"><net_src comp="270" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="855"><net_src comp="277" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="860"><net_src comp="284" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="865"><net_src comp="291" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="870"><net_src comp="298" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="875"><net_src comp="305" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="880"><net_src comp="312" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="885"><net_src comp="319" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="890"><net_src comp="326" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="895"><net_src comp="333" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="900"><net_src comp="340" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="905"><net_src comp="347" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="910"><net_src comp="354" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="915"><net_src comp="637" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="646" pin=33"/></net>

<net id="920"><net_src comp="646" pin="34"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="925"><net_src comp="553" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="930"><net_src comp="561" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="935"><net_src comp="715" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="557" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_5_out | {15 }
 - Input state : 
	Port: compute_rows_Pipeline_smx_1 : xt | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_32 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_33 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_34 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_35 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_36 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_37 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_38 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_39 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_40 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_41 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_42 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_43 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_44 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_45 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_46 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_47 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_48 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_49 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_50 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_51 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_52 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_53 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_54 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_55 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_56 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_57 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_58 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_59 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_60 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_61 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xt_62 | {1 2 }
	Port: compute_rows_Pipeline_smx_1 : xmax_3_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln348 : 2
		add_ln348 : 2
		br_ln348 : 3
		lshr_ln8 : 2
		zext_ln350 : 3
		xt_addr : 4
		xt_32_addr : 4
		xt_33_addr : 4
		xt_34_addr : 4
		xt_35_addr : 4
		xt_36_addr : 4
		xt_37_addr : 4
		xt_38_addr : 4
		xt_39_addr : 4
		xt_40_addr : 4
		xt_41_addr : 4
		xt_42_addr : 4
		xt_43_addr : 4
		xt_44_addr : 4
		xt_45_addr : 4
		xt_46_addr : 4
		xt_47_addr : 4
		xt_48_addr : 4
		xt_49_addr : 4
		xt_50_addr : 4
		xt_51_addr : 4
		xt_52_addr : 4
		xt_53_addr : 4
		xt_54_addr : 4
		xt_55_addr : 4
		xt_56_addr : 4
		xt_57_addr : 4
		xt_58_addr : 4
		xt_59_addr : 4
		xt_60_addr : 4
		xt_61_addr : 4
		xt_62_addr : 4
		trunc_ln350 : 2
		xt_load : 5
		xt_32_load : 5
		xt_33_load : 5
		xt_34_load : 5
		xt_35_load : 5
		xt_36_load : 5
		xt_37_load : 5
		xt_38_load : 5
		xt_39_load : 5
		xt_40_load : 5
		xt_41_load : 5
		xt_42_load : 5
		xt_43_load : 5
		xt_44_load : 5
		xt_45_load : 5
		xt_46_load : 5
		xt_47_load : 5
		xt_48_load : 5
		xt_49_load : 5
		xt_50_load : 5
		xt_51_load : 5
		xt_52_load : 5
		xt_53_load : 5
		xt_54_load : 5
		xt_55_load : 5
		xt_56_load : 5
		xt_57_load : 5
		xt_58_load : 5
		xt_59_load : 5
		xt_60_load : 5
		xt_61_load : 5
		xt_62_load : 5
		store_ln348 : 3
	State 2
		tmp_s : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		sum_1 : 1
		write_ln0 : 1
	State 16
	State 17
	State 18
		store_ln348 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fexp   |           grp_fu_561           |    7    |   324   |   905   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_553           |    2    |   227   |   214   |
|          |           grp_fu_557           |    0    |   168   |   434   |
|----------|--------------------------------|---------|---------|---------|
|    mux   |          tmp_s_fu_646          |    0    |    0    |   148   |
|----------|--------------------------------|---------|---------|---------|
|    add   |        add_ln348_fu_585        |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln348_fu_579       |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|   read   | xmax_3_reload_read_read_fu_124 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_130     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|         lshr_ln8_fu_591        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |        zext_ln350_fu_601       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln350_fu_637       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    9    |   719   |   1729  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         e_reg_927        |   32   |
|         i_reg_736        |   10   |
|    icmp_ln348_reg_748    |    1   |
|    sum_load_1_reg_932    |   32   |
|        sum_reg_728       |   32   |
|       tmp_s_reg_917      |   32   |
|    trunc_ln350_reg_912   |    5   |
|    x_assign_4_reg_922    |   32   |
|xmax_3_reload_read_reg_743|   32   |
|    xt_32_addr_reg_757    |    5   |
|    xt_33_addr_reg_762    |    5   |
|    xt_34_addr_reg_767    |    5   |
|    xt_35_addr_reg_772    |    5   |
|    xt_36_addr_reg_777    |    5   |
|    xt_37_addr_reg_782    |    5   |
|    xt_38_addr_reg_787    |    5   |
|    xt_39_addr_reg_792    |    5   |
|    xt_40_addr_reg_797    |    5   |
|    xt_41_addr_reg_802    |    5   |
|    xt_42_addr_reg_807    |    5   |
|    xt_43_addr_reg_812    |    5   |
|    xt_44_addr_reg_817    |    5   |
|    xt_45_addr_reg_822    |    5   |
|    xt_46_addr_reg_827    |    5   |
|    xt_47_addr_reg_832    |    5   |
|    xt_48_addr_reg_837    |    5   |
|    xt_49_addr_reg_842    |    5   |
|    xt_50_addr_reg_847    |    5   |
|    xt_51_addr_reg_852    |    5   |
|    xt_52_addr_reg_857    |    5   |
|    xt_53_addr_reg_862    |    5   |
|    xt_54_addr_reg_867    |    5   |
|    xt_55_addr_reg_872    |    5   |
|    xt_56_addr_reg_877    |    5   |
|    xt_57_addr_reg_882    |    5   |
|    xt_58_addr_reg_887    |    5   |
|    xt_59_addr_reg_892    |    5   |
|    xt_60_addr_reg_897    |    5   |
|    xt_61_addr_reg_902    |    5   |
|    xt_62_addr_reg_907    |    5   |
|      xt_addr_reg_752     |    5   |
+--------------------------+--------+
|           Total          |   368  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_361 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_367 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_373 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_379 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_385 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_391 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_397 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_403 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_409 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_415 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_421 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_427 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_433 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_439 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_445 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_451 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_457 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_463 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_469 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_475 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_481 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_487 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_493 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_499 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_505 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_511 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_517 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_523 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_529 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_535 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_541 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_547 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_557    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   384  ||  14.091 ||   297   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   719  |  1729  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   297  |
|  Register |    -   |    -   |   368  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   14   |  1087  |  2026  |
+-----------+--------+--------+--------+--------+
