#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jun 13 23:26:19 2025
# Process ID         : 5956
# Current directory  : D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/vivado.log
# Journal file       : D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip\vivado.jou
# Running On         : rogDesktop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-9700K CPU @ 3.60GHz
# CPU Frequency      : 3600 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 34265 MB
# Swap memory        : 16106 MB
# Total Virtual      : 50371 MB
# Available Virtual  : 25116 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/hls_data.json outdir=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip srcdir=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/misc
INFO: Copied 24 verilog file(s) to D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/hdl/verilog
INFO: Copied 22 vhdl file(s) to D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 625.086 ; gain = 184.523
INFO: Import ports from HDL: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/hdl/vhdl/feedforward.vhd (feedforward)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4stream interface input_stream
INFO: Add axi4stream interface output_stream
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/component.xml
INFO: Created IP archive D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/xilinx_com_hls_feedforward_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Jun 13 23:26:35 2025...
