
 ** opening file sample.tr
[cycle 1] 
IF1 :
	LOAD:(PC: 2000a0)(sReg_a: 29)(dReg: 16)(addr: 7fff8000)
IF2 :
	NOP:
ID :
	NOP:
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1] NOP:
[cycle 2] 
IF1 :
	ITYPE:(PC: 2000a4)(sReg_a: 255)(dReg: 28)(addr: 1001)
IF2 :
	LOAD:(PC: 2000a0)(sReg_a: 29)(dReg: 16)(addr: 7fff8000)
ID :
	NOP:
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 2] NOP:
[cycle 3] 
IF1 :
	ITYPE:(PC: 2000a8)(sReg_a: 28)(dReg: 28)(addr: ffffc000)
IF2 :
	ITYPE:(PC: 2000a4)(sReg_a: 255)(dReg: 28)(addr: 1001)
ID :
	LOAD:(PC: 2000a0)(sReg_a: 29)(dReg: 16)(addr: 7fff8000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 3] NOP:
[cycle 4] 
IF1 :
	ITYPE:(PC: 2000ac)(sReg_a: 29)(dReg: 17)(addr: 4)
IF2 :
	ITYPE:(PC: 2000a8)(sReg_a: 28)(dReg: 28)(addr: ffffc000)
ID :
	ITYPE:(PC: 2000a4)(sReg_a: 255)(dReg: 28)(addr: 1001)
EX1 :
	LOAD:(PC: 2000a0)(sReg_a: 29)(dReg: 16)(addr: 7fff8000)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 4] NOP:
[cycle 5] 
IF1 :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
IF2 :
	ITYPE:(PC: 2000ac)(sReg_a: 29)(dReg: 17)(addr: 4)
ID :
	ITYPE:(PC: 2000a8)(sReg_a: 28)(dReg: 28)(addr: ffffc000)
EX1 :
	ITYPE:(PC: 2000a4)(sReg_a: 255)(dReg: 28)(addr: 1001)
EX2 :
	LOAD:(PC: 2000a0)(sReg_a: 29)(dReg: 16)(addr: 7fff8000)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 5] NOP:
[cycle 6] 
IF1 :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
IF2 :
	ITYPE:(PC: 2000ac)(sReg_a: 29)(dReg: 17)(addr: 4)
ID :
	ITYPE:(PC: 2000a8)(sReg_a: 28)(dReg: 28)(addr: ffffc000)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 2000a4)(sReg_a: 255)(dReg: 28)(addr: 1001)
MEM1 :
	LOAD:(PC: 2000a0)(sReg_a: 29)(dReg: 16)(addr: 7fff8000)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 6] NOP:
[cycle 7] 
IF1 :
	ITYPE:(PC: 2000b4)(sReg_a: 255)(dReg: 2)(addr: 2)
IF2 :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
ID :
	ITYPE:(PC: 2000ac)(sReg_a: 29)(dReg: 17)(addr: 4)
EX1 :
	ITYPE:(PC: 2000a8)(sReg_a: 28)(dReg: 28)(addr: ffffc000)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 2000a4)(sReg_a: 255)(dReg: 28)(addr: 1001)
MEM2 :
	LOAD:(PC: 2000a0)(sReg_a: 29)(dReg: 16)(addr: 7fff8000)
WB :
	NOP:
[cycle 7] NOP:
[cycle 8] 
IF1 :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	ITYPE:(PC: 2000b4)(sReg_a: 255)(dReg: 2)(addr: 2)
ID :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
EX1 :
	ITYPE:(PC: 2000ac)(sReg_a: 29)(dReg: 17)(addr: 4)
EX2 :
	ITYPE:(PC: 2000a8)(sReg_a: 28)(dReg: 28)(addr: ffffc000)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 2000a4)(sReg_a: 255)(dReg: 28)(addr: 1001)
WB :
	LOAD:(PC: 2000a0)(sReg_a: 29)(dReg: 16)(addr: 7fff8000)
[cycle 8] LOAD: (PC: 2000b8)(sReg_a: 3)(dReg: 3)(addr: 0)
[cycle 9] 
IF1 :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	ITYPE:(PC: 2000b4)(sReg_a: 255)(dReg: 2)(addr: 2)
ID :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 2000ac)(sReg_a: 29)(dReg: 17)(addr: 4)
MEM1 :
	ITYPE:(PC: 2000a8)(sReg_a: 28)(dReg: 28)(addr: ffffc000)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 2000a4)(sReg_a: 255)(dReg: 28)(addr: 1001)
[cycle 9] ITYPE: (PC: 2000b8)(sReg_a: 3)(dReg: 3)(addr: 0)
[cycle 10] 
IF1 :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	ITYPE:(PC: 2000b4)(sReg_a: 255)(dReg: 2)(addr: 2)
ID :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 2000ac)(sReg_a: 29)(dReg: 17)(addr: 4)
MEM2 :
	ITYPE:(PC: 2000a8)(sReg_a: 28)(dReg: 28)(addr: ffffc000)
WB :
	NOP:
[cycle 10] NOP:
[cycle 11] 
IF1 :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
IF2 :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	ITYPE:(PC: 2000b4)(sReg_a: 255)(dReg: 2)(addr: 2)
EX1 :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 2000ac)(sReg_a: 29)(dReg: 17)(addr: 4)
WB :
	ITYPE:(PC: 2000a8)(sReg_a: 28)(dReg: 28)(addr: ffffc000)
[cycle 11] ITYPE: (PC: 2000bc)(sReg_a: 0)(dReg: 18)(addr: 0)
[cycle 12] 
IF1 :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
IF2 :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
ID :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	ITYPE:(PC: 2000b4)(sReg_a: 255)(dReg: 2)(addr: 2)
EX2 :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 2000ac)(sReg_a: 29)(dReg: 17)(addr: 4)
[cycle 12] ITYPE: (PC: 2000c0)(sReg_a: 28)(dReg: 255)(addr: 10004884)
[cycle 13] 
IF1 :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
IF2 :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
ID :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 2000b4)(sReg_a: 255)(dReg: 2)(addr: 2)
MEM1 :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 13] NOP:
[cycle 14] 
IF1 :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
ID :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
EX1 :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 2000b4)(sReg_a: 255)(dReg: 2)(addr: 2)
MEM2 :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
WB :
	NOP:
[cycle 14] NOP:
[cycle 15] 
IF1 :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
ID :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 2000b4)(sReg_a: 255)(dReg: 2)(addr: 2)
WB :
	ITYPE:(PC: 2000b0)(sReg_a: 17)(dReg: 3)(addr: 4)
[cycle 15] ITYPE: (PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 16] 
IF1 :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
ID :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 2000b4)(sReg_a: 255)(dReg: 2)(addr: 2)
[cycle 16] ITYPE: (PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 17] 
IF1 :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
ID :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 17] NOP:
[cycle 18] 
IF1 :
	RTYPE:(PC: 2000c8)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
IF2 :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
EX1 :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 2000b8)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 18] RTYPE: (PC: 2000c8)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
[cycle 19] 
IF1 :
	RTYPE:(PC: 2000c8)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
IF2 :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 19] NOP:
[cycle 20] 
IF1 :
	RTYPE:(PC: 2000cc)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
IF2 :
	RTYPE:(PC: 2000c8)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
ID :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 20] NOP:
[cycle 21] 
IF1 :
	RTYPE:(PC: 2000d0)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
IF2 :
	RTYPE:(PC: 2000cc)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	RTYPE:(PC: 2000c8)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
EX1 :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX2 :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
WB :
	NOP:
[cycle 21] NOP:
[cycle 22] 
IF1 :
	JTYPE: (PC: 2000d4)(addr: 20a010)
IF2 :
	RTYPE:(PC: 2000d0)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
ID :
	RTYPE:(PC: 2000cc)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX1 :
	RTYPE:(PC: 2000c8)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
EX2 :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM1 :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 2000bc)(sReg_a: 0)(sReg_b: 3)(dReg: 18) 
[cycle 22] RTYPE: (PC: 2000d4)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
[cycle 23] 
IF1 :
	JTYPE: (PC: 2000d4)(addr: 20a010)
IF2 :
	RTYPE:(PC: 2000d0)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
ID :
	RTYPE:(PC: 2000cc)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 2000c8)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
MEM1 :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM2 :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
WB :
	NOP:
[cycle 23] NOP:
[cycle 24] 
IF1 :
	ITYPE:(PC: 20a010)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 2000d4)(addr: 20a010)
ID :
	RTYPE:(PC: 2000d0)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
EX1 :
	RTYPE:(PC: 2000cc)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 2000c8)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
MEM2 :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
WB :
	STORE: (PC: 2000c0)(sReg_a: 28)(sReg_b: 18)(addr: 10004884)
[cycle 24] STORE: (PC: 20a010)(sReg_a: 29)(sReg_b: 255)(addr: ffffffe8)
[cycle 25] 
IF1 :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
IF2 :
	ITYPE:(PC: 20a010)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 2000d4)(addr: 20a010)
EX1 :
	RTYPE:(PC: 2000d0)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
EX2 :
	RTYPE:(PC: 2000cc)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 2000c8)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
WB :
	ITYPE:(PC: 2000c4)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 25] ITYPE: (PC: 20a014)(sReg_a: 29)(dReg: 255)(addr: 7fff7fe0)
[cycle 26] 
IF1 :
	JTYPE: (PC: 20a018)(addr: 20cd70)
IF2 :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
ID :
	ITYPE:(PC: 20a010)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	JTYPE: (PC: 2000d4)(addr: 20a010)
EX2 :
	RTYPE:(PC: 2000d0)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
MEM1 :
	RTYPE:(PC: 2000cc)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 2000c8)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
[cycle 26] RTYPE: (PC: 20a018)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
[cycle 27] 
IF1 :
	JTYPE: (PC: 20a018)(addr: 20cd70)
IF2 :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
ID :
	ITYPE:(PC: 20a010)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 2000d4)(addr: 20a010)
MEM1 :
	RTYPE:(PC: 2000d0)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
MEM2 :
	RTYPE:(PC: 2000cc)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
WB :
	NOP:
[cycle 27] NOP:
[cycle 28] 
IF1 :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20a018)(addr: 20cd70)
ID :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
EX1 :
	ITYPE:(PC: 20a010)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 2000d4)(addr: 20a010)
MEM2 :
	RTYPE:(PC: 2000d0)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
WB :
	RTYPE:(PC: 2000cc)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
[cycle 28] RTYPE: (PC: 20cd70)(sReg_a: 29)(sReg_b: 255)(dReg: 29) 
[cycle 29] 
IF1 :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20a018)(addr: 20cd70)
ID :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a010)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 2000d4)(addr: 20a010)
WB :
	RTYPE:(PC: 2000d0)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
[cycle 29] RTYPE: (PC: 20cd70)(sReg_a: 29)(sReg_b: 255)(dReg: 29) 
[cycle 30] 
IF1 :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20a018)(addr: 20cd70)
ID :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a010)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 2000d4)(addr: 20a010)
[cycle 30] JTYPE: (PC: 20cd70)(addr: ffffffe8)
[cycle 31] 
IF1 :
	STORE: (PC: 20cd74)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fc8)
IF2 :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20a018)(addr: 20cd70)
EX1 :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a010)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
WB :
	NOP:
[cycle 31] NOP:
[cycle 32] 
IF1 :
	RTYPE:(PC: 20cd78)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
IF2 :
	STORE: (PC: 20cd74)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fc8)
ID :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	JTYPE: (PC: 20a018)(addr: 20cd70)
EX2 :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a010)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 32] ITYPE: (PC: 20cd78)(sReg_a: 0)(dReg: 16)(addr: 0)
[cycle 33] 
IF1 :
	RTYPE:(PC: 20cd78)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
IF2 :
	STORE: (PC: 20cd74)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fc8)
ID :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 20a018)(addr: 20cd70)
MEM1 :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 33] NOP:
[cycle 34] 
IF1 :
	STORE: (PC: 20cd7c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fcc)
IF2 :
	RTYPE:(PC: 20cd78)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
ID :
	STORE: (PC: 20cd74)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fc8)
EX1 :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 20a018)(addr: 20cd70)
MEM2 :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
WB :
	NOP:
[cycle 34] NOP:
[cycle 35] 
IF1 :
	STORE: (PC: 20cd7c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fcc)
IF2 :
	RTYPE:(PC: 20cd78)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
ID :
	STORE: (PC: 20cd74)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fc8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 20a018)(addr: 20cd70)
WB :
	STORE: (PC: 20a014)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
[cycle 35] STORE: (PC: 20cd7c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fcc)
[cycle 36] 
IF1 :
	BRANCH: (PC: 20cd80)(sReg_a: 16)(sReg_b: 0)(addr: 20cda8)
IF2 :
	STORE: (PC: 20cd7c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fcc)
ID :
	RTYPE:(PC: 20cd78)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
EX1 :
	STORE: (PC: 20cd74)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fc8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 20a018)(addr: 20cd70)
[cycle 36] JTYPE: (PC: 20cd80)(addr: 20cda8)
[cycle 37] 
IF1 :
	LOAD:(PC: 20cd84)(sReg_a: 16)(dReg: 4)(addr: 7fff8007)
IF2 :
	BRANCH: (PC: 20cd80)(sReg_a: 16)(sReg_b: 0)(addr: 20cda8)
ID :
	STORE: (PC: 20cd7c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fcc)
EX1 :
	RTYPE:(PC: 20cd78)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
EX2 :
	STORE: (PC: 20cd74)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fc8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
WB :
	NOP:
[cycle 37] NOP:
[cycle 38] 
IF1 :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
IF2 :
	LOAD:(PC: 20cd84)(sReg_a: 16)(dReg: 4)(addr: 7fff8007)
ID :
	BRANCH: (PC: 20cd80)(sReg_a: 16)(sReg_b: 0)(addr: 20cda8)
EX1 :
	STORE: (PC: 20cd7c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fcc)
EX2 :
	RTYPE:(PC: 20cd78)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
MEM1 :
	STORE: (PC: 20cd74)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fc8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cd70)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 38] ITYPE: (PC: 20cd88)(sReg_a: 4)(dReg: 255)(addr: 20cda8)
[cycle 39] 
IF1 :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
IF2 :
	LOAD:(PC: 20cd84)(sReg_a: 16)(dReg: 4)(addr: 7fff8007)
ID :
	BRANCH: (PC: 20cd80)(sReg_a: 16)(sReg_b: 0)(addr: 20cda8)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20cd7c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fcc)
MEM1 :
	RTYPE:(PC: 20cd78)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
MEM2 :
	STORE: (PC: 20cd74)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fc8)
WB :
	NOP:
[cycle 39] NOP:
[cycle 40] 
IF1 :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
IF2 :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
ID :
	LOAD:(PC: 20cd84)(sReg_a: 16)(dReg: 4)(addr: 7fff8007)
EX1 :
	BRANCH: (PC: 20cd80)(sReg_a: 16)(sReg_b: 0)(addr: 20cda8)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20cd7c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fcc)
MEM2 :
	RTYPE:(PC: 20cd78)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
WB :
	STORE: (PC: 20cd74)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fc8)
[cycle 40] STORE: (PC: 20cd8c)(sReg_a: 0)(sReg_b: 255)(addr: 2f)
[cycle 41] 
IF1 :
	JTYPE: (PC: 20cd90)(addr: 20a990)
IF2 :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
ID :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
EX1 :
	LOAD:(PC: 20cd84)(sReg_a: 16)(dReg: 4)(addr: 7fff8007)
EX2 :
	BRANCH: (PC: 20cd80)(sReg_a: 16)(sReg_b: 0)(addr: 20cda8)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20cd7c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fcc)
WB :
	RTYPE:(PC: 20cd78)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
[cycle 41] RTYPE: (PC: 20cd90)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
[cycle 42] 
IF1 :
	JTYPE: (PC: 20cd90)(addr: 20a990)
IF2 :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
ID :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20cd84)(sReg_a: 16)(dReg: 4)(addr: 7fff8007)
MEM1 :
	BRANCH: (PC: 20cd80)(sReg_a: 16)(sReg_b: 0)(addr: 20cda8)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20cd7c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fcc)
[cycle 42] STORE: (PC: 20cd90)(sReg_a: 255)(sReg_b: 255)(addr: 20a990)
[cycle 43] 
IF1 :
	JTYPE: (PC: 20cd90)(addr: 20a990)
IF2 :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
ID :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20cd84)(sReg_a: 16)(dReg: 4)(addr: 7fff8007)
MEM2 :
	BRANCH: (PC: 20cd80)(sReg_a: 16)(sReg_b: 0)(addr: 20cda8)
WB :
	NOP:
[cycle 43] NOP:
[cycle 44] 
IF1 :
	JTYPE: (PC: 20cd90)(addr: 20a990)
IF2 :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
ID :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20cd84)(sReg_a: 16)(dReg: 4)(addr: 7fff8007)
WB :
	BRANCH: (PC: 20cd80)(sReg_a: 16)(sReg_b: 0)(addr: 20cda8)
[cycle 44] BRANCH: (PC: 20cd90)(sReg_a: 255)(sReg_b: 255)(addr: 20a990)
[cycle 45] 
IF1 :
	ITYPE:(PC: 20a990)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
IF2 :
	JTYPE: (PC: 20cd90)(addr: 20a990)
ID :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
EX1 :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20cd84)(sReg_a: 16)(dReg: 4)(addr: 7fff8007)
[cycle 45] LOAD: (PC: 20a990)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
[cycle 46] 
IF1 :
	ITYPE:(PC: 20a990)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
IF2 :
	JTYPE: (PC: 20cd90)(addr: 20a990)
ID :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 46] NOP:
[cycle 47] 
IF1 :
	STORE: (PC: 20a994)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
IF2 :
	ITYPE:(PC: 20a990)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
ID :
	JTYPE: (PC: 20cd90)(addr: 20a990)
EX1 :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 47] NOP:
[cycle 48] 
IF1 :
	ITYPE:(PC: 20a998)(sReg_a: 5)(dReg: 17)(addr: ff)
IF2 :
	STORE: (PC: 20a994)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
ID :
	ITYPE:(PC: 20a990)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
EX1 :
	JTYPE: (PC: 20cd90)(addr: 20a990)
EX2 :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
WB :
	NOP:
[cycle 48] NOP:
[cycle 49] 
IF1 :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
IF2 :
	ITYPE:(PC: 20a998)(sReg_a: 5)(dReg: 17)(addr: ff)
ID :
	STORE: (PC: 20a994)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
EX1 :
	ITYPE:(PC: 20a990)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
EX2 :
	JTYPE: (PC: 20cd90)(addr: 20a990)
MEM1 :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20cd88)(sReg_a: 4)(sReg_b: 0)(addr: 20cda8)
[cycle 49] BRANCH: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
[cycle 50] 
IF1 :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
IF2 :
	ITYPE:(PC: 20a998)(sReg_a: 5)(dReg: 17)(addr: ff)
ID :
	STORE: (PC: 20a994)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a990)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
MEM1 :
	JTYPE: (PC: 20cd90)(addr: 20a990)
MEM2 :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
WB :
	NOP:
[cycle 50] NOP:
[cycle 51] 
IF1 :
	STORE: (PC: 20a9a0)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
IF2 :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
ID :
	ITYPE:(PC: 20a998)(sReg_a: 5)(dReg: 17)(addr: ff)
EX1 :
	STORE: (PC: 20a994)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a990)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
MEM2 :
	JTYPE: (PC: 20cd90)(addr: 20a990)
WB :
	ITYPE:(PC: 20cd8c)(sReg_a: 0)(dReg: 5)(addr: 2f)
[cycle 51] ITYPE: (PC: 20a9a0)(sReg_a: 29)(dReg: 255)(addr: 7fff7fa8)
[cycle 52] 
IF1 :
	STORE: (PC: 20a9a0)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
IF2 :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
ID :
	ITYPE:(PC: 20a998)(sReg_a: 5)(dReg: 17)(addr: ff)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20a994)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a990)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
WB :
	JTYPE: (PC: 20cd90)(addr: 20a990)
[cycle 52] JTYPE: (PC: 20a9a0)(addr: 7fff7fa8)
[cycle 53] 
IF1 :
	BRANCH: (PC: 20a9a4)(sReg_a: 17)(sReg_b: 0)(addr: 20a9b4)
IF2 :
	STORE: (PC: 20a9a0)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
ID :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
EX1 :
	ITYPE:(PC: 20a998)(sReg_a: 5)(dReg: 17)(addr: ff)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20a994)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a990)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
[cycle 53] ITYPE: (PC: 20a9a4)(sReg_a: 17)(dReg: 255)(addr: 20a9b4)
[cycle 54] 
IF1 :
	BRANCH: (PC: 20a9a4)(sReg_a: 17)(sReg_b: 0)(addr: 20a9b4)
IF2 :
	STORE: (PC: 20a9a0)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
ID :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a998)(sReg_a: 5)(dReg: 17)(addr: ff)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20a994)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
WB :
	NOP:
[cycle 54] NOP:
[cycle 55] 
IF1 :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
IF2 :
	BRANCH: (PC: 20a9a4)(sReg_a: 17)(sReg_b: 0)(addr: 20a9b4)
ID :
	STORE: (PC: 20a9a0)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
EX1 :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a998)(sReg_a: 5)(dReg: 17)(addr: ff)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20a994)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
[cycle 55] STORE: (PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(addr: 0)
[cycle 56] 
IF1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
IF2 :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
ID :
	BRANCH: (PC: 20a9a4)(sReg_a: 17)(sReg_b: 0)(addr: 20a9b4)
EX1 :
	STORE: (PC: 20a9a0)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
EX2 :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a998)(sReg_a: 5)(dReg: 17)(addr: ff)
WB :
	NOP:
[cycle 56] NOP:
[cycle 57] 
IF1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
IF2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
EX1 :
	BRANCH: (PC: 20a9a4)(sReg_a: 17)(sReg_b: 0)(addr: 20a9b4)
EX2 :
	STORE: (PC: 20a9a0)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
MEM1 :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a998)(sReg_a: 5)(dReg: 17)(addr: ff)
[cycle 57] ITYPE: (PC: 20a9bc)(sReg_a: 255)(dReg: 255)(addr: 20e8f8)
[cycle 58] 
IF1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
IF2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a9a4)(sReg_a: 17)(sReg_b: 0)(addr: 20a9b4)
MEM1 :
	STORE: (PC: 20a9a0)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
MEM2 :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
WB :
	NOP:
[cycle 58] NOP:
[cycle 59] 
IF1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
IF2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a9a4)(sReg_a: 17)(sReg_b: 0)(addr: 20a9b4)
MEM2 :
	STORE: (PC: 20a9a0)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
WB :
	STORE: (PC: 20a99c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb0)
[cycle 59] STORE: (PC: 20a9bc)(sReg_a: 255)(sReg_b: 255)(addr: 20e8f8)
[cycle 60] 
IF1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
IF2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a9a4)(sReg_a: 17)(sReg_b: 0)(addr: 20a9b4)
WB :
	STORE: (PC: 20a9a0)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
[cycle 60] STORE: (PC: 20a9bc)(sReg_a: 255)(sReg_b: 255)(addr: 20e8f8)
[cycle 61] 
IF1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
IF2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a9a4)(sReg_a: 17)(sReg_b: 0)(addr: 20a9b4)
[cycle 61] BRANCH: (PC: 20a9bc)(sReg_a: 255)(sReg_b: 255)(addr: 20e8f8)
[cycle 62] 
IF1 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
IF2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 62] SQUASHED:
[cycle 63] 
IF1 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
IF2 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
ID :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX1 :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 63] SQUASHED:
[cycle 64] 
IF1 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
ID :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
EX1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX2 :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 64] SQUASHED:
[cycle 65] 
IF1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
IF2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
ID :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
EX1 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
EX2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
MEM1 :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 65] SQUASHED:
[cycle 66] 
IF1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
IF2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
ID :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
EX2 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
MEM1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
MEM2 :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
WB :
	NOP:
[cycle 66] NOP:
[cycle 67] 
IF1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
IF2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
ID :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX1 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
EX2 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
MEM1 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
MEM2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
WB :
	RTYPE:(PC: 20a9b4)(sReg_a: 0)(sReg_b: 0)(dReg: 16) 
[cycle 67] RTYPE: (PC: 20e924)(sReg_a: 8)(sReg_b: 255)(dReg: 8) 
[cycle 68] 
IF1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
IF2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
ID :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM1 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
MEM2 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
WB :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
[cycle 68] RTYPE: (PC: 20e924)(sReg_a: 8)(sReg_b: 255)(dReg: 8) 
[cycle 69] 
IF1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
IF2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
ID :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM2 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
WB :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
[cycle 69] ITYPE: (PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
[cycle 70] 
IF1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
IF2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
ID :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
WB :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
[cycle 70] ITYPE: (PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
[cycle 71] 
IF1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
IF2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
ID :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
[cycle 71] ITYPE: (PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
[cycle 72] 
IF1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
IF2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
ID :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 72] NOP:
[cycle 73] 
IF1 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
IF2 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
ID :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 73] NOP:
[cycle 74] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 74] NOP:
[cycle 75] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 75] NOP:
[cycle 76] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
WB :
	NOP:
[cycle 76] NOP:
[cycle 77] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
[cycle 77] BRANCH: (PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(addr: 0)
[cycle 78] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 78] SQUASHED:
[cycle 79] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 79] SQUASHED:
[cycle 80] 
IF1 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
ID :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
EX1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 80] SQUASHED:
[cycle 81] 
IF1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX1 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
EX2 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
WB :
	SQUASHED:
[cycle 81] SQUASHED:
[cycle 82] 
IF1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
MEM1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
[cycle 82] ITYPE: (PC: 20e934)(sReg_a: 9)(dReg: 9)(addr: 0)
[cycle 83] 
IF1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
MEM2 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
WB :
	NOP:
[cycle 83] NOP:
[cycle 84] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
IF2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
ID :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
EX1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
WB :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
[cycle 84] ITYPE: (PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
[cycle 85] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
IF2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
ID :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
[cycle 85] ITYPE: (PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
[cycle 86] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
ID :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
EX1 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 86] NOP:
[cycle 87] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
ID :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
WB :
	NOP:
[cycle 87] NOP:
[cycle 88] 
IF1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
IF2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
ID :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
EX1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
[cycle 88] RTYPE: (PC: 20e940)(sReg_a: 4)(sReg_b: 255)(dReg: 4) 
[cycle 89] 
IF1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
IF2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
ID :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
WB :
	NOP:
[cycle 89] NOP:
[cycle 90] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
[cycle 90] ITYPE: (PC: 20e944)(sReg_a: 6)(dReg: 3)(addr: 0)
[cycle 91] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
WB :
	NOP:
[cycle 91] NOP:
[cycle 92] 
IF1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
ID :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
[cycle 92] RTYPE: (PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
[cycle 93] 
IF1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
ID :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
WB :
	NOP:
[cycle 93] NOP:
[cycle 94] 
IF1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
ID :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
EX1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ffff00d4)
[cycle 94] LOAD: (PC: 20e94c)(sReg_a: 3)(dReg: 3)(addr: 0)
[cycle 95] 
IF1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
ID :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
WB :
	NOP:
[cycle 95] NOP:
[cycle 96] 
IF1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
[cycle 96] RTYPE: (PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 97] 
IF1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
WB :
	NOP:
[cycle 97] NOP:
[cycle 98] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
[cycle 98] ITYPE: (PC: 20e954)(sReg_a: 3)(dReg: 255)(addr: 20e970)
[cycle 99] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
WB :
	NOP:
[cycle 99] NOP:
[cycle 100] 
IF1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
ID :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
[cycle 100] RTYPE: (PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
[cycle 101] 
IF1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
ID :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
WB :
	NOP:
[cycle 101] NOP:
[cycle 102] 
IF1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
[cycle 102] RTYPE: (PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
[cycle 103] 
IF1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 103] NOP:
[cycle 104] 
IF1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
ID :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 104] RTYPE: (PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
[cycle 105] 
IF1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
ID :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
WB :
	NOP:
[cycle 105] NOP:
[cycle 106] 
IF1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
ID :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 106] RTYPE: (PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 107] 
IF1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
ID :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
WB :
	NOP:
[cycle 107] NOP:
[cycle 108] 
IF1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
EX1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
[cycle 108] BRANCH: (PC: 20e968)(sReg_a: 3)(sReg_b: 7)(addr: 0)
[cycle 109] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
EX2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
WB :
	NOP:
[cycle 109] NOP:
[cycle 110] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
MEM1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
[cycle 110] RTYPE: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(dReg: 255) 
[cycle 111] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
MEM2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
WB :
	NOP:
[cycle 111] NOP:
[cycle 112] 
IF1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
WB :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
[cycle 112] RTYPE: (PC: 20e970)(sReg_a: 4)(sReg_b: 255)(dReg: 3) 
[cycle 113] 
IF1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
[cycle 113] RTYPE: (PC: 20e970)(sReg_a: 4)(sReg_b: 255)(dReg: 3) 
[cycle 114] 
IF1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 114] NOP:
[cycle 115] 
IF1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
IF2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 115] NOP:
[cycle 116] 
IF1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
IF2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 116] RTYPE: (PC: 20e974)(sReg_a: 4)(sReg_b: 255)(dReg: 2) 
[cycle 117] 
IF1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
IF2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 117] NOP:
[cycle 118] 
IF1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
ID :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
EX1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
WB :
	NOP:
[cycle 118] NOP:
[cycle 119] 
IF1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
ID :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
EX1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
EX2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 119] RTYPE: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(dReg: 255) 
[cycle 120] 
IF1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
ID :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
MEM1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 120] NOP:
[cycle 121] 
IF1 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
IF2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
MEM2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
WB :
	NOP:
[cycle 121] NOP:
[cycle 122] 
IF1 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
IF2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
WB :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
[cycle 122] BRANCH: (PC: 20e980)(sReg_a: 4)(sReg_b: 255)(addr: 7fff80f2)
[cycle 123] 
IF1 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
IF2 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
ID :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 800080c4)
[cycle 123] LOAD: (PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
[cycle 124] 
IF1 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
IF2 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
ID :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
WB :
	NOP:
[cycle 124] NOP:
[cycle 125] 
IF1 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
ID :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
EX1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
[cycle 125] ITYPE: (PC: 20e988)(sReg_a: 3)(dReg: 255)(addr: 20e9c0)
[cycle 126] 
IF1 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
ID :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
WB :
	NOP:
[cycle 126] NOP:
[cycle 127] 
IF1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
IF2 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
ID :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
EX1 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
[cycle 127] BRANCH: (PC: 20e9c0)(sReg_a: 29)(sReg_b: 255)(addr: 10)
[cycle 128] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
EX2 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
WB :
	NOP:
[cycle 128] NOP:
[cycle 129] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
MEM1 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
[cycle 129] BRANCH: (PC: 20e9c4)(sReg_a: 31)(sReg_b: 255)(addr: 20a9c0)
[cycle 130] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
MEM2 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
WB :
	NOP:
[cycle 130] NOP:
[cycle 131] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
WB :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff80f2)
[cycle 131] LOAD: (PC: 20a9c0)(sReg_a: 2)(dReg: 255)(addr: 20a9d0)
[cycle 132] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
[cycle 132] ITYPE: (PC: 20a9c0)(sReg_a: 2)(dReg: 255)(addr: 20a9d0)
[cycle 133] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 133] NOP:
[cycle 134] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
WB :
	NOP:
[cycle 134] NOP:
[cycle 135] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
[cycle 135] BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
[cycle 136] 
IF1 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 136] SQUASHED:
[cycle 137] 
IF1 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
IF2 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
ID :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
EX1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 137] SQUASHED:
[cycle 138] 
IF1 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
IF2 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
ID :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
EX1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
EX2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 138] SQUASHED:
[cycle 139] 
IF1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
IF2 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
ID :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
EX1 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
EX2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
MEM1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 139] SQUASHED:
[cycle 140] 
IF1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
IF2 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
ID :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
MEM1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
MEM2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
WB :
	NOP:
[cycle 140] NOP:
[cycle 141] 
IF1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
IF2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
EX1 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
MEM2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
WB :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
[cycle 141] ITYPE: (PC: 20a9bc)(sReg_a: 255)(dReg: 255)(addr: 20e8f8)
[cycle 142] 
IF1 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
IF2 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
ID :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX1 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
EX2 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
WB :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
[cycle 142] JRTYPE: (PC: 20e8f8) (sReg_a: 29)(addr: fffffff0)
[cycle 143] 
IF1 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
IF2 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
ID :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
EX1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX2 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
MEM1 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
[cycle 143] RTYPE: (PC: 20e8fc)(sReg_a: 5)(sReg_b: 255)(dReg: 5) 
[cycle 144] 
IF1 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
ID :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
EX1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
EX2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
MEM1 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
MEM2 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
WB :
	NOP:
[cycle 144] NOP:
[cycle 145] 
IF1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
IF2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
ID :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
EX1 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
EX2 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
MEM1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
MEM2 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
WB :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
[cycle 145] ITYPE: (PC: 20e904)(sReg_a: 2)(dReg: 255)(addr: 20e920)
[cycle 146] 
IF1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
IF2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
ID :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
MEM1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
MEM2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
WB :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
[cycle 146] JTYPE: (PC: 20e904)(addr: 20e920)
[cycle 147] 
IF1 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
IF2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
ID :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
MEM2 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
WB :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
[cycle 147] RTYPE: (PC: 20e908)(sReg_a: 4)(sReg_b: 255)(dReg: 2) 
[cycle 148] 
IF1 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
IF2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
ID :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
WB :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
[cycle 148] JTYPE: (PC: 20e908)(addr: 7fff80c4)
[cycle 149] 
IF1 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
IF2 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
ID :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX1 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
[cycle 149] ITYPE: (PC: 20e90c)(sReg_a: 2)(dReg: 255)(addr: 20e9b4)
[cycle 150] 
IF1 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
IF2 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
ID :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
WB :
	NOP:
[cycle 150] NOP:
[cycle 151] 
IF1 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
ID :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
EX1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
[cycle 151] ITYPE: (PC: 20e910)(sReg_a: 2)(dReg: 255)(addr: 20e9bc)
[cycle 152] 
IF1 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
ID :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
WB :
	NOP:
[cycle 152] NOP:
[cycle 153] 
IF1 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
IF2 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
EX1 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
[cycle 153] ITYPE: (PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
[cycle 154] 
IF1 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
IF2 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
WB :
	NOP:
[cycle 154] NOP:
[cycle 155] 
IF1 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
IF2 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
[cycle 155] BRANCH: (PC: 20e914)(sReg_a: 4)(sReg_b: 255)(addr: 1)
[cycle 156] 
IF1 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
IF2 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
WB :
	NOP:
[cycle 156] NOP:
[cycle 157] 
IF1 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
ID :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c4)
[cycle 157] LOAD: (PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
[cycle 158] 
IF1 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
ID :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 158] NOP:
[cycle 159] 
IF1 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
IF2 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
ID :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
EX1 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 159] NOP:
[cycle 160] 
IF1 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
IF2 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
ID :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
EX2 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
WB :
	NOP:
[cycle 160] NOP:
[cycle 161] 
IF1 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
IF2 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
ID :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
MEM1 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
[cycle 161] BRANCH: (PC: 20e908)(sReg_a: 4)(sReg_b: 255)(addr: 7fff80c6)
[cycle 162] 
IF1 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
IF2 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
ID :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
EX1 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
MEM2 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
WB :
	NOP:
[cycle 162] NOP:
[cycle 163] 
IF1 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
IF2 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
ID :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
WB :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
[cycle 163] BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
[cycle 164] 
IF1 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
ID :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
EX1 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
[cycle 164] ITYPE: (PC: 20e910)(sReg_a: 2)(dReg: 255)(addr: 20e9bc)
[cycle 165] 
IF1 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
ID :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
WB :
	NOP:
[cycle 165] NOP:
[cycle 166] 
IF1 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
ID :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
[cycle 166] ITYPE: (PC: 20e910)(sReg_a: 2)(dReg: 255)(addr: 20e9bc)
[cycle 167] 
IF1 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
ID :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
WB :
	NOP:
[cycle 167] NOP:
[cycle 168] 
IF1 :
	BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
ID :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
[cycle 168] BRANCH: (PC: 20e910)(sReg_a: 2)(sReg_b: 0)(addr: 20e9bc)
[cycle 169] 
IF1 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
IF2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
ID :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 169] SQUASHED:
[cycle 170] 
IF1 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
ID :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
EX1 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 170] SQUASHED:
[cycle 171] 
IF1 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
ID :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 171] SQUASHED:
[cycle 172] 
IF1 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
ID :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 172] SQUASHED:
[cycle 173] 
IF1 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
ID :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
WB :
	NOP:
[cycle 173] NOP:
[cycle 174] 
IF1 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
IF2 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
ID :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
EX1 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20e908)(sReg_a: 4)(dReg: 2)(addr: 7fff80c6)
[cycle 174] LOAD: (PC: 20e91c)(sReg_a: 2)(dReg: 255)(addr: 20e908)
[cycle 175] 
IF1 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
IF2 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
ID :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 175] NOP:
[cycle 176] 
IF1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
IF2 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
ID :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 176] NOP:
[cycle 177] 
IF1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
IF2 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
ID :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
WB :
	NOP:
[cycle 177] NOP:
[cycle 178] 
IF1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
IF2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
ID :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
EX1 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e90c)(sReg_a: 2)(sReg_b: 5)(addr: 20e9b4)
[cycle 178] BRANCH: (PC: 20e924)(sReg_a: 8)(sReg_b: 255)(addr: feff)
[cycle 179] 
IF1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
IF2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
ID :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
WB :
	NOP:
[cycle 179] NOP:
[cycle 180] 
IF1 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
IF2 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
ID :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX1 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e914)(sReg_a: 4)(dReg: 4)(addr: 1)
[cycle 180] ITYPE: (PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
[cycle 181] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
WB :
	NOP:
[cycle 181] NOP:
[cycle 182] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
MEM1 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e918)(sReg_a: 4)(dReg: 2)(addr: 3)
[cycle 182] ITYPE: (PC: 20e92c)(sReg_a: 5)(dReg: 9)(addr: 0)
[cycle 183] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
MEM2 :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
WB :
	NOP:
[cycle 183] NOP:
[cycle 184] 
IF1 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
ID :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
EX1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
WB :
	BRANCH: (PC: 20e91c)(sReg_a: 2)(sReg_b: 0)(addr: 20e908)
[cycle 184] BRANCH: (PC: 20e930)(sReg_a: 255)(sReg_b: 9)(addr: 10)
[cycle 185] 
IF1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX1 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
EX2 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
[cycle 185] ITYPE: (PC: 20e934)(sReg_a: 9)(dReg: 9)(addr: 0)
[cycle 186] 
IF1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
MEM1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 186] NOP:
[cycle 187] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
IF2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
ID :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
EX1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
MEM2 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
WB :
	NOP:
[cycle 187] NOP:
[cycle 188] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
IF2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
ID :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
WB :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
[cycle 188] ITYPE: (PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
[cycle 189] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
ID :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
EX1 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
[cycle 189] ITYPE: (PC: 20e93c)(sReg_a: 0)(dReg: 7)(addr: 0)
[cycle 190] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
ID :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
WB :
	NOP:
[cycle 190] NOP:
[cycle 191] 
IF1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
IF2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
ID :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
EX1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
[cycle 191] RTYPE: (PC: 20e940)(sReg_a: 4)(sReg_b: 255)(dReg: 4) 
[cycle 192] 
IF1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
IF2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
ID :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
WB :
	NOP:
[cycle 192] NOP:
[cycle 193] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
[cycle 193] ITYPE: (PC: 20e944)(sReg_a: 6)(dReg: 3)(addr: 0)
[cycle 194] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
WB :
	NOP:
[cycle 194] NOP:
[cycle 195] 
IF1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
ID :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
[cycle 195] RTYPE: (PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
[cycle 196] 
IF1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
ID :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
WB :
	NOP:
[cycle 196] NOP:
[cycle 197] 
IF1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
ID :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
EX1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: e561aff2)
[cycle 197] LOAD: (PC: 20e94c)(sReg_a: 3)(dReg: 3)(addr: 0)
[cycle 198] 
IF1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
ID :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
WB :
	NOP:
[cycle 198] NOP:
[cycle 199] 
IF1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
[cycle 199] RTYPE: (PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 200] 
IF1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
WB :
	NOP:
[cycle 200] NOP:
[cycle 201] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
[cycle 201] ITYPE: (PC: 20e954)(sReg_a: 3)(dReg: 255)(addr: 20e970)
[cycle 202] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
WB :
	NOP:
[cycle 202] NOP:
[cycle 203] 
IF1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
ID :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
[cycle 203] RTYPE: (PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
[cycle 204] 
IF1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
ID :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
WB :
	NOP:
[cycle 204] NOP:
[cycle 205] 
IF1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
[cycle 205] RTYPE: (PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
[cycle 206] 
IF1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 206] NOP:
[cycle 207] 
IF1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
ID :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 207] RTYPE: (PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
[cycle 208] 
IF1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
ID :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
WB :
	NOP:
[cycle 208] NOP:
[cycle 209] 
IF1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
ID :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 209] RTYPE: (PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 210] 
IF1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
ID :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
WB :
	NOP:
[cycle 210] NOP:
[cycle 211] 
IF1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
EX1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
[cycle 211] BRANCH: (PC: 20e968)(sReg_a: 3)(sReg_b: 7)(addr: 0)
[cycle 212] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
EX2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
WB :
	NOP:
[cycle 212] NOP:
[cycle 213] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
MEM1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
[cycle 213] RTYPE: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(dReg: 255) 
[cycle 214] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
MEM2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
WB :
	NOP:
[cycle 214] NOP:
[cycle 215] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
WB :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
[cycle 215] RTYPE: (PC: 20e938)(sReg_a: 4)(sReg_b: 255)(dReg: 6) 
[cycle 216] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
[cycle 216] RTYPE: (PC: 20e938)(sReg_a: 4)(sReg_b: 255)(dReg: 6) 
[cycle 217] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 217] NOP:
[cycle 218] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 218] NOP:
[cycle 219] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 219] RTYPE: (PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
[cycle 220] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 220] NOP:
[cycle 221] 
IF1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
IF2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
ID :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
EX1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
WB :
	NOP:
[cycle 221] NOP:
[cycle 222] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
EX2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 222] RTYPE: (PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
[cycle 223] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 223] NOP:
[cycle 224] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
WB :
	NOP:
[cycle 224] NOP:
[cycle 225] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
[cycle 225] BRANCH: (PC: 20e944)(sReg_a: 6)(sReg_b: 8)(addr: 0)
[cycle 226] 
IF1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 226] SQUASHED:
[cycle 227] 
IF1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
ID :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 227] SQUASHED:
[cycle 228] 
IF1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
MEM1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 228] SQUASHED:
[cycle 229] 
IF1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
MEM1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
MEM2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
WB :
	SQUASHED:
[cycle 229] SQUASHED:
[cycle 230] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
MEM2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
WB :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: ed67e436)
[cycle 230] LOAD: (PC: 20e954)(sReg_a: 3)(dReg: 255)(addr: 20e970)
[cycle 231] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
WB :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
[cycle 231] RTYPE: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(dReg: 255) 
[cycle 232] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
[cycle 232] ITYPE: (PC: 20e954)(sReg_a: 3)(dReg: 255)(addr: 20e970)
[cycle 233] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
WB :
	NOP:
[cycle 233] NOP:
[cycle 234] 
IF1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
ID :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
[cycle 234] RTYPE: (PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
[cycle 235] 
IF1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
ID :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 235] NOP:
[cycle 236] 
IF1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 236] NOP:
[cycle 237] 
IF1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 237] NOP:
[cycle 238] 
IF1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
ID :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 238] RTYPE: (PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
[cycle 239] 
IF1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
ID :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
WB :
	NOP:
[cycle 239] NOP:
[cycle 240] 
IF1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
ID :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 240] RTYPE: (PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 241] 
IF1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
ID :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
WB :
	NOP:
[cycle 241] NOP:
[cycle 242] 
IF1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
EX1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
[cycle 242] BRANCH: (PC: 20e968)(sReg_a: 3)(sReg_b: 7)(addr: 0)
[cycle 243] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
EX2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
WB :
	NOP:
[cycle 243] NOP:
[cycle 244] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
MEM1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
[cycle 244] RTYPE: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(dReg: 255) 
[cycle 245] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
MEM2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
WB :
	NOP:
[cycle 245] NOP:
[cycle 246] 
IF1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
WB :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
[cycle 246] RTYPE: (PC: 20e970)(sReg_a: 4)(sReg_b: 255)(dReg: 3) 
[cycle 247] 
IF1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
[cycle 247] RTYPE: (PC: 20e970)(sReg_a: 4)(sReg_b: 255)(dReg: 3) 
[cycle 248] 
IF1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 248] NOP:
[cycle 249] 
IF1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
IF2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 249] NOP:
[cycle 250] 
IF1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
IF2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 250] RTYPE: (PC: 20e974)(sReg_a: 4)(sReg_b: 255)(dReg: 2) 
[cycle 251] 
IF1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
IF2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 251] NOP:
[cycle 252] 
IF1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
ID :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
EX1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
WB :
	NOP:
[cycle 252] NOP:
[cycle 253] 
IF1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
ID :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
EX1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
EX2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 253] RTYPE: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(dReg: 255) 
[cycle 254] 
IF1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
ID :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
MEM1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 254] NOP:
[cycle 255] 
IF1 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
IF2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
MEM2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
WB :
	NOP:
[cycle 255] NOP:
[cycle 256] 
IF1 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
IF2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
WB :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
[cycle 256] BRANCH: (PC: 20e980)(sReg_a: 4)(sReg_b: 255)(addr: 7fff812d)
[cycle 257] 
IF1 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
IF2 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
ID :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: ffff80cc)
[cycle 257] LOAD: (PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
[cycle 258] 
IF1 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
IF2 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
ID :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
WB :
	NOP:
[cycle 258] NOP:
[cycle 259] 
IF1 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
ID :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
EX1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
[cycle 259] ITYPE: (PC: 20e988)(sReg_a: 3)(dReg: 255)(addr: 20e9c0)
[cycle 260] 
IF1 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
ID :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
WB :
	NOP:
[cycle 260] NOP:
[cycle 261] 
IF1 :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
ID :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
EX1 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
[cycle 261] BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
[cycle 262] 
IF1 :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
IF2 :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
EX2 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
WB :
	NOP:
[cycle 262] NOP:
[cycle 263] 
IF1 :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
IF2 :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
MEM1 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
[cycle 263] BRANCH: (PC: 20e990)(sReg_a: 4)(sReg_b: 255)(addr: 7fff813e)
[cycle 264] 
IF1 :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
IF2 :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
MEM2 :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
WB :
	NOP:
[cycle 264] NOP:
[cycle 265] 
IF1 :
	ITYPE:(PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
IF2 :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
ID :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
WB :
	LOAD:(PC: 20e980)(sReg_a: 4)(dReg: 3)(addr: 7fff812d)
[cycle 265] LOAD: (PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
[cycle 266] 
IF1 :
	ITYPE:(PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
IF2 :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
ID :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e984)(sReg_a: 4)(dReg: 2)(addr: fffffffd)
[cycle 266] ITYPE: (PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
[cycle 267] 
IF1 :
	ITYPE:(PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
IF2 :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
ID :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 267] NOP:
[cycle 268] 
IF1 :
	BRANCH: (PC: 20e998)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
ID :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
EX1 :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
WB :
	NOP:
[cycle 268] NOP:
[cycle 269] 
IF1 :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	BRANCH: (PC: 20e998)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
ID :
	ITYPE:(PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
EX1 :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
EX2 :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e988)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
[cycle 269] BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
[cycle 270] 
IF1 :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
IF2 :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e998)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	ITYPE:(PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
EX2 :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
MEM1 :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 270] NOP:
[cycle 271] 
IF1 :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
IF2 :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e998)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
MEM1 :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
MEM2 :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
WB :
	NOP:
[cycle 271] NOP:
[cycle 272] 
IF1 :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
IF2 :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	BRANCH: (PC: 20e998)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
MEM2 :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
WB :
	BRANCH: (PC: 20e98c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
[cycle 272] BRANCH: (PC: 20e9a0)(sReg_a: 4)(sReg_b: 255)(addr: 7fff8137)
[cycle 273] 
IF1 :
	ITYPE:(PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
IF2 :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
ID :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	BRANCH: (PC: 20e998)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
WB :
	LOAD:(PC: 20e990)(sReg_a: 4)(dReg: 3)(addr: 7fff813e)
[cycle 273] LOAD: (PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
[cycle 274] 
IF1 :
	ITYPE:(PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
IF2 :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
ID :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e998)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e994)(sReg_a: 4)(dReg: 2)(addr: fffffffe)
[cycle 274] ITYPE: (PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
[cycle 275] 
IF1 :
	ITYPE:(PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
IF2 :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
ID :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e998)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 275] NOP:
[cycle 276] 
IF1 :
	BRANCH: (PC: 20e9a8)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
ID :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
EX1 :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e998)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
WB :
	NOP:
[cycle 276] NOP:
[cycle 277] 
IF1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
IF2 :
	BRANCH: (PC: 20e9a8)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
ID :
	ITYPE:(PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
EX1 :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
EX2 :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e998)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
[cycle 277] BRANCH: (PC: 20e9c0)(sReg_a: 29)(sReg_b: 255)(addr: 10)
[cycle 278] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	BRANCH: (PC: 20e9a8)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	ITYPE:(PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
EX2 :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
MEM1 :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 278] NOP:
[cycle 279] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	BRANCH: (PC: 20e9a8)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
MEM1 :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
MEM2 :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
WB :
	NOP:
[cycle 279] NOP:
[cycle 280] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	BRANCH: (PC: 20e9a8)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
MEM2 :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
WB :
	BRANCH: (PC: 20e99c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
[cycle 280] BRANCH: (PC: 20e9c4)(sReg_a: 31)(sReg_b: 255)(addr: 20a9c0)
[cycle 281] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	BRANCH: (PC: 20e9a8)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
WB :
	LOAD:(PC: 20e9a0)(sReg_a: 4)(dReg: 3)(addr: 7fff8137)
[cycle 281] LOAD: (PC: 20a9c0)(sReg_a: 2)(dReg: 255)(addr: 20a9d0)
[cycle 282] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e9a8)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e9a4)(sReg_a: 4)(dReg: 2)(addr: ffffffff)
[cycle 282] ITYPE: (PC: 20a9c0)(sReg_a: 2)(dReg: 255)(addr: 20a9d0)
[cycle 283] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20e9a8)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 283] NOP:
[cycle 284] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20e9a8)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
WB :
	NOP:
[cycle 284] NOP:
[cycle 285] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20e9a8)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
[cycle 285] BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
[cycle 286] 
IF1 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
IF2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 286] SQUASHED:
[cycle 287] 
IF1 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
IF2 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
ID :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
EX1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 287] SQUASHED:
[cycle 288] 
IF1 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
IF2 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
ID :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
EX1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
EX2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 288] SQUASHED:
[cycle 289] 
IF1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
IF2 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
ID :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
EX1 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
EX2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
MEM1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 289] SQUASHED:
[cycle 290] 
IF1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
IF2 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
ID :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
MEM1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
MEM2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
WB :
	NOP:
[cycle 290] NOP:
[cycle 291] 
IF1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
IF2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
EX1 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
MEM2 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
WB :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
[cycle 291] ITYPE: (PC: 20a9bc)(sReg_a: 255)(dReg: 255)(addr: 20e8f8)
[cycle 292] 
IF1 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
IF2 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
ID :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX1 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
EX2 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
WB :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
[cycle 292] JRTYPE: (PC: 20e8f8) (sReg_a: 29)(addr: fffffff0)
[cycle 293] 
IF1 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
IF2 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
ID :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
EX1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX2 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
MEM1 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20a9c4)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
[cycle 293] RTYPE: (PC: 20e8fc)(sReg_a: 5)(sReg_b: 255)(dReg: 5) 
[cycle 294] 
IF1 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
ID :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
EX1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
EX2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
MEM1 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
MEM2 :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
WB :
	NOP:
[cycle 294] NOP:
[cycle 295] 
IF1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
IF2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
ID :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
EX1 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
EX2 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
MEM1 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
MEM2 :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
WB :
	ITYPE:(PC: 20a9c8)(sReg_a: 16)(dReg: 4)(addr: 1)
[cycle 295] ITYPE: (PC: 20e904)(sReg_a: 2)(dReg: 255)(addr: 20e920)
[cycle 296] 
IF1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
IF2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
ID :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
MEM1 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
MEM2 :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
WB :
	JTYPE: (PC: 20a9cc)(addr: 20a9b8)
[cycle 296] JTYPE: (PC: 20e904)(addr: 20e920)
[cycle 297] 
IF1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
IF2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
ID :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
MEM2 :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
WB :
	RTYPE:(PC: 20a9b8)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
[cycle 297] RTYPE: (PC: 20e920)(sReg_a: 255)(sReg_b: 255)(dReg: 8) 
[cycle 298] 
IF1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
IF2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
ID :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
WB :
	JTYPE: (PC: 20a9bc)(addr: 20e8f8)
[cycle 298] JTYPE: (PC: 20e920)(addr: 7efe)
[cycle 299] 
IF1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
IF2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
ID :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX1 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e8f8)(sReg_a: 29)(dReg: 29)(addr: fffffff0)
[cycle 299] ITYPE: (PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
[cycle 300] 
IF1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
IF2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
ID :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
WB :
	NOP:
[cycle 300] NOP:
[cycle 301] 
IF1 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
IF2 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
ID :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e8fc)(sReg_a: 5)(dReg: 5)(addr: ff)
[cycle 301] ITYPE: (PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
[cycle 302] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
WB :
	NOP:
[cycle 302] NOP:
[cycle 303] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e900)(sReg_a: 4)(dReg: 2)(addr: 3)
[cycle 303] ITYPE: (PC: 20e92c)(sReg_a: 5)(dReg: 9)(addr: 0)
[cycle 304] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
WB :
	NOP:
[cycle 304] NOP:
[cycle 305] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20e904)(sReg_a: 2)(sReg_b: 0)(addr: 20e920)
[cycle 305] BRANCH: (PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(addr: 0)
[cycle 306] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 306] SQUASHED:
[cycle 307] 
IF1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 307] SQUASHED:
[cycle 308] 
IF1 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
ID :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
EX1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 308] SQUASHED:
[cycle 309] 
IF1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX1 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
EX2 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
WB :
	SQUASHED:
[cycle 309] SQUASHED:
[cycle 310] 
IF1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
MEM1 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e920)(sReg_a: 255)(dReg: 8)(addr: 7efe)
[cycle 310] ITYPE: (PC: 20e934)(sReg_a: 9)(dReg: 9)(addr: 0)
[cycle 311] 
IF1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
MEM2 :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
WB :
	NOP:
[cycle 311] NOP:
[cycle 312] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
IF2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
ID :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
EX1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
WB :
	ITYPE:(PC: 20e924)(sReg_a: 8)(dReg: 8)(addr: feff)
[cycle 312] ITYPE: (PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
[cycle 313] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
IF2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
ID :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e928)(sReg_a: 255)(dReg: 2)(addr: 8)
[cycle 313] ITYPE: (PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
[cycle 314] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
ID :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
EX1 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 314] NOP:
[cycle 315] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
ID :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
WB :
	NOP:
[cycle 315] NOP:
[cycle 316] 
IF1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
IF2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
ID :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
EX1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e92c)(sReg_a: 5)(sReg_b: 2)(dReg: 9) 
[cycle 316] RTYPE: (PC: 20e940)(sReg_a: 4)(sReg_b: 255)(dReg: 4) 
[cycle 317] 
IF1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
IF2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
ID :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
WB :
	NOP:
[cycle 317] NOP:
[cycle 318] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e930)(sReg_a: 255)(dReg: 2)(addr: 10)
[cycle 318] ITYPE: (PC: 20e944)(sReg_a: 6)(dReg: 3)(addr: 0)
[cycle 319] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
WB :
	NOP:
[cycle 319] NOP:
[cycle 320] 
IF1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
ID :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e934)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
[cycle 320] RTYPE: (PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
[cycle 321] 
IF1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
ID :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
WB :
	NOP:
[cycle 321] NOP:
[cycle 322] 
IF1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
ID :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
EX1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: af6af32d)
[cycle 322] LOAD: (PC: 20e94c)(sReg_a: 3)(dReg: 3)(addr: 0)
[cycle 323] 
IF1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
ID :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
WB :
	NOP:
[cycle 323] NOP:
[cycle 324] 
IF1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
[cycle 324] RTYPE: (PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 325] 
IF1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
WB :
	NOP:
[cycle 325] NOP:
[cycle 326] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
[cycle 326] ITYPE: (PC: 20e954)(sReg_a: 3)(dReg: 255)(addr: 20e970)
[cycle 327] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
WB :
	NOP:
[cycle 327] NOP:
[cycle 328] 
IF1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
ID :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
[cycle 328] RTYPE: (PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
[cycle 329] 
IF1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
ID :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
WB :
	NOP:
[cycle 329] NOP:
[cycle 330] 
IF1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
[cycle 330] RTYPE: (PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
[cycle 331] 
IF1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 331] NOP:
[cycle 332] 
IF1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
ID :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 332] RTYPE: (PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
[cycle 333] 
IF1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
ID :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
WB :
	NOP:
[cycle 333] NOP:
[cycle 334] 
IF1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
ID :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 334] RTYPE: (PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 335] 
IF1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
ID :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
WB :
	NOP:
[cycle 335] NOP:
[cycle 336] 
IF1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
EX1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
[cycle 336] BRANCH: (PC: 20e968)(sReg_a: 3)(sReg_b: 7)(addr: 0)
[cycle 337] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
EX2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
WB :
	NOP:
[cycle 337] NOP:
[cycle 338] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
MEM1 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e958)(sReg_a: 6)(sReg_b: 9)(dReg: 2) 
[cycle 338] RTYPE: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(dReg: 255) 
[cycle 339] 
IF1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
IF2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
MEM2 :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
WB :
	NOP:
[cycle 339] NOP:
[cycle 340] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
WB :
	RTYPE:(PC: 20e95c)(sReg_a: 2)(sReg_b: 8)(dReg: 3) 
[cycle 340] RTYPE: (PC: 20e938)(sReg_a: 4)(sReg_b: 255)(dReg: 6) 
[cycle 341] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e960)(sReg_a: 0)(sReg_b: 2)(dReg: 2) 
[cycle 341] RTYPE: (PC: 20e938)(sReg_a: 4)(sReg_b: 255)(dReg: 6) 
[cycle 342] 
IF1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
IF2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
ID :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 342] NOP:
[cycle 343] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 343] NOP:
[cycle 344] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e964)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 344] RTYPE: (PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
[cycle 345] 
IF1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
IF2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
ID :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 345] NOP:
[cycle 346] 
IF1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
IF2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
ID :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
EX1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
WB :
	NOP:
[cycle 346] NOP:
[cycle 347] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
EX2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e968)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 347] RTYPE: (PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
[cycle 348] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 348] NOP:
[cycle 349] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
WB :
	NOP:
[cycle 349] NOP:
[cycle 350] 
IF1 :
	RTYPE:(PC: 20e944)(sReg_a: 6)(sReg_b: 8)(dReg: 3) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20e96c)(sReg_a: 3)(sReg_b: 0)(addr: 20e938)
[cycle 350] BRANCH: (PC: 20e944)(sReg_a: 6)(sReg_b: 8)(addr: 0)
[cycle 351] 
IF1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
ID :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 351] SQUASHED:
[cycle 352] 
IF1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
ID :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
EX2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 352] SQUASHED:
[cycle 353] 
IF1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
EX2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
MEM1 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 353] SQUASHED:
[cycle 354] 
IF1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
ID :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
MEM1 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
MEM2 :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
WB :
	SQUASHED:
[cycle 354] SQUASHED:
[cycle 355] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
MEM2 :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
WB :
	LOAD:(PC: 20e938)(sReg_a: 4)(dReg: 6)(addr: f068fb37)
[cycle 355] LOAD: (PC: 20e954)(sReg_a: 3)(dReg: 255)(addr: 20e970)
[cycle 356] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
WB :
	RTYPE:(PC: 20e93c)(sReg_a: 0)(sReg_b: 8)(dReg: 7) 
[cycle 356] RTYPE: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(dReg: 255) 
[cycle 357] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e940)(sReg_a: 4)(dReg: 4)(addr: 4)
[cycle 357] ITYPE: (PC: 20e954)(sReg_a: 3)(dReg: 255)(addr: 20e970)
[cycle 358] 
IF1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
IF2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
ID :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
WB :
	NOP:
[cycle 358] NOP:
[cycle 359] 
IF1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
IF2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
ID :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e948)(sReg_a: 0)(sReg_b: 6)(dReg: 2) 
[cycle 359] RTYPE: (PC: 20e970)(sReg_a: 4)(sReg_b: 255)(dReg: 3) 
[cycle 360] 
IF1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
IF2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
ID :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 360] NOP:
[cycle 361] 
IF1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
IF2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
ID :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 361] NOP:
[cycle 362] 
IF1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
IF2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
ID :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 362] NOP:
[cycle 363] 
IF1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
ID :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
EX1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e94c)(sReg_a: 3)(sReg_b: 2)(dReg: 3) 
[cycle 363] RTYPE: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(dReg: 255) 
[cycle 364] 
IF1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
ID :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
WB :
	NOP:
[cycle 364] NOP:
[cycle 365] 
IF1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
ID :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20e950)(sReg_a: 3)(sReg_b: 7)(dReg: 3) 
[cycle 365] RTYPE: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(dReg: 255) 
[cycle 366] 
IF1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
ID :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
WB :
	NOP:
[cycle 366] NOP:
[cycle 367] 
IF1 :
	BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
IF2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
ID :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20e954)(sReg_a: 3)(sReg_b: 0)(addr: 20e970)
[cycle 367] BRANCH: (PC: 20e978)(sReg_a: 3)(sReg_b: 5)(addr: 20e9c0)
[cycle 368] 
IF1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
IF2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
ID :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 368] SQUASHED:
[cycle 369] 
IF1 :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
ID :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
EX1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 369] SQUASHED:
[cycle 370] 
IF1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
IF2 :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
ID :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
EX2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 370] SQUASHED:
[cycle 371] 
IF1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
IF2 :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
ID :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
MEM1 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 371] SQUASHED:
[cycle 372] 
IF1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
IF2 :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
ID :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
MEM2 :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
WB :
	NOP:
[cycle 372] NOP:
[cycle 373] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
WB :
	LOAD:(PC: 20e970)(sReg_a: 4)(dReg: 3)(addr: 7fff81d4)
[cycle 373] LOAD: (PC: 20e9c4)(sReg_a: 31)(dReg: 255)(addr: 20a9c0)
[cycle 374] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20e974)(sReg_a: 4)(dReg: 2)(addr: fffffffc)
[cycle 374] ITYPE: (PC: 20e9c4)(sReg_a: 31)(dReg: 255)(addr: 20a9c0)
[cycle 375] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 375] NOP:
[cycle 376] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
WB :
	NOP:
[cycle 376] NOP:
[cycle 377] 
IF1 :
	JRTYPE: (PC: 20e9c4) (sReg_a: 255)(addr: 20a9c0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20e97c)(sReg_a: 3)(sReg_b: 0)(addr: 20e9bc)
[cycle 377] BRANCH: (PC: 20e9c4)(sReg_a: 31)(sReg_b: 255)(addr: 20a9c0)
[cycle 378] 
IF1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
IF2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
ID :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 378] SQUASHED:
[cycle 379] 
IF1 :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
ID :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX1 :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 379] SQUASHED:
[cycle 380] 
IF1 :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
IF2 :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
ID :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
EX1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
EX2 :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 380] SQUASHED:
[cycle 381] 
IF1 :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
IF2 :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
ID :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
EX1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
EX2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
MEM1 :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 381] SQUASHED:
[cycle 382] 
IF1 :
	LOAD:(PC: 20a9dc)(sReg_a: 29)(dReg: 16)(addr: ffff0063)
IF2 :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
ID :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
EX1 :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
EX2 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
MEM1 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
MEM2 :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
WB :
	NOP:
[cycle 382] NOP:
[cycle 383] 
IF1 :
	LOAD:(PC: 20a9dc)(sReg_a: 29)(dReg: 16)(addr: ffff0063)
IF2 :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
ID :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
EX1 :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
MEM2 :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
WB :
	RTYPE:(PC: 20e9bc)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
[cycle 383] RTYPE: (PC: 20a9dc)(sReg_a: 29)(sReg_b: 255)(dReg: 16) 
[cycle 384] 
IF1 :
	LOAD:(PC: 20a9dc)(sReg_a: 29)(dReg: 16)(addr: ffff0063)
IF2 :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
ID :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
EX1 :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
WB :
	ITYPE:(PC: 20e9c0)(sReg_a: 29)(dReg: 29)(addr: 10)
[cycle 384] ITYPE: (PC: 20a9dc)(sReg_a: 29)(dReg: 16)(addr: ffff0063)
[cycle 385] 
IF1 :
	LOAD:(PC: 20a9dc)(sReg_a: 29)(dReg: 16)(addr: ffff0063)
IF2 :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
ID :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
EX1 :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a9c0)(sReg_a: 2)(sReg_b: 0)(addr: 20a9d0)
[cycle 385] BRANCH: (PC: 20a9dc)(sReg_a: 29)(sReg_b: 255)(addr: ffff0063)
[cycle 386] 
IF1 :
	ITYPE:(PC: 20a9e0)(sReg_a: 29)(dReg: 29)(addr: 20)
IF2 :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
ID :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
EX1 :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 386] SQUASHED:
[cycle 387] 
IF1 :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
IF2 :
	ITYPE:(PC: 20a9e0)(sReg_a: 29)(dReg: 29)(addr: 20)
ID :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
EX1 :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
EX2 :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 387] SQUASHED:
[cycle 388] 
IF1 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
IF2 :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
ID :
	ITYPE:(PC: 20a9e0)(sReg_a: 29)(dReg: 29)(addr: 20)
EX1 :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
EX2 :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
MEM1 :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 388] SQUASHED:
[cycle 389] 
IF1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
IF2 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
ID :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
EX1 :
	ITYPE:(PC: 20a9e0)(sReg_a: 29)(dReg: 29)(addr: 20)
EX2 :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
MEM1 :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
MEM2 :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
WB :
	SQUASHED:
[cycle 389] SQUASHED:
[cycle 390] 
IF1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
IF2 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
ID :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a9e0)(sReg_a: 29)(dReg: 29)(addr: 20)
MEM1 :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
MEM2 :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
WB :
	RTYPE:(PC: 20a9d0)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
[cycle 390] RTYPE: (PC: 20cda0)(sReg_a: 2)(sReg_b: 255)(dReg: 2) 
[cycle 391] 
IF1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
IF2 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
ID :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a9e0)(sReg_a: 29)(dReg: 29)(addr: 20)
MEM2 :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
WB :
	LOAD:(PC: 20a9d4)(sReg_a: 29)(dReg: 31)(addr: 8040d318)
[cycle 391] LOAD: (PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
[cycle 392] 
IF1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
IF2 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
ID :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a9e0)(sReg_a: 29)(dReg: 29)(addr: 20)
WB :
	LOAD:(PC: 20a9d8)(sReg_a: 29)(dReg: 17)(addr: 7fff7fc7)
[cycle 392] LOAD: (PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
[cycle 393] 
IF1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
IF2 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
ID :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a9e0)(sReg_a: 29)(dReg: 29)(addr: 20)
[cycle 393] ITYPE: (PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
[cycle 394] 
IF1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
IF2 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
ID :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 394] NOP:
[cycle 395] 
IF1 :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
IF2 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
ID :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
EX1 :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 395] NOP:
[cycle 396] 
IF1 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
IF2 :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
ID :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
EX1 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
EX2 :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 396] NOP:
[cycle 397] 
IF1 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
IF2 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
ID :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
EX1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
EX2 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
MEM1 :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 397] NOP:
[cycle 398] 
IF1 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
IF2 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
ID :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
EX1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
MEM2 :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
WB :
	NOP:
[cycle 398] NOP:
[cycle 399] 
IF1 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
IF2 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
ID :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
EX1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
WB :
	JRTYPE: (PC: 20a9e4) (sReg_a: 255)(addr: 20cd94)
[cycle 399] JRTYPE: (PC: 20cdac) (sReg_a: 16)(addr: fffeffbc)
[cycle 400] 
IF1 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
IF2 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
ID :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
EX1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20cd94)(sReg_a: 2)(sReg_b: 0)(addr: 20cda0)
[cycle 400] BRANCH: (PC: 20cdac)(sReg_a: 29)(sReg_b: 255)(addr: fffeffbc)
[cycle 401] 
IF1 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
IF2 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
ID :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
EX1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 401] SQUASHED:
[cycle 402] 
IF1 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
IF2 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
ID :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 402] SQUASHED:
[cycle 403] 
IF1 :
	ITYPE:(PC: 20cdb0)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
ID :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
EX1 :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 403] SQUASHED:
[cycle 404] 
IF1 :
	JRTYPE: (PC: 20cdb4) (sReg_a: 255)(addr: 20a01c)
IF2 :
	ITYPE:(PC: 20cdb0)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
EX1 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
EX2 :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
WB :
	SQUASHED:
[cycle 404] SQUASHED:
[cycle 405] 
IF1 :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
IF2 :
	JRTYPE: (PC: 20cdb4) (sReg_a: 255)(addr: 20a01c)
ID :
	ITYPE:(PC: 20cdb0)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
EX2 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
MEM1 :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cda0)(sReg_a: 2)(dReg: 2)(addr: 1)
[cycle 405] ITYPE: (PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
[cycle 406] 
IF1 :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
IF2 :
	JRTYPE: (PC: 20cdb4) (sReg_a: 255)(addr: 20a01c)
ID :
	ITYPE:(PC: 20cdb0)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
MEM1 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
MEM2 :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
WB :
	NOP:
[cycle 406] NOP:
[cycle 407] 
IF1 :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
ID :
	JRTYPE: (PC: 20cdb4) (sReg_a: 255)(addr: 20a01c)
EX1 :
	ITYPE:(PC: 20cdb0)(sReg_a: 29)(dReg: 29)(addr: 18)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
MEM2 :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
WB :
	STORE: (PC: 20cda4)(sReg_a: 28)(sReg_b: 2)(addr: 10004324)
[cycle 407] STORE: (PC: 20a020)(sReg_a: 29)(sReg_b: 255)(addr: 18)
[cycle 408] 
IF1 :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
IF2 :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
EX1 :
	JRTYPE: (PC: 20cdb4) (sReg_a: 255)(addr: 20a01c)
EX2 :
	ITYPE:(PC: 20cdb0)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
WB :
	LOAD:(PC: 20cda8)(sReg_a: 29)(dReg: 31)(addr: 80411ae0)
[cycle 408] LOAD: (PC: 20a024)(sReg_a: 31)(dReg: 255)(addr: 2000d8)
[cycle 409] 
IF1 :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
IF2 :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 20cdb4) (sReg_a: 255)(addr: 20a01c)
MEM1 :
	ITYPE:(PC: 20cdb0)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20cdac)(sReg_a: 29)(dReg: 16)(addr: fffeffbc)
[cycle 409] LOAD: (PC: 20a024)(sReg_a: 31)(dReg: 255)(addr: 2000d8)
[cycle 410] 
IF1 :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
IF2 :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 20cdb4) (sReg_a: 255)(addr: 20a01c)
MEM2 :
	ITYPE:(PC: 20cdb0)(sReg_a: 29)(dReg: 29)(addr: 18)
WB :
	NOP:
[cycle 410] NOP:
[cycle 411] 
IF1 :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
IF2 :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
ID :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 20cdb4) (sReg_a: 255)(addr: 20a01c)
WB :
	ITYPE:(PC: 20cdb0)(sReg_a: 29)(dReg: 29)(addr: 18)
[cycle 411] ITYPE: (PC: 2000d8)(sReg_a: 28)(dReg: 255)(addr: 10004880)
[cycle 412] 
IF1 :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
IF2 :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
ID :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 20cdb4) (sReg_a: 255)(addr: 20a01c)
[cycle 412] JRTYPE: (PC: 2000d8) (sReg_a: 255)(addr: 10004880)
[cycle 413] 
IF1 :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
IF2 :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
ID :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
EX1 :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 413] NOP:
[cycle 414] 
IF1 :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
IF2 :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
ID :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
WB :
	NOP:
[cycle 414] NOP:
[cycle 415] 
IF1 :
	RTYPE:(PC: 2000e0)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
IF2 :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
ID :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
EX1 :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20a01c)(sReg_a: 29)(dReg: 31)(addr: 8040c008)
[cycle 415] LOAD: (PC: 2000e0)(sReg_a: 0)(dReg: 5)(addr: 0)
[cycle 416] 
IF1 :
	RTYPE:(PC: 2000e0)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
IF2 :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
ID :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
WB :
	NOP:
[cycle 416] NOP:
[cycle 417] 
IF1 :
	RTYPE:(PC: 2000e4)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
IF2 :
	RTYPE:(PC: 2000e0)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
EX1 :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a020)(sReg_a: 29)(dReg: 29)(addr: 18)
[cycle 417] ITYPE: (PC: 2000e4)(sReg_a: 0)(dReg: 6)(addr: 0)
[cycle 418] 
IF1 :
	RTYPE:(PC: 2000e4)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
IF2 :
	RTYPE:(PC: 2000e0)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
ID :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
EX1 :
	NOP:
EX2 :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
WB :
	NOP:
[cycle 418] NOP:
[cycle 419] 
IF1 :
	JTYPE: (PC: 2000e8)(addr: 2052c8)
IF2 :
	RTYPE:(PC: 2000e4)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
ID :
	RTYPE:(PC: 2000e0)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX1 :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 20a024) (sReg_a: 255)(addr: 2000d8)
[cycle 419] JRTYPE: (PC: 2000e8) (sReg_a: 255)(addr: 2052c8)
[cycle 420] 
IF1 :
	ITYPE:(PC: 2052c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
IF2 :
	JTYPE: (PC: 2000e8)(addr: 2052c8)
ID :
	RTYPE:(PC: 2000e4)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
EX1 :
	RTYPE:(PC: 2000e0)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
EX2 :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
WB :
	NOP:
[cycle 420] NOP:
[cycle 421] 
IF1 :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
IF2 :
	ITYPE:(PC: 2052c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
ID :
	JTYPE: (PC: 2000e8)(addr: 2052c8)
EX1 :
	RTYPE:(PC: 2000e4)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
EX2 :
	RTYPE:(PC: 2000e0)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
MEM1 :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
MEM2 :
	NOP:
WB :
	STORE: (PC: 2000d8)(sReg_a: 28)(sReg_b: 0)(addr: 10004880)
[cycle 421] STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
[cycle 422] 
IF1 :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
IF2 :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
ID :
	ITYPE:(PC: 2052c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
EX1 :
	JTYPE: (PC: 2000e8)(addr: 2052c8)
EX2 :
	RTYPE:(PC: 2000e4)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
MEM1 :
	RTYPE:(PC: 2000e0)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
MEM2 :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
WB :
	NOP:
[cycle 422] NOP:
[cycle 423] 
IF1 :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
IF2 :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
EX1 :
	ITYPE:(PC: 2052c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
EX2 :
	JTYPE: (PC: 2000e8)(addr: 2052c8)
MEM1 :
	RTYPE:(PC: 2000e4)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
MEM2 :
	RTYPE:(PC: 2000e0)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
WB :
	RTYPE:(PC: 2000dc)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
[cycle 423] RTYPE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(dReg: 255) 
[cycle 424] 
IF1 :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
IF2 :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 2052c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
MEM1 :
	JTYPE: (PC: 2000e8)(addr: 2052c8)
MEM2 :
	RTYPE:(PC: 2000e4)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
WB :
	RTYPE:(PC: 2000e0)(sReg_a: 0)(sReg_b: 17)(dReg: 5) 
[cycle 424] RTYPE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(dReg: 255) 
[cycle 425] 
IF1 :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
IF2 :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 2052c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
MEM2 :
	JTYPE: (PC: 2000e8)(addr: 2052c8)
WB :
	RTYPE:(PC: 2000e4)(sReg_a: 0)(sReg_b: 18)(dReg: 6) 
[cycle 425] RTYPE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(dReg: 255) 
[cycle 426] 
IF1 :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
IF2 :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 2052c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
WB :
	JTYPE: (PC: 2000e8)(addr: 2052c8)
[cycle 426] JTYPE: (PC: 2052d4)(addr: 7fff7fd4)
[cycle 427] 
IF1 :
	RTYPE:(PC: 2052d8)(sReg_a: 0)(sReg_b: 5)(dReg: 17) 
IF2 :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
ID :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX1 :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 2052c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
[cycle 427] ITYPE: (PC: 2052d8)(sReg_a: 0)(dReg: 17)(addr: 0)
[cycle 428] 
IF1 :
	RTYPE:(PC: 2052d8)(sReg_a: 0)(sReg_b: 5)(dReg: 17) 
IF2 :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
ID :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX1 :
	NOP:
EX2 :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 428] NOP:
[cycle 429] 
IF1 :
	STORE: (PC: 2052dc)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
IF2 :
	RTYPE:(PC: 2052d8)(sReg_a: 0)(sReg_b: 5)(dReg: 17) 
ID :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
EX1 :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 429] NOP:
[cycle 430] 
IF1 :
	STORE: (PC: 2052e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fdc)
IF2 :
	STORE: (PC: 2052dc)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
ID :
	RTYPE:(PC: 2052d8)(sReg_a: 0)(sReg_b: 5)(dReg: 17) 
EX1 :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
EX2 :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
WB :
	NOP:
[cycle 430] NOP:
[cycle 431] 
IF1 :
	STORE: (PC: 2052e4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fd8)
IF2 :
	STORE: (PC: 2052e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fdc)
ID :
	STORE: (PC: 2052dc)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
EX1 :
	RTYPE:(PC: 2052d8)(sReg_a: 0)(sReg_b: 5)(dReg: 17) 
EX2 :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
MEM1 :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
MEM2 :
	NOP:
WB :
	STORE: (PC: 2052cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fd0)
[cycle 431] STORE: (PC: 2052e4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fd8)
[cycle 432] 
IF1 :
	JTYPE: (PC: 2052e8)(addr: 209f6c)
IF2 :
	STORE: (PC: 2052e4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fd8)
ID :
	STORE: (PC: 2052e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fdc)
EX1 :
	STORE: (PC: 2052dc)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
EX2 :
	RTYPE:(PC: 2052d8)(sReg_a: 0)(sReg_b: 5)(dReg: 17) 
MEM1 :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
MEM2 :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
WB :
	NOP:
[cycle 432] NOP:
[cycle 433] 
IF1 :
	LOAD:(PC: 209f6c)(sReg_a: 28)(dReg: 2)(addr: 900040cc)
IF2 :
	JTYPE: (PC: 2052e8)(addr: 209f6c)
ID :
	STORE: (PC: 2052e4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fd8)
EX1 :
	STORE: (PC: 2052e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fdc)
EX2 :
	STORE: (PC: 2052dc)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
MEM1 :
	RTYPE:(PC: 2052d8)(sReg_a: 0)(sReg_b: 5)(dReg: 17) 
MEM2 :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
WB :
	RTYPE:(PC: 2052d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
[cycle 433] RTYPE: (PC: 209f6c)(sReg_a: 28)(sReg_b: 255)(dReg: 2) 
[cycle 434] 
IF1 :
	LOAD:(PC: 209f6c)(sReg_a: 28)(dReg: 2)(addr: 900040cc)
IF2 :
	JTYPE: (PC: 2052e8)(addr: 209f6c)
ID :
	STORE: (PC: 2052e4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fd8)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 2052e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fdc)
MEM1 :
	STORE: (PC: 2052dc)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
MEM2 :
	RTYPE:(PC: 2052d8)(sReg_a: 0)(sReg_b: 5)(dReg: 17) 
WB :
	STORE: (PC: 2052d4)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fd4)
[cycle 434] STORE: (PC: 209f6c)(sReg_a: 28)(sReg_b: 255)(addr: 900040cc)
[cycle 435] 
IF1 :
	ITYPE:(PC: 209f70)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
IF2 :
	LOAD:(PC: 209f6c)(sReg_a: 28)(dReg: 2)(addr: 900040cc)
ID :
	JTYPE: (PC: 2052e8)(addr: 209f6c)
EX1 :
	STORE: (PC: 2052e4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fd8)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 2052e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fdc)
MEM2 :
	STORE: (PC: 2052dc)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
WB :
	RTYPE:(PC: 2052d8)(sReg_a: 0)(sReg_b: 5)(dReg: 17) 
[cycle 435] RTYPE: (PC: 209f70)(sReg_a: 29)(sReg_b: 255)(dReg: 29) 
[cycle 436] 
IF1 :
	STORE: (PC: 209f74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb8)
IF2 :
	ITYPE:(PC: 209f70)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
ID :
	LOAD:(PC: 209f6c)(sReg_a: 28)(dReg: 2)(addr: 900040cc)
EX1 :
	JTYPE: (PC: 2052e8)(addr: 209f6c)
EX2 :
	STORE: (PC: 2052e4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fd8)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 2052e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fdc)
WB :
	STORE: (PC: 2052dc)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fe0)
[cycle 436] STORE: (PC: 209f74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb8)
[cycle 437] 
IF1 :
	STORE: (PC: 209f78)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fb4)
IF2 :
	STORE: (PC: 209f74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb8)
ID :
	ITYPE:(PC: 209f70)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
EX1 :
	LOAD:(PC: 209f6c)(sReg_a: 28)(dReg: 2)(addr: 900040cc)
EX2 :
	JTYPE: (PC: 2052e8)(addr: 209f6c)
MEM1 :
	STORE: (PC: 2052e4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fd8)
MEM2 :
	NOP:
WB :
	STORE: (PC: 2052e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fdc)
[cycle 437] STORE: (PC: 209f78)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fb4)
[cycle 438] 
IF1 :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
IF2 :
	STORE: (PC: 209f78)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fb4)
ID :
	STORE: (PC: 209f74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb8)
EX1 :
	ITYPE:(PC: 209f70)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
EX2 :
	LOAD:(PC: 209f6c)(sReg_a: 28)(dReg: 2)(addr: 900040cc)
MEM1 :
	JTYPE: (PC: 2052e8)(addr: 209f6c)
MEM2 :
	STORE: (PC: 2052e4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fd8)
WB :
	NOP:
[cycle 438] NOP:
[cycle 439] 
IF1 :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
IF2 :
	STORE: (PC: 209f78)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fb4)
ID :
	STORE: (PC: 209f74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 209f70)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
MEM1 :
	LOAD:(PC: 209f6c)(sReg_a: 28)(dReg: 2)(addr: 900040cc)
MEM2 :
	JTYPE: (PC: 2052e8)(addr: 209f6c)
WB :
	STORE: (PC: 2052e4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fd8)
[cycle 439] STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
[cycle 440] 
IF1 :
	BRANCH: (PC: 209f80)(sReg_a: 2)(sReg_b: 0)(addr: 209ff8)
IF2 :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
ID :
	STORE: (PC: 209f78)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fb4)
EX1 :
	STORE: (PC: 209f74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 209f70)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
MEM2 :
	LOAD:(PC: 209f6c)(sReg_a: 28)(dReg: 2)(addr: 900040cc)
WB :
	JTYPE: (PC: 2052e8)(addr: 209f6c)
[cycle 440] JTYPE: (PC: 209f80)(addr: 209ff8)
[cycle 441] 
IF1 :
	ITYPE:(PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
IF2 :
	BRANCH: (PC: 209f80)(sReg_a: 2)(sReg_b: 0)(addr: 209ff8)
ID :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
EX1 :
	STORE: (PC: 209f78)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fb4)
EX2 :
	STORE: (PC: 209f74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 209f70)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
WB :
	LOAD:(PC: 209f6c)(sReg_a: 28)(dReg: 2)(addr: 900040cc)
[cycle 441] LOAD: (PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
[cycle 442] 
IF1 :
	ITYPE:(PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
IF2 :
	BRANCH: (PC: 209f80)(sReg_a: 2)(sReg_b: 0)(addr: 209ff8)
ID :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 209f78)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fb4)
MEM1 :
	STORE: (PC: 209f74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 209f70)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
[cycle 442] ITYPE: (PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
[cycle 443] 
IF1 :
	ITYPE:(PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
IF2 :
	BRANCH: (PC: 209f80)(sReg_a: 2)(sReg_b: 0)(addr: 209ff8)
ID :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 209f78)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fb4)
MEM2 :
	STORE: (PC: 209f74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb8)
WB :
	NOP:
[cycle 443] NOP:
[cycle 444] 
IF1 :
	STORE: (PC: 209f88)(sReg_a: 28)(sReg_b: 2)(addr: 10004840)
IF2 :
	ITYPE:(PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
ID :
	BRANCH: (PC: 209f80)(sReg_a: 2)(sReg_b: 0)(addr: 209ff8)
EX1 :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 209f78)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fb4)
WB :
	STORE: (PC: 209f74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fb8)
[cycle 444] STORE: (PC: 209f88)(sReg_a: 28)(sReg_b: 2)(addr: 10004840)
[cycle 445] 
IF1 :
	ITYPE:(PC: 209f8c)(sReg_a: 255)(dReg: 4)(addr: 1000)
IF2 :
	STORE: (PC: 209f88)(sReg_a: 28)(sReg_b: 2)(addr: 10004840)
ID :
	ITYPE:(PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
EX1 :
	BRANCH: (PC: 209f80)(sReg_a: 2)(sReg_b: 0)(addr: 209ff8)
EX2 :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	STORE: (PC: 209f78)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fb4)
[cycle 445] STORE: (PC: 209f8c)(sReg_a: 255)(sReg_b: 255)(addr: 1000)
[cycle 446] 
IF1 :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
IF2 :
	ITYPE:(PC: 209f8c)(sReg_a: 255)(dReg: 4)(addr: 1000)
ID :
	STORE: (PC: 209f88)(sReg_a: 28)(sReg_b: 2)(addr: 10004840)
EX1 :
	ITYPE:(PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
EX2 :
	BRANCH: (PC: 209f80)(sReg_a: 2)(sReg_b: 0)(addr: 209ff8)
MEM1 :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 446] NOP:
[cycle 447] 
IF1 :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
IF2 :
	ITYPE:(PC: 209f8c)(sReg_a: 255)(dReg: 4)(addr: 1000)
ID :
	STORE: (PC: 209f88)(sReg_a: 28)(sReg_b: 2)(addr: 10004840)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
MEM1 :
	BRANCH: (PC: 209f80)(sReg_a: 2)(sReg_b: 0)(addr: 209ff8)
MEM2 :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
WB :
	NOP:
[cycle 447] NOP:
[cycle 448] 
IF1 :
	ITYPE:(PC: 209f94)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
IF2 :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
ID :
	ITYPE:(PC: 209f8c)(sReg_a: 255)(dReg: 4)(addr: 1000)
EX1 :
	STORE: (PC: 209f88)(sReg_a: 28)(sReg_b: 2)(addr: 10004840)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
MEM2 :
	BRANCH: (PC: 209f80)(sReg_a: 2)(sReg_b: 0)(addr: 209ff8)
WB :
	STORE: (PC: 209f7c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fb0)
[cycle 448] STORE: (PC: 209f94)(sReg_a: 0)(sReg_b: 255)(addr: ffffffff)
[cycle 449] 
IF1 :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
IF2 :
	ITYPE:(PC: 209f94)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
ID :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
EX1 :
	ITYPE:(PC: 209f8c)(sReg_a: 255)(dReg: 4)(addr: 1000)
EX2 :
	STORE: (PC: 209f88)(sReg_a: 28)(sReg_b: 2)(addr: 10004840)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
WB :
	BRANCH: (PC: 209f80)(sReg_a: 2)(sReg_b: 0)(addr: 209ff8)
[cycle 449] BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
[cycle 450] 
IF1 :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
IF2 :
	ITYPE:(PC: 209f94)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
ID :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 209f8c)(sReg_a: 255)(dReg: 4)(addr: 1000)
MEM1 :
	STORE: (PC: 209f88)(sReg_a: 28)(sReg_b: 2)(addr: 10004840)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 209f84)(sReg_a: 0)(dReg: 2)(addr: 1)
[cycle 450] ITYPE: (PC: 209f98)(sReg_a: 4)(dReg: 255)(addr: 209fc0)
[cycle 451] 
IF1 :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
IF2 :
	ITYPE:(PC: 209f94)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
ID :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 209f8c)(sReg_a: 255)(dReg: 4)(addr: 1000)
MEM2 :
	STORE: (PC: 209f88)(sReg_a: 28)(sReg_b: 2)(addr: 10004840)
WB :
	NOP:
[cycle 451] NOP:
[cycle 452] 
IF1 :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
IF2 :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
ID :
	ITYPE:(PC: 209f94)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
EX1 :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 209f8c)(sReg_a: 255)(dReg: 4)(addr: 1000)
WB :
	STORE: (PC: 209f88)(sReg_a: 28)(sReg_b: 2)(addr: 10004840)
[cycle 452] STORE: (PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(addr: 0)
[cycle 453] 
IF1 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
IF2 :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
ID :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
EX1 :
	ITYPE:(PC: 209f94)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
EX2 :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 209f8c)(sReg_a: 255)(dReg: 4)(addr: 1000)
[cycle 453] ITYPE: (PC: 209fc4)(sReg_a: 17)(dReg: 255)(addr: 209fec)
[cycle 454] 
IF1 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
IF2 :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
ID :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 209f94)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
MEM1 :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 454] NOP:
[cycle 455] 
IF1 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
IF2 :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
ID :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 209f94)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
MEM2 :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
WB :
	NOP:
[cycle 455] NOP:
[cycle 456] 
IF1 :
	ITYPE:(PC: 209fec)(sReg_a: 255)(dReg: 4)(addr: 41)
IF2 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
ID :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
EX1 :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 209f94)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
WB :
	LOAD:(PC: 209f90)(sReg_a: 4)(dReg: 4)(addr: 20000000)
[cycle 456] LOAD: (PC: 209fec)(sReg_a: 255)(dReg: 4)(addr: 41)
[cycle 457] 
IF1 :
	ITYPE:(PC: 209fec)(sReg_a: 255)(dReg: 4)(addr: 41)
IF2 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
ID :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 209f94)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
[cycle 457] ITYPE: (PC: 209fec)(sReg_a: 255)(dReg: 4)(addr: 41)
[cycle 458] 
IF1 :
	ITYPE:(PC: 209fec)(sReg_a: 255)(dReg: 4)(addr: 41)
IF2 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
ID :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 458] NOP:
[cycle 459] 
IF1 :
	ITYPE:(PC: 209fec)(sReg_a: 255)(dReg: 4)(addr: 41)
IF2 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
ID :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
WB :
	NOP:
[cycle 459] NOP:
[cycle 460] 
IF1 :
	ITYPE:(PC: 209fec)(sReg_a: 255)(dReg: 4)(addr: 41)
IF2 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
ID :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 209f98)(sReg_a: 4)(sReg_b: 2)(addr: 209fc0)
[cycle 460] BRANCH: (PC: 209fec)(sReg_a: 255)(sReg_b: 255)(addr: 41)
[cycle 461] 
IF1 :
	ITYPE:(PC: 209ff0)(sReg_a: 4)(dReg: 4)(addr: 3d30)
IF2 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
ID :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 461] SQUASHED:
[cycle 462] 
IF1 :
	JTYPE: (PC: 209ff4)(addr: 20cc68)
IF2 :
	ITYPE:(PC: 209ff0)(sReg_a: 4)(dReg: 4)(addr: 3d30)
ID :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
EX1 :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 462] SQUASHED:
[cycle 463] 
IF1 :
	JTYPE: (PC: 209ff4)(addr: 20cc68)
IF2 :
	ITYPE:(PC: 209ff0)(sReg_a: 4)(dReg: 4)(addr: 3d30)
ID :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 463] SQUASHED:
[cycle 464] 
IF1 :
	ITYPE:(PC: 20cc68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 209ff4)(addr: 20cc68)
ID :
	ITYPE:(PC: 209ff0)(sReg_a: 4)(dReg: 4)(addr: 3d30)
EX1 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 464] SQUASHED:
[cycle 465] 
IF1 :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
IF2 :
	ITYPE:(PC: 20cc68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 209ff4)(addr: 20cc68)
EX1 :
	ITYPE:(PC: 209ff0)(sReg_a: 4)(dReg: 4)(addr: 3d30)
EX2 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
WB :
	NOP:
[cycle 465] NOP:
[cycle 466] 
IF1 :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
IF2 :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
ID :
	ITYPE:(PC: 20cc68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	JTYPE: (PC: 209ff4)(addr: 20cc68)
EX2 :
	ITYPE:(PC: 209ff0)(sReg_a: 4)(dReg: 4)(addr: 3d30)
MEM1 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 209fc0)(sReg_a: 0)(sReg_b: 4)(dReg: 17) 
[cycle 466] RTYPE: (PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
[cycle 467] 
IF1 :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
IF2 :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
ID :
	ITYPE:(PC: 20cc68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 209ff4)(addr: 20cc68)
MEM1 :
	ITYPE:(PC: 209ff0)(sReg_a: 4)(dReg: 4)(addr: 3d30)
MEM2 :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
WB :
	NOP:
[cycle 467] NOP:
[cycle 468] 
IF1 :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
IF2 :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
EX1 :
	ITYPE:(PC: 20cc68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 209ff4)(addr: 20cc68)
MEM2 :
	ITYPE:(PC: 209ff0)(sReg_a: 4)(dReg: 4)(addr: 3d30)
WB :
	BRANCH: (PC: 209fc4)(sReg_a: 17)(sReg_b: 0)(addr: 209fec)
[cycle 468] BRANCH: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
[cycle 469] 
IF1 :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
IF2 :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cc68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 209ff4)(addr: 20cc68)
WB :
	ITYPE:(PC: 209ff0)(sReg_a: 4)(dReg: 4)(addr: 3d30)
[cycle 469] ITYPE: (PC: 20cc74)(sReg_a: 29)(dReg: 255)(addr: 7fff7f9c)
[cycle 470] 
IF1 :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
IF2 :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cc68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 209ff4)(addr: 20cc68)
[cycle 470] JTYPE: (PC: 20cc74)(addr: 7fff7f9c)
[cycle 471] 
IF1 :
	JTYPE: (PC: 20cc78)(addr: 20ccac)
IF2 :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
ID :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX1 :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cc68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
WB :
	NOP:
[cycle 471] NOP:
[cycle 472] 
IF1 :
	LOAD:(PC: 20ccac)(sReg_a: 28)(dReg: 7)(addr: 9101c100)
IF2 :
	JTYPE: (PC: 20cc78)(addr: 20ccac)
ID :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
EX1 :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX2 :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cc68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 472] ITYPE: (PC: 20ccac)(sReg_a: 28)(dReg: 7)(addr: 9101c100)
[cycle 473] 
IF1 :
	LOAD:(PC: 20ccac)(sReg_a: 28)(dReg: 7)(addr: 9101c100)
IF2 :
	JTYPE: (PC: 20cc78)(addr: 20ccac)
ID :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
MEM1 :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 473] NOP:
[cycle 474] 
IF1 :
	ITYPE:(PC: 20ccb0)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
IF2 :
	LOAD:(PC: 20ccac)(sReg_a: 28)(dReg: 7)(addr: 9101c100)
ID :
	JTYPE: (PC: 20cc78)(addr: 20ccac)
EX1 :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
MEM2 :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
WB :
	NOP:
[cycle 474] NOP:
[cycle 475] 
IF1 :
	STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
IF2 :
	ITYPE:(PC: 20ccb0)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
ID :
	LOAD:(PC: 20ccac)(sReg_a: 28)(dReg: 7)(addr: 9101c100)
EX1 :
	JTYPE: (PC: 20cc78)(addr: 20ccac)
EX2 :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
WB :
	STORE: (PC: 20cc6c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f98)
[cycle 475] STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
[cycle 476] 
IF1 :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
IF2 :
	STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
ID :
	ITYPE:(PC: 20ccb0)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
EX1 :
	LOAD:(PC: 20ccac)(sReg_a: 28)(dReg: 7)(addr: 9101c100)
EX2 :
	JTYPE: (PC: 20cc78)(addr: 20ccac)
MEM1 :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20cc70)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
[cycle 476] RTYPE: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(dReg: 255) 
[cycle 477] 
IF1 :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
IF2 :
	STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
ID :
	ITYPE:(PC: 20ccb0)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20ccac)(sReg_a: 28)(dReg: 7)(addr: 9101c100)
MEM1 :
	JTYPE: (PC: 20cc78)(addr: 20ccac)
MEM2 :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
WB :
	NOP:
[cycle 477] NOP:
[cycle 478] 
IF1 :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
IF2 :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
ID :
	STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
EX1 :
	ITYPE:(PC: 20ccb0)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20ccac)(sReg_a: 28)(dReg: 7)(addr: 9101c100)
MEM2 :
	JTYPE: (PC: 20cc78)(addr: 20ccac)
WB :
	STORE: (PC: 20cc74)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f9c)
[cycle 478] STORE: (PC: 20ccbc)(sReg_a: 7)(sReg_b: 255)(addr: 100034cf)
[cycle 479] 
IF1 :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
IF2 :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
ID :
	STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20ccb0)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20ccac)(sReg_a: 28)(dReg: 7)(addr: 9101c100)
WB :
	JTYPE: (PC: 20cc78)(addr: 20ccac)
[cycle 479] JTYPE: (PC: 20ccbc)(addr: 100034cf)
[cycle 480] 
IF1 :
	RTYPE:(PC: 20ccc0)(sReg_a: 0)(sReg_b: 0)(dReg: 4) 
IF2 :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
ID :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
EX1 :
	STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20ccb0)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20ccac)(sReg_a: 28)(dReg: 7)(addr: 9101c100)
[cycle 480] LOAD: (PC: 20ccc0)(sReg_a: 0)(dReg: 4)(addr: 0)
[cycle 481] 
IF1 :
	RTYPE:(PC: 20ccc0)(sReg_a: 0)(sReg_b: 0)(dReg: 4) 
IF2 :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
ID :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20ccb0)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
WB :
	NOP:
[cycle 481] NOP:
[cycle 482] 
IF1 :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
IF2 :
	RTYPE:(PC: 20ccc0)(sReg_a: 0)(sReg_b: 0)(dReg: 4) 
ID :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
EX1 :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20ccb0)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
[cycle 482] ITYPE: (PC: 20ccc4)(sReg_a: 2)(dReg: 255)(addr: 20ccf4)
[cycle 483] 
IF1 :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
IF2 :
	RTYPE:(PC: 20ccc0)(sReg_a: 0)(sReg_b: 0)(dReg: 4) 
ID :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
WB :
	NOP:
[cycle 483] NOP:
[cycle 484] 
IF1 :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
IF2 :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
ID :
	RTYPE:(PC: 20ccc0)(sReg_a: 0)(sReg_b: 0)(dReg: 4) 
EX1 :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20ccb4)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f80)
[cycle 484] STORE: (PC: 20ccf4)(sReg_a: 7)(sReg_b: 255)(addr: 100034d0)
[cycle 485] 
IF1 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
IF2 :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
ID :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
EX1 :
	RTYPE:(PC: 20ccc0)(sReg_a: 0)(sReg_b: 0)(dReg: 4) 
EX2 :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
WB :
	NOP:
[cycle 485] NOP:
[cycle 486] 
IF1 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
IF2 :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
ID :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20ccc0)(sReg_a: 0)(sReg_b: 0)(dReg: 4) 
MEM1 :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20ccb8)(sReg_a: 7)(sReg_b: 0)(addr: 20cd08)
[cycle 486] BRANCH: (PC: 20ccf8)(sReg_a: 3)(sReg_b: 255)(addr: 20)
[cycle 487] 
IF1 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
IF2 :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
ID :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20ccc0)(sReg_a: 0)(sReg_b: 0)(dReg: 4) 
MEM2 :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
WB :
	NOP:
[cycle 487] NOP:
[cycle 488] 
IF1 :
	BRANCH: (PC: 20ccfc)(sReg_a: 2)(sReg_b: 0)(addr: 20cd40)
IF2 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
ID :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
EX1 :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20ccc0)(sReg_a: 0)(sReg_b: 0)(dReg: 4) 
WB :
	LOAD:(PC: 20ccbc)(sReg_a: 7)(dReg: 2)(addr: 100034cf)
[cycle 488] LOAD: (PC: 20ccfc)(sReg_a: 2)(dReg: 255)(addr: 20cd40)
[cycle 489] 
IF1 :
	BRANCH: (PC: 20ccfc)(sReg_a: 2)(sReg_b: 0)(addr: 20cd40)
IF2 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
ID :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20ccc0)(sReg_a: 0)(sReg_b: 0)(dReg: 4) 
[cycle 489] RTYPE: (PC: 20ccfc)(sReg_a: 2)(sReg_b: 0)(dReg: 255) 
[cycle 490] 
IF1 :
	BRANCH: (PC: 20ccfc)(sReg_a: 2)(sReg_b: 0)(addr: 20cd40)
IF2 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
ID :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 490] NOP:
[cycle 491] 
IF1 :
	BRANCH: (PC: 20ccfc)(sReg_a: 2)(sReg_b: 0)(addr: 20cd40)
IF2 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
ID :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
WB :
	NOP:
[cycle 491] NOP:
[cycle 492] 
IF1 :
	BRANCH: (PC: 20ccfc)(sReg_a: 2)(sReg_b: 0)(addr: 20cd40)
IF2 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
ID :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20ccc4)(sReg_a: 2)(sReg_b: 0)(addr: 20ccf4)
[cycle 492] BRANCH: (PC: 20ccfc)(sReg_a: 2)(sReg_b: 0)(addr: 20cd40)
[cycle 493] 
IF1 :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
IF2 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
ID :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 493] SQUASHED:
[cycle 494] 
IF1 :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
IF2 :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
ID :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
EX1 :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 494] SQUASHED:
[cycle 495] 
IF1 :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
IF2 :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
ID :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 495] SQUASHED:
[cycle 496] 
IF1 :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
IF2 :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
ID :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 496] SQUASHED:
[cycle 497] 
IF1 :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
IF2 :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
ID :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
WB :
	NOP:
[cycle 497] NOP:
[cycle 498] 
IF1 :
	ITYPE:(PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
IF2 :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
ID :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
EX1 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20ccf4)(sReg_a: 7)(dReg: 3)(addr: 100034d0)
[cycle 498] LOAD: (PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
[cycle 499] 
IF1 :
	ITYPE:(PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
IF2 :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
ID :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 499] NOP:
[cycle 500] 
IF1 :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
ID :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
EX1 :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 500] NOP:
[cycle 501] 
IF1 :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
ID :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
WB :
	NOP:
[cycle 501] NOP:
[cycle 502] 
IF1 :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
IF2 :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
ID :
	ITYPE:(PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
EX1 :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20ccf8)(sReg_a: 3)(dReg: 2)(addr: 20)
[cycle 502] ITYPE: (PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
[cycle 503] 
IF1 :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
IF2 :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
ID :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
EX1 :
	ITYPE:(PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
EX2 :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
WB :
	NOP:
[cycle 503] NOP:
[cycle 504] 
IF1 :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
IF2 :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
ID :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
MEM1 :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cd40)(sReg_a: 3)(dReg: 2)(addr: 1)
[cycle 504] ITYPE: (PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
[cycle 505] 
IF1 :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
IF2 :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
ID :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
MEM2 :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
WB :
	NOP:
[cycle 505] NOP:
[cycle 506] 
IF1 :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
EX1 :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
WB :
	STORE: (PC: 20cd44)(sReg_a: 7)(sReg_b: 2)(addr: 100034d4)
[cycle 506] STORE: (PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(addr: 0)
[cycle 507] 
IF1 :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cd48)(sReg_a: 255)(dReg: 2)(addr: 1)
[cycle 507] ITYPE: (PC: 20cd58)(sReg_a: 7)(dReg: 2)(addr: 0)
[cycle 508] 
IF1 :
	JTYPE: (PC: 20cd5c)(addr: 20cd64)
IF2 :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
ID :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
EX1 :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 508] NOP:
[cycle 509] 
IF1 :
	JTYPE: (PC: 20cd5c)(addr: 20cd64)
IF2 :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
ID :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
WB :
	NOP:
[cycle 509] NOP:
[cycle 510] 
IF1 :
	LOAD:(PC: 20cd64)(sReg_a: 29)(dReg: 31)(addr: 80411860)
IF2 :
	JTYPE: (PC: 20cd5c)(addr: 20cd64)
ID :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
EX1 :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20cd4c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
[cycle 510] RTYPE: (PC: 20cd64)(sReg_a: 29)(sReg_b: 255)(dReg: 31) 
[cycle 511] 
IF1 :
	LOAD:(PC: 20cd64)(sReg_a: 29)(dReg: 31)(addr: 80411860)
IF2 :
	JTYPE: (PC: 20cd5c)(addr: 20cd64)
ID :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
WB :
	NOP:
[cycle 511] NOP:
[cycle 512] 
IF1 :
	ITYPE:(PC: 20cd68)(sReg_a: 29)(dReg: 29)(addr: 20)
IF2 :
	LOAD:(PC: 20cd64)(sReg_a: 29)(dReg: 31)(addr: 80411860)
ID :
	JTYPE: (PC: 20cd5c)(addr: 20cd64)
EX1 :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cd50)(sReg_a: 255)(dReg: 2)(addr: 2)
[cycle 512] ITYPE: (PC: 20cd68)(sReg_a: 29)(dReg: 29)(addr: 20)
[cycle 513] 
IF1 :
	JRTYPE: (PC: 20cd6c) (sReg_a: 255)(addr: 20cc7c)
IF2 :
	ITYPE:(PC: 20cd68)(sReg_a: 29)(dReg: 29)(addr: 20)
ID :
	LOAD:(PC: 20cd64)(sReg_a: 29)(dReg: 31)(addr: 80411860)
EX1 :
	JTYPE: (PC: 20cd5c)(addr: 20cd64)
EX2 :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
WB :
	NOP:
[cycle 513] NOP:
[cycle 514] 
IF1 :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
IF2 :
	JRTYPE: (PC: 20cd6c) (sReg_a: 255)(addr: 20cc7c)
ID :
	ITYPE:(PC: 20cd68)(sReg_a: 29)(dReg: 29)(addr: 20)
EX1 :
	LOAD:(PC: 20cd64)(sReg_a: 29)(dReg: 31)(addr: 80411860)
EX2 :
	JTYPE: (PC: 20cd5c)(addr: 20cd64)
MEM1 :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cd54)(sReg_a: 2)(dReg: 2)(addr: 8)
[cycle 514] ITYPE: (PC: 20cc7c)(sReg_a: 0)(dReg: 4)(addr: 0)
[cycle 515] 
IF1 :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
IF2 :
	JRTYPE: (PC: 20cd6c) (sReg_a: 255)(addr: 20cc7c)
ID :
	ITYPE:(PC: 20cd68)(sReg_a: 29)(dReg: 29)(addr: 20)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20cd64)(sReg_a: 29)(dReg: 31)(addr: 80411860)
MEM1 :
	JTYPE: (PC: 20cd5c)(addr: 20cd64)
MEM2 :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
WB :
	NOP:
[cycle 515] NOP:
[cycle 516] 
IF1 :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
IF2 :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
ID :
	JRTYPE: (PC: 20cd6c) (sReg_a: 255)(addr: 20cc7c)
EX1 :
	ITYPE:(PC: 20cd68)(sReg_a: 29)(dReg: 29)(addr: 20)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20cd64)(sReg_a: 29)(dReg: 31)(addr: 80411860)
MEM2 :
	JTYPE: (PC: 20cd5c)(addr: 20cd64)
WB :
	RTYPE:(PC: 20cd58)(sReg_a: 7)(sReg_b: 2)(dReg: 2) 
[cycle 516] RTYPE: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(dReg: 255) 
[cycle 517] 
IF1 :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
IF2 :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
ID :
	JRTYPE: (PC: 20cd6c) (sReg_a: 255)(addr: 20cc7c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cd68)(sReg_a: 29)(dReg: 29)(addr: 20)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20cd64)(sReg_a: 29)(dReg: 31)(addr: 80411860)
WB :
	JTYPE: (PC: 20cd5c)(addr: 20cd64)
[cycle 517] JTYPE: (PC: 20cc80)(addr: 20cc98)
[cycle 518] 
IF1 :
	RTYPE:(PC: 20cc84)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
ID :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
EX1 :
	JRTYPE: (PC: 20cd6c) (sReg_a: 255)(addr: 20cc7c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cd68)(sReg_a: 29)(dReg: 29)(addr: 20)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20cd64)(sReg_a: 29)(dReg: 31)(addr: 80411860)
[cycle 518] LOAD: (PC: 20cc84)(sReg_a: 0)(dReg: 2)(addr: 0)
[cycle 519] 
IF1 :
	RTYPE:(PC: 20cc84)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
ID :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 20cd6c) (sReg_a: 255)(addr: 20cc7c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cd68)(sReg_a: 29)(dReg: 29)(addr: 20)
WB :
	NOP:
[cycle 519] NOP:
[cycle 520] 
IF1 :
	ITYPE:(PC: 20cc88)(sReg_a: 0)(dReg: 3)(addr: 2)
IF2 :
	RTYPE:(PC: 20cc84)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
ID :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
EX1 :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 20cd6c) (sReg_a: 255)(addr: 20cc7c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cd68)(sReg_a: 29)(dReg: 29)(addr: 20)
[cycle 520] ITYPE: (PC: 20cc88)(sReg_a: 0)(dReg: 3)(addr: 2)
[cycle 521] 
IF1 :
	ITYPE:(PC: 20cc88)(sReg_a: 0)(dReg: 3)(addr: 2)
IF2 :
	RTYPE:(PC: 20cc84)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
ID :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 20cd6c) (sReg_a: 255)(addr: 20cc7c)
WB :
	NOP:
[cycle 521] NOP:
[cycle 522] 
IF1 :
	STORE: (PC: 20cc8c)(sReg_a: 4)(sReg_b: 3)(addr: 100034d8)
IF2 :
	ITYPE:(PC: 20cc88)(sReg_a: 0)(dReg: 3)(addr: 2)
ID :
	RTYPE:(PC: 20cc84)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX1 :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 20cd6c) (sReg_a: 255)(addr: 20cc7c)
[cycle 522] JRTYPE: (PC: 20cc8c) (sReg_a: 255)(addr: 100034d8)
[cycle 523] 
IF1 :
	STORE: (PC: 20cc90)(sReg_a: 4)(sReg_b: 16)(addr: 100034dc)
IF2 :
	STORE: (PC: 20cc8c)(sReg_a: 4)(sReg_b: 3)(addr: 100034d8)
ID :
	ITYPE:(PC: 20cc88)(sReg_a: 0)(dReg: 3)(addr: 2)
EX1 :
	RTYPE:(PC: 20cc84)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX2 :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
WB :
	NOP:
[cycle 523] NOP:
[cycle 524] 
IF1 :
	JTYPE: (PC: 20cc94)(addr: 20cc9c)
IF2 :
	STORE: (PC: 20cc90)(sReg_a: 4)(sReg_b: 16)(addr: 100034dc)
ID :
	STORE: (PC: 20cc8c)(sReg_a: 4)(sReg_b: 3)(addr: 100034d8)
EX1 :
	ITYPE:(PC: 20cc88)(sReg_a: 0)(dReg: 3)(addr: 2)
EX2 :
	RTYPE:(PC: 20cc84)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
MEM1 :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20cc7c)(sReg_a: 0)(sReg_b: 2)(dReg: 4) 
[cycle 524] RTYPE: (PC: 20cc94)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
[cycle 525] 
IF1 :
	JTYPE: (PC: 20cc94)(addr: 20cc9c)
IF2 :
	STORE: (PC: 20cc90)(sReg_a: 4)(sReg_b: 16)(addr: 100034dc)
ID :
	STORE: (PC: 20cc8c)(sReg_a: 4)(sReg_b: 3)(addr: 100034d8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cc88)(sReg_a: 0)(dReg: 3)(addr: 2)
MEM1 :
	RTYPE:(PC: 20cc84)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
MEM2 :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
WB :
	NOP:
[cycle 525] NOP:
[cycle 526] 
IF1 :
	LOAD:(PC: 20cc9c)(sReg_a: 29)(dReg: 31)(addr: 80411880)
IF2 :
	JTYPE: (PC: 20cc94)(addr: 20cc9c)
ID :
	STORE: (PC: 20cc90)(sReg_a: 4)(sReg_b: 16)(addr: 100034dc)
EX1 :
	STORE: (PC: 20cc8c)(sReg_a: 4)(sReg_b: 3)(addr: 100034d8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cc88)(sReg_a: 0)(dReg: 3)(addr: 2)
MEM2 :
	RTYPE:(PC: 20cc84)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
WB :
	BRANCH: (PC: 20cc80)(sReg_a: 4)(sReg_b: 0)(addr: 20cc98)
[cycle 526] BRANCH: (PC: 20cc9c)(sReg_a: 29)(sReg_b: 255)(addr: 80411880)
[cycle 527] 
IF1 :
	LOAD:(PC: 20cca0)(sReg_a: 29)(dReg: 16)(addr: 8040bcb8)
IF2 :
	LOAD:(PC: 20cc9c)(sReg_a: 29)(dReg: 31)(addr: 80411880)
ID :
	JTYPE: (PC: 20cc94)(addr: 20cc9c)
EX1 :
	STORE: (PC: 20cc90)(sReg_a: 4)(sReg_b: 16)(addr: 100034dc)
EX2 :
	STORE: (PC: 20cc8c)(sReg_a: 4)(sReg_b: 3)(addr: 100034d8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cc88)(sReg_a: 0)(dReg: 3)(addr: 2)
WB :
	RTYPE:(PC: 20cc84)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
[cycle 527] RTYPE: (PC: 20cca0)(sReg_a: 29)(sReg_b: 255)(dReg: 16) 
[cycle 528] 
IF1 :
	ITYPE:(PC: 20cca4)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 20cca0)(sReg_a: 29)(dReg: 16)(addr: 8040bcb8)
ID :
	LOAD:(PC: 20cc9c)(sReg_a: 29)(dReg: 31)(addr: 80411880)
EX1 :
	JTYPE: (PC: 20cc94)(addr: 20cc9c)
EX2 :
	STORE: (PC: 20cc90)(sReg_a: 4)(sReg_b: 16)(addr: 100034dc)
MEM1 :
	STORE: (PC: 20cc8c)(sReg_a: 4)(sReg_b: 3)(addr: 100034d8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cc88)(sReg_a: 0)(dReg: 3)(addr: 2)
[cycle 528] ITYPE: (PC: 20cca4)(sReg_a: 29)(dReg: 29)(addr: 18)
[cycle 529] 
IF1 :
	ITYPE:(PC: 20cca4)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 20cca0)(sReg_a: 29)(dReg: 16)(addr: 8040bcb8)
ID :
	LOAD:(PC: 20cc9c)(sReg_a: 29)(dReg: 31)(addr: 80411880)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 20cc94)(addr: 20cc9c)
MEM1 :
	STORE: (PC: 20cc90)(sReg_a: 4)(sReg_b: 16)(addr: 100034dc)
MEM2 :
	STORE: (PC: 20cc8c)(sReg_a: 4)(sReg_b: 3)(addr: 100034d8)
WB :
	NOP:
[cycle 529] NOP:
[cycle 530] 
IF1 :
	JRTYPE: (PC: 20cca8) (sReg_a: 255)(addr: 209ff8)
IF2 :
	ITYPE:(PC: 20cca4)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 20cca0)(sReg_a: 29)(dReg: 16)(addr: 8040bcb8)
EX1 :
	LOAD:(PC: 20cc9c)(sReg_a: 29)(dReg: 31)(addr: 80411880)
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 20cc94)(addr: 20cc9c)
MEM2 :
	STORE: (PC: 20cc90)(sReg_a: 4)(sReg_b: 16)(addr: 100034dc)
WB :
	STORE: (PC: 20cc8c)(sReg_a: 4)(sReg_b: 3)(addr: 100034d8)
[cycle 530] STORE: (PC: 20cca8)(sReg_a: 31)(sReg_b: 255)(addr: 209ff8)
[cycle 531] 
IF1 :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
IF2 :
	JRTYPE: (PC: 20cca8) (sReg_a: 255)(addr: 209ff8)
ID :
	ITYPE:(PC: 20cca4)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	LOAD:(PC: 20cca0)(sReg_a: 29)(dReg: 16)(addr: 8040bcb8)
EX2 :
	LOAD:(PC: 20cc9c)(sReg_a: 29)(dReg: 31)(addr: 80411880)
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 20cc94)(addr: 20cc9c)
WB :
	STORE: (PC: 20cc90)(sReg_a: 4)(sReg_b: 16)(addr: 100034dc)
[cycle 531] STORE: (PC: 209ff8)(sReg_a: 29)(sReg_b: 255)(addr: 8040bf90)
[cycle 532] 
IF1 :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
IF2 :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
ID :
	JRTYPE: (PC: 20cca8) (sReg_a: 255)(addr: 209ff8)
EX1 :
	ITYPE:(PC: 20cca4)(sReg_a: 29)(dReg: 29)(addr: 18)
EX2 :
	LOAD:(PC: 20cca0)(sReg_a: 29)(dReg: 16)(addr: 8040bcb8)
MEM1 :
	LOAD:(PC: 20cc9c)(sReg_a: 29)(dReg: 31)(addr: 80411880)
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 20cc94)(addr: 20cc9c)
[cycle 532] JTYPE: (PC: 209ffc)(addr: 7fff7fa0)
[cycle 533] 
IF1 :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
IF2 :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
ID :
	JRTYPE: (PC: 20cca8) (sReg_a: 255)(addr: 209ff8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cca4)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM1 :
	LOAD:(PC: 20cca0)(sReg_a: 29)(dReg: 16)(addr: 8040bcb8)
MEM2 :
	LOAD:(PC: 20cc9c)(sReg_a: 29)(dReg: 31)(addr: 80411880)
WB :
	NOP:
[cycle 533] NOP:
[cycle 534] 
IF1 :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
IF2 :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
ID :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
EX1 :
	JRTYPE: (PC: 20cca8) (sReg_a: 255)(addr: 209ff8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cca4)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM2 :
	LOAD:(PC: 20cca0)(sReg_a: 29)(dReg: 16)(addr: 8040bcb8)
WB :
	LOAD:(PC: 20cc9c)(sReg_a: 29)(dReg: 31)(addr: 80411880)
[cycle 534] LOAD: (PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
[cycle 535] 
IF1 :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
IF2 :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
ID :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 20cca8) (sReg_a: 255)(addr: 209ff8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cca4)(sReg_a: 29)(dReg: 29)(addr: 18)
WB :
	LOAD:(PC: 20cca0)(sReg_a: 29)(dReg: 16)(addr: 8040bcb8)
[cycle 535] LOAD: (PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
[cycle 536] 
IF1 :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
IF2 :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
ID :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 20cca8) (sReg_a: 255)(addr: 209ff8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cca4)(sReg_a: 29)(dReg: 29)(addr: 18)
[cycle 536] ITYPE: (PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
[cycle 537] 
IF1 :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
IF2 :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
ID :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 20cca8) (sReg_a: 255)(addr: 209ff8)
WB :
	NOP:
[cycle 537] NOP:
[cycle 538] 
IF1 :
	ITYPE:(PC: 20a004)(sReg_a: 29)(dReg: 29)(addr: 20)
IF2 :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
ID :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
EX1 :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 20cca8) (sReg_a: 255)(addr: 209ff8)
[cycle 538] JRTYPE: (PC: 20a004) (sReg_a: 29)(addr: 20)
[cycle 539] 
IF1 :
	JRTYPE: (PC: 20a008) (sReg_a: 255)(addr: 2052ec)
IF2 :
	ITYPE:(PC: 20a004)(sReg_a: 29)(dReg: 29)(addr: 20)
ID :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
EX1 :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
EX2 :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 539] NOP:
[cycle 540] 
IF1 :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
IF2 :
	JRTYPE: (PC: 20a008) (sReg_a: 255)(addr: 2052ec)
ID :
	ITYPE:(PC: 20a004)(sReg_a: 29)(dReg: 29)(addr: 20)
EX1 :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
EX2 :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
MEM1 :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 540] NOP:
[cycle 541] 
IF1 :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
IF2 :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
ID :
	JRTYPE: (PC: 20a008) (sReg_a: 255)(addr: 2052ec)
EX1 :
	ITYPE:(PC: 20a004)(sReg_a: 29)(dReg: 29)(addr: 20)
EX2 :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
MEM1 :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
MEM2 :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
WB :
	NOP:
[cycle 541] NOP:
[cycle 542] 
IF1 :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
IF2 :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
ID :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
EX1 :
	JRTYPE: (PC: 20a008) (sReg_a: 255)(addr: 2052ec)
EX2 :
	ITYPE:(PC: 20a004)(sReg_a: 29)(dReg: 29)(addr: 20)
MEM1 :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
MEM2 :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
WB :
	LOAD:(PC: 209ff8)(sReg_a: 29)(dReg: 31)(addr: 8040bf90)
[cycle 542] LOAD: (PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
[cycle 543] 
IF1 :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
IF2 :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
ID :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 20a008) (sReg_a: 255)(addr: 2052ec)
MEM1 :
	ITYPE:(PC: 20a004)(sReg_a: 29)(dReg: 29)(addr: 20)
MEM2 :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
WB :
	LOAD:(PC: 209ffc)(sReg_a: 29)(dReg: 17)(addr: 7fff7fa0)
[cycle 543] LOAD: (PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
[cycle 544] 
IF1 :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
IF2 :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
ID :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 20a008) (sReg_a: 255)(addr: 2052ec)
MEM2 :
	ITYPE:(PC: 20a004)(sReg_a: 29)(dReg: 29)(addr: 20)
WB :
	LOAD:(PC: 20a000)(sReg_a: 29)(dReg: 16)(addr: 7fff7fa3)
[cycle 544] LOAD: (PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
[cycle 545] 
IF1 :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
IF2 :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
ID :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 20a008) (sReg_a: 255)(addr: 2052ec)
WB :
	ITYPE:(PC: 20a004)(sReg_a: 29)(dReg: 29)(addr: 20)
[cycle 545] ITYPE: (PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
[cycle 546] 
IF1 :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
IF2 :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
ID :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 20a008) (sReg_a: 255)(addr: 2052ec)
[cycle 546] JRTYPE: (PC: 2052f4) (sReg_a: 19)(addr: e1c)
[cycle 547] 
IF1 :
	ITYPE:(PC: 2052f8)(sReg_a: 0)(dReg: 2)(addr: a)
IF2 :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
ID :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
EX1 :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 547] NOP:
[cycle 548] 
IF1 :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
IF2 :
	ITYPE:(PC: 2052f8)(sReg_a: 0)(dReg: 2)(addr: a)
ID :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
EX1 :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
EX2 :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 548] NOP:
[cycle 549] 
IF1 :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
IF2 :
	ITYPE:(PC: 2052f8)(sReg_a: 0)(dReg: 2)(addr: a)
ID :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
MEM1 :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 549] NOP:
[cycle 550] 
IF1 :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
IF2 :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
ID :
	ITYPE:(PC: 2052f8)(sReg_a: 0)(dReg: 2)(addr: a)
EX1 :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
MEM2 :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
WB :
	NOP:
[cycle 550] NOP:
[cycle 551] 
IF1 :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
IF2 :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
ID :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
EX1 :
	ITYPE:(PC: 2052f8)(sReg_a: 0)(dReg: 2)(addr: a)
EX2 :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
WB :
	ITYPE:(PC: 2052ec)(sReg_a: 0)(dReg: 18)(addr: 40)
[cycle 551] ITYPE: (PC: 205304)(sReg_a: 2)(dReg: 255)(addr: 20530c)
[cycle 552] 
IF1 :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
IF2 :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
ID :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 2052f8)(sReg_a: 0)(dReg: 2)(addr: a)
MEM1 :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 2052f0)(sReg_a: 255)(dReg: 19)(addr: 1000)
[cycle 552] ITYPE: (PC: 205304)(sReg_a: 2)(dReg: 255)(addr: 20530c)
[cycle 553] 
IF1 :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
IF2 :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
ID :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 2052f8)(sReg_a: 0)(dReg: 2)(addr: a)
MEM2 :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
WB :
	NOP:
[cycle 553] NOP:
[cycle 554] 
IF1 :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
IF2 :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
ID :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
EX1 :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 2052f8)(sReg_a: 0)(dReg: 2)(addr: a)
WB :
	ITYPE:(PC: 2052f4)(sReg_a: 19)(dReg: 19)(addr: e1c)
[cycle 554] ITYPE: (PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
[cycle 555] 
IF1 :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
IF2 :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
ID :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 2052f8)(sReg_a: 0)(dReg: 2)(addr: a)
[cycle 555] ITYPE: (PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
[cycle 556] 
IF1 :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
IF2 :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
ID :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 556] NOP:
[cycle 557] 
IF1 :
	ITYPE:(PC: 20530c)(sReg_a: 16)(dReg: 2)(addr: 3)
IF2 :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
ID :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
EX1 :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
WB :
	NOP:
[cycle 557] NOP:
[cycle 558] 
IF1 :
	ITYPE:(PC: 20530c)(sReg_a: 16)(dReg: 2)(addr: 3)
IF2 :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
ID :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	STORE: (PC: 2052fc)(sReg_a: 28)(sReg_b: 2)(addr: 10004910)
[cycle 558] STORE: (PC: 20530c)(sReg_a: 16)(sReg_b: 255)(addr: 3)
[cycle 559] 
IF1 :
	BRANCH: (PC: 205310)(sReg_a: 2)(sReg_b: 0)(addr: 205328)
IF2 :
	ITYPE:(PC: 20530c)(sReg_a: 16)(dReg: 2)(addr: 3)
ID :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
EX1 :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 559] NOP:
[cycle 560] 
IF1 :
	LOAD:(PC: 205314)(sReg_a: 17)(dReg: 4)(addr: 8fffb4dc)
IF2 :
	BRANCH: (PC: 205310)(sReg_a: 2)(sReg_b: 0)(addr: 205328)
ID :
	ITYPE:(PC: 20530c)(sReg_a: 16)(dReg: 2)(addr: 3)
EX1 :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
EX2 :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
WB :
	NOP:
[cycle 560] NOP:
[cycle 561] 
IF1 :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
IF2 :
	LOAD:(PC: 205314)(sReg_a: 17)(dReg: 4)(addr: 8fffb4dc)
ID :
	BRANCH: (PC: 205310)(sReg_a: 2)(sReg_b: 0)(addr: 205328)
EX1 :
	ITYPE:(PC: 20530c)(sReg_a: 16)(dReg: 2)(addr: 3)
EX2 :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
MEM1 :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 205300)(sReg_a: 16)(dReg: 2)(addr: 2)
[cycle 561] ITYPE: (PC: 205318)(sReg_a: 0)(dReg: 5)(addr: 0)
[cycle 562] 
IF1 :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
IF2 :
	LOAD:(PC: 205314)(sReg_a: 17)(dReg: 4)(addr: 8fffb4dc)
ID :
	BRANCH: (PC: 205310)(sReg_a: 2)(sReg_b: 0)(addr: 205328)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20530c)(sReg_a: 16)(dReg: 2)(addr: 3)
MEM1 :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
MEM2 :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
WB :
	NOP:
[cycle 562] NOP:
[cycle 563] 
IF1 :
	ITYPE:(PC: 20531c)(sReg_a: 0)(dReg: 6)(addr: a)
IF2 :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
ID :
	LOAD:(PC: 205314)(sReg_a: 17)(dReg: 4)(addr: 8fffb4dc)
EX1 :
	BRANCH: (PC: 205310)(sReg_a: 2)(sReg_b: 0)(addr: 205328)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20530c)(sReg_a: 16)(dReg: 2)(addr: 3)
MEM2 :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
WB :
	BRANCH: (PC: 205304)(sReg_a: 2)(sReg_b: 0)(addr: 20530c)
[cycle 563] BRANCH: (PC: 20531c)(sReg_a: 0)(sReg_b: 255)(addr: a)
[cycle 564] 
IF1 :
	JTYPE: (PC: 205320)(addr: 20bb38)
IF2 :
	ITYPE:(PC: 20531c)(sReg_a: 0)(dReg: 6)(addr: a)
ID :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
EX1 :
	LOAD:(PC: 205314)(sReg_a: 17)(dReg: 4)(addr: 8fffb4dc)
EX2 :
	BRANCH: (PC: 205310)(sReg_a: 2)(sReg_b: 0)(addr: 205328)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20530c)(sReg_a: 16)(dReg: 2)(addr: 3)
WB :
	LOAD:(PC: 205308)(sReg_a: 17)(dReg: 19)(addr: 8fff8e20)
[cycle 564] LOAD: (PC: 205320)(sReg_a: 255)(dReg: 255)(addr: 20bb38)
[cycle 565] 
IF1 :
	JTYPE: (PC: 205320)(addr: 20bb38)
IF2 :
	ITYPE:(PC: 20531c)(sReg_a: 0)(dReg: 6)(addr: a)
ID :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 205314)(sReg_a: 17)(dReg: 4)(addr: 8fffb4dc)
MEM1 :
	BRANCH: (PC: 205310)(sReg_a: 2)(sReg_b: 0)(addr: 205328)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20530c)(sReg_a: 16)(dReg: 2)(addr: 3)
[cycle 565] ITYPE: (PC: 205320)(sReg_a: 255)(dReg: 255)(addr: 20bb38)
[cycle 566] 
IF1 :
	JTYPE: (PC: 205320)(addr: 20bb38)
IF2 :
	ITYPE:(PC: 20531c)(sReg_a: 0)(dReg: 6)(addr: a)
ID :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 205314)(sReg_a: 17)(dReg: 4)(addr: 8fffb4dc)
MEM2 :
	BRANCH: (PC: 205310)(sReg_a: 2)(sReg_b: 0)(addr: 205328)
WB :
	NOP:
[cycle 566] NOP:
[cycle 567] 
IF1 :
	BRANCH: (PC: 20bb38)(sReg_a: 6)(sReg_b: 255)(addr: 20bb4c)
IF2 :
	JTYPE: (PC: 205320)(addr: 20bb38)
ID :
	ITYPE:(PC: 20531c)(sReg_a: 0)(dReg: 6)(addr: a)
EX1 :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 205314)(sReg_a: 17)(dReg: 4)(addr: 8fffb4dc)
WB :
	BRANCH: (PC: 205310)(sReg_a: 2)(sReg_b: 0)(addr: 205328)
[cycle 567] BRANCH: (PC: 20bb38)(sReg_a: 6)(sReg_b: 255)(addr: 20bb4c)
[cycle 568] 
IF1 :
	ITYPE:(PC: 20bb3c)(sReg_a: 0)(dReg: 2)(addr: 1)
IF2 :
	BRANCH: (PC: 20bb38)(sReg_a: 6)(sReg_b: 255)(addr: 20bb4c)
ID :
	JTYPE: (PC: 205320)(addr: 20bb38)
EX1 :
	ITYPE:(PC: 20531c)(sReg_a: 0)(dReg: 6)(addr: a)
EX2 :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 205314)(sReg_a: 17)(dReg: 4)(addr: 8fffb4dc)
[cycle 568] LOAD: (PC: 20bb3c)(sReg_a: 0)(dReg: 2)(addr: 1)
[cycle 569] 
IF1 :
	BRANCH: (PC: 20bb40)(sReg_a: 6)(sReg_b: 2)(addr: 20bb4c)
IF2 :
	ITYPE:(PC: 20bb3c)(sReg_a: 0)(dReg: 2)(addr: 1)
ID :
	BRANCH: (PC: 20bb38)(sReg_a: 6)(sReg_b: 255)(addr: 20bb4c)
EX1 :
	JTYPE: (PC: 205320)(addr: 20bb38)
EX2 :
	ITYPE:(PC: 20531c)(sReg_a: 0)(dReg: 6)(addr: a)
MEM1 :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 569] NOP:
[cycle 570] 
IF1 :
	ITYPE:(PC: 20bb44)(sReg_a: 6)(dReg: 2)(addr: 25)
IF2 :
	BRANCH: (PC: 20bb40)(sReg_a: 6)(sReg_b: 2)(addr: 20bb4c)
ID :
	ITYPE:(PC: 20bb3c)(sReg_a: 0)(dReg: 2)(addr: 1)
EX1 :
	BRANCH: (PC: 20bb38)(sReg_a: 6)(sReg_b: 255)(addr: 20bb4c)
EX2 :
	JTYPE: (PC: 205320)(addr: 20bb38)
MEM1 :
	ITYPE:(PC: 20531c)(sReg_a: 0)(dReg: 6)(addr: a)
MEM2 :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
WB :
	NOP:
[cycle 570] NOP:
[cycle 571] 
IF1 :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
IF2 :
	ITYPE:(PC: 20bb44)(sReg_a: 6)(dReg: 2)(addr: 25)
ID :
	BRANCH: (PC: 20bb40)(sReg_a: 6)(sReg_b: 2)(addr: 20bb4c)
EX1 :
	ITYPE:(PC: 20bb3c)(sReg_a: 0)(dReg: 2)(addr: 1)
EX2 :
	BRANCH: (PC: 20bb38)(sReg_a: 6)(sReg_b: 255)(addr: 20bb4c)
MEM1 :
	JTYPE: (PC: 205320)(addr: 20bb38)
MEM2 :
	ITYPE:(PC: 20531c)(sReg_a: 0)(dReg: 6)(addr: a)
WB :
	RTYPE:(PC: 205318)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
[cycle 571] RTYPE: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(dReg: 255) 
[cycle 572] 
IF1 :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
IF2 :
	ITYPE:(PC: 20bb44)(sReg_a: 6)(dReg: 2)(addr: 25)
ID :
	BRANCH: (PC: 20bb40)(sReg_a: 6)(sReg_b: 2)(addr: 20bb4c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bb3c)(sReg_a: 0)(dReg: 2)(addr: 1)
MEM1 :
	BRANCH: (PC: 20bb38)(sReg_a: 6)(sReg_b: 255)(addr: 20bb4c)
MEM2 :
	JTYPE: (PC: 205320)(addr: 20bb38)
WB :
	ITYPE:(PC: 20531c)(sReg_a: 0)(dReg: 6)(addr: a)
[cycle 572] ITYPE: (PC: 20bb48)(sReg_a: 2)(dReg: 255)(addr: 20bb50)
[cycle 573] 
IF1 :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
IF2 :
	ITYPE:(PC: 20bb44)(sReg_a: 6)(dReg: 2)(addr: 25)
ID :
	BRANCH: (PC: 20bb40)(sReg_a: 6)(sReg_b: 2)(addr: 20bb4c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bb3c)(sReg_a: 0)(dReg: 2)(addr: 1)
MEM2 :
	BRANCH: (PC: 20bb38)(sReg_a: 6)(sReg_b: 255)(addr: 20bb4c)
WB :
	JTYPE: (PC: 205320)(addr: 20bb38)
[cycle 573] JTYPE: (PC: 20bb48)(addr: 20bb50)
[cycle 574] 
IF1 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
IF2 :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
ID :
	ITYPE:(PC: 20bb44)(sReg_a: 6)(dReg: 2)(addr: 25)
EX1 :
	BRANCH: (PC: 20bb40)(sReg_a: 6)(sReg_b: 2)(addr: 20bb4c)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bb3c)(sReg_a: 0)(dReg: 2)(addr: 1)
WB :
	BRANCH: (PC: 20bb38)(sReg_a: 6)(sReg_b: 255)(addr: 20bb4c)
[cycle 574] BRANCH: (PC: 20bb50)(sReg_a: 4)(sReg_b: 255)(addr: 7fff80eb)
[cycle 575] 
IF1 :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
IF2 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
ID :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
EX1 :
	ITYPE:(PC: 20bb44)(sReg_a: 6)(dReg: 2)(addr: 25)
EX2 :
	BRANCH: (PC: 20bb40)(sReg_a: 6)(sReg_b: 2)(addr: 20bb4c)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bb3c)(sReg_a: 0)(dReg: 2)(addr: 1)
[cycle 575] ITYPE: (PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
[cycle 576] 
IF1 :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
IF2 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
ID :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bb44)(sReg_a: 6)(dReg: 2)(addr: 25)
MEM1 :
	BRANCH: (PC: 20bb40)(sReg_a: 6)(sReg_b: 2)(addr: 20bb4c)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 576] NOP:
[cycle 577] 
IF1 :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
IF2 :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
ID :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
EX1 :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bb44)(sReg_a: 6)(dReg: 2)(addr: 25)
MEM2 :
	BRANCH: (PC: 20bb40)(sReg_a: 6)(sReg_b: 2)(addr: 20bb4c)
WB :
	NOP:
[cycle 577] NOP:
[cycle 578] 
IF1 :
	RTYPE:(PC: 20bb5c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
ID :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
EX1 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
EX2 :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bb44)(sReg_a: 6)(dReg: 2)(addr: 25)
WB :
	BRANCH: (PC: 20bb40)(sReg_a: 6)(sReg_b: 2)(addr: 20bb4c)
[cycle 578] BRANCH: (PC: 20bb5c)(sReg_a: 2)(sReg_b: 3)(addr: 0)
[cycle 579] 
IF1 :
	RTYPE:(PC: 20bb5c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
ID :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
EX1 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bb44)(sReg_a: 6)(dReg: 2)(addr: 25)
[cycle 579] ITYPE: (PC: 20bb5c)(sReg_a: 2)(dReg: 2)(addr: 0)
[cycle 580] 
IF1 :
	RTYPE:(PC: 20bb5c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
ID :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
EX1 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
WB :
	NOP:
[cycle 580] NOP:
[cycle 581] 
IF1 :
	RTYPE:(PC: 20bb5c)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
ID :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
EX1 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bb48)(sReg_a: 2)(sReg_b: 0)(addr: 20bb50)
[cycle 581] BRANCH: (PC: 20bb5c)(sReg_a: 2)(sReg_b: 3)(addr: 0)
[cycle 582] 
IF1 :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
IF2 :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
ID :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
EX1 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 582] SQUASHED:
[cycle 583] 
IF1 :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
IF2 :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
ID :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
EX1 :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
EX2 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 583] SQUASHED:
[cycle 584] 
IF1 :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
IF2 :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
ID :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
MEM1 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 584] SQUASHED:
[cycle 585] 
IF1 :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
IF2 :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
ID :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
MEM2 :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
WB :
	SQUASHED:
[cycle 585] SQUASHED:
[cycle 586] 
IF1 :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
ID :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
EX1 :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
WB :
	LOAD:(PC: 20bb50)(sReg_a: 4)(dReg: 2)(addr: 7fff80eb)
[cycle 586] LOAD: (PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
[cycle 587] 
IF1 :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
ID :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20bb54)(sReg_a: 28)(dReg: 3)(addr: 1000c002)
[cycle 587] LOAD: (PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
[cycle 588] 
IF1 :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
ID :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 588] NOP:
[cycle 589] 
IF1 :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
IF2 :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
EX1 :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
WB :
	NOP:
[cycle 589] NOP:
[cycle 590] 
IF1 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
IF2 :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
ID :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
EX1 :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
EX2 :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bb58)(sReg_a: 255)(dReg: 2)(addr: 1)
[cycle 590] ITYPE: (PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
[cycle 591] 
IF1 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
IF2 :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
ID :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
MEM1 :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 591] NOP:
[cycle 592] 
IF1 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
IF2 :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
ID :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
MEM2 :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
WB :
	NOP:
[cycle 592] NOP:
[cycle 593] 
IF1 :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
IF2 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
ID :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
EX1 :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
WB :
	LOAD:(PC: 20bb60)(sReg_a: 2)(dReg: 2)(addr: 2000273c)
[cycle 593] LOAD: (PC: 20bb90)(sReg_a: 3)(dReg: 255)(addr: 20bd3c)
[cycle 594] 
IF1 :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
IF2 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
ID :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20bb64)(sReg_a: 0)(sReg_b: 4)(dReg: 10) 
[cycle 594] RTYPE: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(dReg: 255) 
[cycle 595] 
IF1 :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
IF2 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
ID :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 595] NOP:
[cycle 596] 
IF1 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
IF2 :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
ID :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
EX1 :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
WB :
	NOP:
[cycle 596] NOP:
[cycle 597] 
IF1 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
IF2 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
ID :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
EX1 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
EX2 :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bb68)(sReg_a: 2)(dReg: 2)(addr: 10)
[cycle 597] ITYPE: (PC: 20bb98)(sReg_a: 3)(dReg: 255)(addr: 20bba8)
[cycle 598] 
IF1 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
IF2 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
ID :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
EX1 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 598] NOP:
[cycle 599] 
IF1 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
IF2 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
ID :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
EX1 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
WB :
	NOP:
[cycle 599] NOP:
[cycle 600] 
IF1 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
IF2 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
ID :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
EX1 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bb6c)(sReg_a: 2)(sReg_b: 0)(addr: 20bb8c)
[cycle 600] BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
[cycle 601] 
IF1 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
IF2 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
ID :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
EX1 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 601] SQUASHED:
[cycle 602] 
IF1 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
IF2 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
ID :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 602] SQUASHED:
[cycle 603] 
IF1 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
IF2 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
ID :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 603] SQUASHED:
[cycle 604] 
IF1 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
IF2 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
ID :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
WB :
	SQUASHED:
[cycle 604] SQUASHED:
[cycle 605] 
IF1 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
IF2 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
ID :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
EX1 :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20bb8c)(sReg_a: 10)(dReg: 3)(addr: 8fff941c)
[cycle 605] LOAD: (PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
[cycle 606] 
IF1 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
IF2 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
ID :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 606] NOP:
[cycle 607] 
IF1 :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
IF2 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
ID :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
EX1 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 607] NOP:
[cycle 608] 
IF1 :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
IF2 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
ID :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
WB :
	NOP:
[cycle 608] NOP:
[cycle 609] 
IF1 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
IF2 :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
ID :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
EX1 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20bb90)(sReg_a: 3)(sReg_b: 0)(addr: 20bd3c)
[cycle 609] BRANCH: (PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(addr: 0)
[cycle 610] 
IF1 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
ID :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
EX1 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
EX2 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
WB :
	NOP:
[cycle 610] NOP:
[cycle 611] 
IF1 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
ID :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
EX1 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bb94)(sReg_a: 0)(dReg: 2)(addr: 2d)
[cycle 611] ITYPE: (PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
[cycle 612] 
IF1 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
ID :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
EX1 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
WB :
	NOP:
[cycle 612] NOP:
[cycle 613] 
IF1 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
ID :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
EX1 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bb98)(sReg_a: 3)(sReg_b: 2)(addr: 20bba8)
[cycle 613] BRANCH: (PC: 20bbc0)(sReg_a: 0)(sReg_b: 255)(addr: 10)
[cycle 614] 
IF1 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
ID :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
EX1 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 614] SQUASHED:
[cycle 615] 
IF1 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
ID :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 615] SQUASHED:
[cycle 616] 
IF1 :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
IF2 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
EX1 :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 616] SQUASHED:
[cycle 617] 
IF1 :
	BRANCH: (PC: 20bbf4)(sReg_a: 6)(sReg_b: 0)(addr: 20bc38)
IF2 :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
ID :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
EX1 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
EX2 :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
WB :
	SQUASHED:
[cycle 617] SQUASHED:
[cycle 618] 
IF1 :
	BRANCH: (PC: 20bbf4)(sReg_a: 6)(sReg_b: 0)(addr: 20bc38)
IF2 :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
ID :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
EX1 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bba8)(sReg_a: 0)(dReg: 2)(addr: 2b)
[cycle 618] ITYPE: (PC: 20bbf4)(sReg_a: 6)(dReg: 255)(addr: 20bc38)
[cycle 619] 
IF1 :
	BRANCH: (PC: 20bbf4)(sReg_a: 6)(sReg_b: 0)(addr: 20bc38)
IF2 :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
ID :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
EX1 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
WB :
	NOP:
[cycle 619] NOP:
[cycle 620] 
IF1 :
	BRANCH: (PC: 20bbf4)(sReg_a: 6)(sReg_b: 0)(addr: 20bc38)
IF2 :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
ID :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
EX1 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bbac)(sReg_a: 3)(sReg_b: 2)(addr: 20bbbc)
[cycle 620] BRANCH: (PC: 20bbf4)(sReg_a: 6)(sReg_b: 0)(addr: 20bc38)
[cycle 621] 
IF1 :
	ITYPE:(PC: 20bc38)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
IF2 :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
ID :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
EX1 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 621] SQUASHED:
[cycle 622] 
IF1 :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
IF2 :
	ITYPE:(PC: 20bc38)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
ID :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
EX1 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
EX2 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 622] SQUASHED:
[cycle 623] 
IF1 :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
IF2 :
	ITYPE:(PC: 20bc38)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
ID :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
MEM1 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 623] SQUASHED:
[cycle 624] 
IF1 :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
IF2 :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
ID :
	ITYPE:(PC: 20bc38)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
EX1 :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
MEM2 :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
WB :
	SQUASHED:
[cycle 624] SQUASHED:
[cycle 625] 
IF1 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
IF2 :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
ID :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
EX1 :
	ITYPE:(PC: 20bc38)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
EX2 :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
WB :
	RTYPE:(PC: 20bbbc)(sReg_a: 0)(sReg_b: 0)(dReg: 13) 
[cycle 625] RTYPE: (PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
[cycle 626] 
IF1 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
IF2 :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
ID :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bc38)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
MEM1 :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bbc0)(sReg_a: 0)(dReg: 2)(addr: 10)
[cycle 626] ITYPE: (PC: 20bc48)(sReg_a: 255)(dReg: 11)(addr: 0)
[cycle 627] 
IF1 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
IF2 :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
ID :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bc38)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
MEM2 :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
WB :
	NOP:
[cycle 627] NOP:
[cycle 628] 
IF1 :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
IF2 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
ID :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
EX1 :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bc38)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
WB :
	BRANCH: (PC: 20bbc4)(sReg_a: 6)(sReg_b: 2)(addr: 20bbf4)
[cycle 628] BRANCH: (PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(addr: 0)
[cycle 629] 
IF1 :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
IF2 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
ID :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bc38)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
[cycle 629] ITYPE: (PC: 20bc4c)(sReg_a: 255)(dReg: 24)(addr: 0)
[cycle 630] 
IF1 :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
IF2 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
ID :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 630] NOP:
[cycle 631] 
IF1 :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
IF2 :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
ID :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
EX1 :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
WB :
	NOP:
[cycle 631] NOP:
[cycle 632] 
IF1 :
	LOAD:(PC: 20bc54)(sReg_a: 10)(dReg: 7)(addr: 8fffb5ba)
IF2 :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
ID :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
EX1 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
EX2 :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20bc3c)(sReg_a: 2)(sReg_b: 255)(dReg: 6) 
[cycle 632] RTYPE: (PC: 20bc54)(sReg_a: 10)(sReg_b: 255)(dReg: 7) 
[cycle 633] 
IF1 :
	LOAD:(PC: 20bc54)(sReg_a: 10)(dReg: 7)(addr: 8fffb5ba)
IF2 :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
ID :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
EX1 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 633] NOP:
[cycle 634] 
IF1 :
	LOAD:(PC: 20bc54)(sReg_a: 10)(dReg: 7)(addr: 8fffb5ba)
IF2 :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
ID :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
EX1 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
WB :
	NOP:
[cycle 634] NOP:
[cycle 635] 
IF1 :
	LOAD:(PC: 20bc54)(sReg_a: 10)(dReg: 7)(addr: 8fffb5ba)
IF2 :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
ID :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
EX1 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bc40)(sReg_a: 6)(sReg_b: 0)(addr: 20bc48)
[cycle 635] BRANCH: (PC: 20bc54)(sReg_a: 10)(sReg_b: 255)(addr: 8fffb5ba)
[cycle 636] 
IF1 :
	RTYPE:(PC: 20bc58)(sReg_a: 0)(sReg_b: 0)(dReg: 9) 
IF2 :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
ID :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
EX1 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 636] SQUASHED:
[cycle 637] 
IF1 :
	RTYPE:(PC: 20bc5c)(sReg_a: 0)(sReg_b: 10)(dReg: 25) 
IF2 :
	RTYPE:(PC: 20bc58)(sReg_a: 0)(sReg_b: 0)(dReg: 9) 
ID :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
EX1 :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
EX2 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 637] SQUASHED:
[cycle 638] 
IF1 :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
IF2 :
	RTYPE:(PC: 20bc5c)(sReg_a: 0)(sReg_b: 10)(dReg: 25) 
ID :
	RTYPE:(PC: 20bc58)(sReg_a: 0)(sReg_b: 0)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
EX2 :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
MEM1 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 638] SQUASHED:
[cycle 639] 
IF1 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
ID :
	RTYPE:(PC: 20bc5c)(sReg_a: 0)(sReg_b: 10)(dReg: 25) 
EX1 :
	RTYPE:(PC: 20bc58)(sReg_a: 0)(sReg_b: 0)(dReg: 9) 
EX2 :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
MEM1 :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
MEM2 :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
WB :
	SQUASHED:
[cycle 639] SQUASHED:
[cycle 640] 
IF1 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
IF2 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
ID :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
EX1 :
	RTYPE:(PC: 20bc5c)(sReg_a: 0)(sReg_b: 10)(dReg: 25) 
EX2 :
	RTYPE:(PC: 20bc58)(sReg_a: 0)(sReg_b: 0)(dReg: 9) 
MEM1 :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
MEM2 :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
WB :
	RTYPE:(PC: 20bc48)(sReg_a: 255)(sReg_b: 255)(dReg: 11) 
[cycle 640] RTYPE: (PC: 20bc68)(sReg_a: 28)(sReg_b: 255)(dReg: 14) 
[cycle 641] 
IF1 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
IF2 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
ID :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20bc5c)(sReg_a: 0)(sReg_b: 10)(dReg: 25) 
MEM1 :
	RTYPE:(PC: 20bc58)(sReg_a: 0)(sReg_b: 0)(dReg: 9) 
MEM2 :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
WB :
	RTYPE:(PC: 20bc4c)(sReg_a: 255)(sReg_b: 255)(dReg: 24) 
[cycle 641] RTYPE: (PC: 20bc68)(sReg_a: 28)(sReg_b: 255)(dReg: 14) 
[cycle 642] 
IF1 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
IF2 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
ID :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20bc5c)(sReg_a: 0)(sReg_b: 10)(dReg: 25) 
MEM2 :
	RTYPE:(PC: 20bc58)(sReg_a: 0)(sReg_b: 0)(dReg: 9) 
WB :
	RTYPE:(PC: 20bc50)(sReg_a: 0)(sReg_b: 0)(dReg: 12) 
[cycle 642] RTYPE: (PC: 20bc68)(sReg_a: 28)(sReg_b: 255)(dReg: 14) 
[cycle 643] 
IF1 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
IF2 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
ID :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20bc5c)(sReg_a: 0)(sReg_b: 10)(dReg: 25) 
WB :
	RTYPE:(PC: 20bc58)(sReg_a: 0)(sReg_b: 0)(dReg: 9) 
[cycle 643] RTYPE: (PC: 20bc68)(sReg_a: 28)(sReg_b: 255)(dReg: 14) 
[cycle 644] 
IF1 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
IF2 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
ID :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20bc5c)(sReg_a: 0)(sReg_b: 10)(dReg: 25) 
[cycle 644] RTYPE: (PC: 20bc68)(sReg_a: 28)(sReg_b: 255)(dReg: 14) 
[cycle 645] 
IF1 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
IF2 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
ID :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 645] NOP:
[cycle 646] 
IF1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
IF2 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
ID :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
EX1 :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 646] NOP:
[cycle 647] 
IF1 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
IF2 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
EX1 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
EX2 :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 647] NOP:
[cycle 648] 
IF1 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
ID :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
EX1 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
EX2 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
MEM1 :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 648] NOP:
[cycle 649] 
IF1 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
IF2 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
ID :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
EX1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
EX2 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
MEM1 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
MEM2 :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
WB :
	NOP:
[cycle 649] NOP:
[cycle 650] 
IF1 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
IF2 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
ID :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
MEM1 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
MEM2 :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
WB :
	BRANCH: (PC: 20bc60)(sReg_a: 7)(sReg_b: 0)(addr: 20bce4)
[cycle 650] BRANCH: (PC: 20bc78)(sReg_a: 2)(sReg_b: 255)(addr: 100013d4)
[cycle 651] 
IF1 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
IF2 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
ID :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
EX1 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
MEM2 :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
WB :
	LOAD:(PC: 20bc64)(sReg_a: 28)(dReg: 15)(addr: 1000c000)
[cycle 651] LOAD: (PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
[cycle 652] 
IF1 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
IF2 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
ID :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
WB :
	LOAD:(PC: 20bc68)(sReg_a: 28)(dReg: 14)(addr: 1000c000)
[cycle 652] LOAD: (PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
[cycle 653] 
IF1 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
IF2 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
ID :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
[cycle 653] ITYPE: (PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
[cycle 654] 
IF1 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
IF2 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
ID :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
WB :
	NOP:
[cycle 654] NOP:
[cycle 655] 
IF1 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
IF2 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
ID :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
EX1 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
[cycle 655] ITYPE: (PC: 20bc80)(sReg_a: 2)(dReg: 255)(addr: 20bc8c)
[cycle 656] 
IF1 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
IF2 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
ID :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 656] NOP:
[cycle 657] 
IF1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
IF2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
ID :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX1 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 657] NOP:
[cycle 658] 
IF1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
IF2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
ID :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
WB :
	NOP:
[cycle 658] NOP:
[cycle 659] 
IF1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
IF2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
ID :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
[cycle 659] RTYPE: (PC: 20bc84)(sReg_a: 7)(sReg_b: 255)(dReg: 7) 
[cycle 660] 
IF1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
IF2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
ID :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
WB :
	NOP:
[cycle 660] NOP:
[cycle 661] 
IF1 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
IF2 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
ID :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
EX1 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 100013d4)
[cycle 661] LOAD: (PC: 20bc88)(sReg_a: 255)(dReg: 255)(addr: 20bca0)
[cycle 662] 
IF1 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
IF2 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
ID :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 662] NOP:
[cycle 663] 
IF1 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
IF2 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
ID :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
EX1 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 663] NOP:
[cycle 664] 
IF1 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
ID :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
EX1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
EX2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
WB :
	NOP:
[cycle 664] NOP:
[cycle 665] 
IF1 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
IF2 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
ID :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
EX1 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
EX2 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
MEM1 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
[cycle 665] ITYPE: (PC: 20bca8)(sReg_a: 2)(dReg: 255)(addr: 20bce4)
[cycle 666] 
IF1 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
IF2 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
ID :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
MEM1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
MEM2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
WB :
	NOP:
[cycle 666] NOP:
[cycle 667] 
IF1 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
ID :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
EX1 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
MEM2 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
WB :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
[cycle 667] BRANCH: (PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(addr: 0)
[cycle 668] 
IF1 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
ID :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
WB :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
[cycle 668] ITYPE: (PC: 20bcac)(sReg_a: 11)(dReg: 2)(addr: 0)
[cycle 669] 
IF1 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
ID :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
[cycle 669] JTYPE: (PC: 20bcac)(addr: 0)
[cycle 670] 
IF1 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
IF2 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
EX1 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
WB :
	NOP:
[cycle 670] NOP:
[cycle 671] 
IF1 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
IF2 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
[cycle 671] ITYPE: (PC: 20bcb0)(sReg_a: 2)(dReg: 255)(addr: 20bcc0)
[cycle 672] 
IF1 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
IF2 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 672] NOP:
[cycle 673] 
IF1 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
IF2 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
ID :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
EX1 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
WB :
	NOP:
[cycle 673] NOP:
[cycle 674] 
IF1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
IF2 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
ID :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
EX1 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
EX2 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
[cycle 674] RTYPE: (PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
[cycle 675] 
IF1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
IF2 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
ID :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
MEM1 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 675] NOP:
[cycle 676] 
IF1 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
IF2 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
ID :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
EX1 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
MEM2 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
WB :
	NOP:
[cycle 676] NOP:
[cycle 677] 
IF1 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
IF2 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
ID :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX1 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
EX2 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
WB :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
[cycle 677] BRANCH: (PC: 20bcd0)(sReg_a: 7)(sReg_b: 255)(addr: ff)
[cycle 678] 
IF1 :
	RTYPE:(PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX2 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
MEM1 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
[cycle 678] RTYPE: (PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
[cycle 679] 
IF1 :
	RTYPE:(PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
MEM2 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
WB :
	NOP:
[cycle 679] NOP:
[cycle 680] 
IF1 :
	RTYPE:(PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
WB :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
[cycle 680] BRANCH: (PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(addr: 0)
[cycle 681] 
IF1 :
	RTYPE:(PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
[cycle 681] BRANCH: (PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(addr: 0)
[cycle 682] 
IF1 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
IF2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 682] SQUASHED:
[cycle 683] 
IF1 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
IF2 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
ID :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
EX1 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX2 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 683] SQUASHED:
[cycle 684] 
IF1 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
IF2 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
ID :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
EX1 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
EX2 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
MEM1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 684] SQUASHED:
[cycle 685] 
IF1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
EX1 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
EX2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
MEM1 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
MEM2 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
WB :
	SQUASHED:
[cycle 685] SQUASHED:
[cycle 686] 
IF1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
MEM1 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
MEM2 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
WB :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
[cycle 686] RTYPE: (PC: 20bc6c)(sReg_a: 7)(sReg_b: 255)(dReg: 2) 
[cycle 687] 
IF1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
MEM2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
WB :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
[cycle 687] RTYPE: (PC: 20bc6c)(sReg_a: 7)(sReg_b: 255)(dReg: 2) 
[cycle 688] 
IF1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
WB :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
[cycle 688] ITYPE: (PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
[cycle 689] 
IF1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
[cycle 689] ITYPE: (PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
[cycle 690] 
IF1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 690] NOP:
[cycle 691] 
IF1 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
IF2 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
EX1 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 691] NOP:
[cycle 692] 
IF1 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
IF2 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 692] NOP:
[cycle 693] 
IF1 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
IF2 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 693] NOP:
[cycle 694] 
IF1 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
IF2 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
WB :
	NOP:
[cycle 694] NOP:
[cycle 695] 
IF1 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
ID :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
EX1 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80f1)
[cycle 695] LOAD: (PC: 20bc74)(sReg_a: 8)(dReg: 2)(addr: 0)
[cycle 696] 
IF1 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
ID :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 696] NOP:
[cycle 697] 
IF1 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
ID :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 697] NOP:
[cycle 698] 
IF1 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
ID :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
WB :
	NOP:
[cycle 698] NOP:
[cycle 699] 
IF1 :
	RTYPE:(PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
ID :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
[cycle 699] BRANCH: (PC: 20bc74)(sReg_a: 8)(sReg_b: 15)(addr: 0)
[cycle 700] 
IF1 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 10001398)
IF2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
ID :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 700] SQUASHED:
[cycle 701] 
IF1 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
IF2 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 10001398)
ID :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
EX1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 701] SQUASHED:
[cycle 702] 
IF1 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
IF2 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 10001398)
ID :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 702] SQUASHED:
[cycle 703] 
IF1 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
IF2 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
ID :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 10001398)
EX1 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 703] SQUASHED:
[cycle 704] 
IF1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
IF2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
ID :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX1 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 10001398)
EX2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
WB :
	NOP:
[cycle 704] NOP:
[cycle 705] 
IF1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
IF2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
ID :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 10001398)
MEM1 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bc6c)(sReg_a: 7)(dReg: 2)(addr: ff)
[cycle 705] ITYPE: (PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
[cycle 706] 
IF1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
IF2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
ID :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 10001398)
MEM2 :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
WB :
	NOP:
[cycle 706] NOP:
[cycle 707] 
IF1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
IF2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
ID :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 10001398)
WB :
	ITYPE:(PC: 20bc70)(sReg_a: 255)(dReg: 8)(addr: 1)
[cycle 707] ITYPE: (PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
[cycle 708] 
IF1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
IF2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
ID :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20bc78)(sReg_a: 2)(dReg: 3)(addr: 10001398)
[cycle 708] LOAD: (PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
[cycle 709] 
IF1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
IF2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
ID :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 709] NOP:
[cycle 710] 
IF1 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
IF2 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
ID :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
EX1 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 710] NOP:
[cycle 711] 
IF1 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
IF2 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
ID :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 711] NOP:
[cycle 712] 
IF1 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
IF2 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
ID :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
EX1 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 712] NOP:
[cycle 713] 
IF1 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
IF2 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
ID :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
EX1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
EX2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
WB :
	NOP:
[cycle 713] NOP:
[cycle 714] 
IF1 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
IF2 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
ID :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
EX1 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
EX2 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
MEM1 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bc7c)(sReg_a: 3)(dReg: 2)(addr: 8)
[cycle 714] ITYPE: (PC: 20bca8)(sReg_a: 2)(dReg: 255)(addr: 20bce4)
[cycle 715] 
IF1 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
IF2 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
ID :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
MEM1 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
MEM2 :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
WB :
	NOP:
[cycle 715] NOP:
[cycle 716] 
IF1 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
ID :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
EX1 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
MEM2 :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
WB :
	BRANCH: (PC: 20bc80)(sReg_a: 2)(sReg_b: 0)(addr: 20bc8c)
[cycle 716] BRANCH: (PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(addr: 0)
[cycle 717] 
IF1 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
ID :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
WB :
	ITYPE:(PC: 20bc84)(sReg_a: 7)(dReg: 7)(addr: ffffffd0)
[cycle 717] ITYPE: (PC: 20bcac)(sReg_a: 11)(dReg: 2)(addr: 0)
[cycle 718] 
IF1 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
ID :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 20bc88)(addr: 20bca0)
[cycle 718] JTYPE: (PC: 20bcac)(addr: 0)
[cycle 719] 
IF1 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
IF2 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
EX1 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
WB :
	NOP:
[cycle 719] NOP:
[cycle 720] 
IF1 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
IF2 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bca0)(sReg_a: 7)(dReg: 3)(addr: ff)
[cycle 720] ITYPE: (PC: 20bcb0)(sReg_a: 2)(dReg: 255)(addr: 20bcc0)
[cycle 721] 
IF1 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
IF2 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
ID :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 721] NOP:
[cycle 722] 
IF1 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
IF2 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
ID :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
EX1 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
WB :
	NOP:
[cycle 722] NOP:
[cycle 723] 
IF1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
IF2 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
ID :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
EX1 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
EX2 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20bca4)(sReg_a: 3)(sReg_b: 6)(dReg: 2) 
[cycle 723] RTYPE: (PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
[cycle 724] 
IF1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
IF2 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
ID :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
MEM1 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 724] NOP:
[cycle 725] 
IF1 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
IF2 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
ID :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
EX1 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
MEM2 :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
WB :
	NOP:
[cycle 725] NOP:
[cycle 726] 
IF1 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
IF2 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
ID :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX1 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
EX2 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
WB :
	BRANCH: (PC: 20bca8)(sReg_a: 2)(sReg_b: 0)(addr: 20bce4)
[cycle 726] BRANCH: (PC: 20bcd0)(sReg_a: 7)(sReg_b: 255)(addr: ff)
[cycle 727] 
IF1 :
	RTYPE:(PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX2 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
MEM1 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20bcac)(sReg_a: 11)(sReg_b: 9)(dReg: 2) 
[cycle 727] RTYPE: (PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
[cycle 728] 
IF1 :
	RTYPE:(PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
MEM2 :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
WB :
	NOP:
[cycle 728] NOP:
[cycle 729] 
IF1 :
	RTYPE:(PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
WB :
	BRANCH: (PC: 20bcb0)(sReg_a: 2)(sReg_b: 0)(addr: 20bcc0)
[cycle 729] BRANCH: (PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(addr: 0)
[cycle 730] 
IF1 :
	RTYPE:(PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(dReg: 9) 
IF2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bcb4)(sReg_a: 9)(sReg_b: 11)(addr: 20bcc8)
[cycle 730] BRANCH: (PC: 20bcd4)(sReg_a: 9)(sReg_b: 2)(addr: 0)
[cycle 731] 
IF1 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
IF2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
ID :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 731] SQUASHED:
[cycle 732] 
IF1 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
IF2 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
ID :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
EX1 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
EX2 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 732] SQUASHED:
[cycle 733] 
IF1 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
IF2 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
ID :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
EX1 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
EX2 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
MEM1 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 733] SQUASHED:
[cycle 734] 
IF1 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
EX1 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
EX2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
MEM1 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
MEM2 :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
WB :
	SQUASHED:
[cycle 734] SQUASHED:
[cycle 735] 
IF1 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
MEM1 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
MEM2 :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
WB :
	RTYPE:(PC: 20bcc8)(sReg_a: 9)(sReg_b: 255)(dReg: 6) 
[cycle 735] RTYPE: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(dReg: 255) 
[cycle 736] 
IF1 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
MEM2 :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
WB :
	RTYPE:(PC: 20bccc)(sReg_a: 255)(sReg_b: 255)(dReg: 9) 
[cycle 736] RTYPE: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(dReg: 255) 
[cycle 737] 
IF1 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
WB :
	ITYPE:(PC: 20bcd0)(sReg_a: 7)(dReg: 2)(addr: ff)
[cycle 737] ITYPE: (PC: 20bce4)(sReg_a: 10)(dReg: 255)(addr: 20bd3c)
[cycle 738] 
IF1 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20bcd8)(sReg_a: 10)(dReg: 10)(addr: 1)
[cycle 738] ITYPE: (PC: 20bce4)(sReg_a: 10)(dReg: 255)(addr: 20bd3c)
[cycle 739] 
IF1 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
IF2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
ID :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 739] NOP:
[cycle 740] 
IF1 :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
IF2 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
ID :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
EX1 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 740] NOP:
[cycle 741] 
IF1 :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
IF2 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
ID :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 741] NOP:
[cycle 742] 
IF1 :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
IF2 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
ID :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 742] NOP:
[cycle 743] 
IF1 :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
IF2 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
ID :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
WB :
	NOP:
[cycle 743] NOP:
[cycle 744] 
IF1 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
IF2 :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
ID :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
EX1 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20bcdc)(sReg_a: 10)(dReg: 7)(addr: 7fff80ec)
[cycle 744] LOAD: (PC: 20bcf0)(sReg_a: 13)(dReg: 255)(addr: 20bd04)
[cycle 745] 
IF1 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
IF2 :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
ID :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 745] NOP:
[cycle 746] 
IF1 :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
IF2 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
ID :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
EX1 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 746] NOP:
[cycle 747] 
IF1 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
IF2 :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
ID :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
EX1 :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
EX2 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
WB :
	NOP:
[cycle 747] NOP:
[cycle 748] 
IF1 :
	RTYPE:(PC: 20bd2c)(sReg_a: 0)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
ID :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
EX1 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
EX2 :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
MEM1 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20bce0)(sReg_a: 7)(sReg_b: 0)(addr: 20bc6c)
[cycle 748] BRANCH: (PC: 20bd2c)(sReg_a: 0)(sReg_b: 9)(addr: 0)
[cycle 749] 
IF1 :
	RTYPE:(PC: 20bd2c)(sReg_a: 0)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
ID :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
EX1 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
MEM2 :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
WB :
	NOP:
[cycle 749] NOP:
[cycle 750] 
IF1 :
	RTYPE:(PC: 20bd2c)(sReg_a: 0)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
ID :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
EX1 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
WB :
	BRANCH: (PC: 20bce4)(sReg_a: 10)(sReg_b: 25)(addr: 20bd3c)
[cycle 750] BRANCH: (PC: 20bd2c)(sReg_a: 0)(sReg_b: 9)(addr: 0)
[cycle 751] 
IF1 :
	RTYPE:(PC: 20bd2c)(sReg_a: 0)(sReg_b: 9)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
ID :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
EX1 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bce8)(sReg_a: 5)(sReg_b: 0)(addr: 20bcf0)
[cycle 751] BRANCH: (PC: 20bd2c)(sReg_a: 0)(sReg_b: 9)(addr: 0)
[cycle 752] 
IF1 :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
IF2 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
ID :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
EX1 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 752] SQUASHED:
[cycle 753] 
IF1 :
	JRTYPE: (PC: 20bd48) (sReg_a: 255)(addr: 205324)
IF2 :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
ID :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
EX1 :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
EX2 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 753] SQUASHED:
[cycle 754] 
IF1 :
	JRTYPE: (PC: 20bd48) (sReg_a: 255)(addr: 205324)
IF2 :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
ID :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
EX1 :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 754] SQUASHED:
[cycle 755] 
IF1 :
	JRTYPE: (PC: 20bd48) (sReg_a: 255)(addr: 205324)
IF2 :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
ID :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
EX1 :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
WB :
	SQUASHED:
[cycle 755] SQUASHED:
[cycle 756] 
IF1 :
	JRTYPE: (PC: 20bd48) (sReg_a: 255)(addr: 205324)
IF2 :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
ID :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
EX1 :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bcf0)(sReg_a: 13)(sReg_b: 0)(addr: 20bd04)
[cycle 756] BRANCH: (PC: 20bd48)(sReg_a: 31)(sReg_b: 255)(addr: 205324)
[cycle 757] 
IF1 :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
IF2 :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
ID :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
EX1 :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 757] SQUASHED:
[cycle 758] 
IF1 :
	ITYPE:(PC: 205328)(sReg_a: 16)(dReg: 2)(addr: 4)
IF2 :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
ID :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
EX1 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
EX2 :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 758] SQUASHED:
[cycle 759] 
IF1 :
	ITYPE:(PC: 205328)(sReg_a: 16)(dReg: 2)(addr: 4)
IF2 :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
ID :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
EX1 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 759] SQUASHED:
[cycle 760] 
IF1 :
	ITYPE:(PC: 205328)(sReg_a: 16)(dReg: 2)(addr: 4)
IF2 :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
ID :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
EX1 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
WB :
	SQUASHED:
[cycle 760] SQUASHED:
[cycle 761] 
IF1 :
	ITYPE:(PC: 205328)(sReg_a: 16)(dReg: 2)(addr: 4)
IF2 :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
ID :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
EX1 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20bd04)(sReg_a: 9)(sReg_b: 255)(addr: 20bd0c)
[cycle 761] BRANCH: (PC: 205328)(sReg_a: 16)(sReg_b: 255)(addr: 4)
[cycle 762] 
IF1 :
	BRANCH: (PC: 20532c)(sReg_a: 2)(sReg_b: 0)(addr: 205344)
IF2 :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
ID :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
EX1 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 762] SQUASHED:
[cycle 763] 
IF1 :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
IF2 :
	BRANCH: (PC: 20532c)(sReg_a: 2)(sReg_b: 0)(addr: 205344)
ID :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
EX1 :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
EX2 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 763] SQUASHED:
[cycle 764] 
IF1 :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
IF2 :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
ID :
	BRANCH: (PC: 20532c)(sReg_a: 2)(sReg_b: 0)(addr: 205344)
EX1 :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
EX2 :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
MEM1 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 764] SQUASHED:
[cycle 765] 
IF1 :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
IF2 :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
ID :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
EX1 :
	BRANCH: (PC: 20532c)(sReg_a: 2)(sReg_b: 0)(addr: 205344)
EX2 :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
MEM1 :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
MEM2 :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
WB :
	SQUASHED:
[cycle 765] SQUASHED:
[cycle 766] 
IF1 :
	ITYPE:(PC: 205350)(sReg_a: 255)(dReg: 1)(addr: 1005)
IF2 :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
ID :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
EX1 :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
EX2 :
	BRANCH: (PC: 20532c)(sReg_a: 2)(sReg_b: 0)(addr: 205344)
MEM1 :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
MEM2 :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
WB :
	BRANCH: (PC: 20bd0c)(sReg_a: 12)(sReg_b: 0)(addr: 20bd2c)
[cycle 766] BRANCH: (PC: 205350)(sReg_a: 255)(sReg_b: 255)(addr: 1005)
[cycle 767] 
IF1 :
	ITYPE:(PC: 205350)(sReg_a: 255)(dReg: 1)(addr: 1005)
IF2 :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
ID :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
EX1 :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20532c)(sReg_a: 2)(sReg_b: 0)(addr: 205344)
MEM2 :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
WB :
	BRANCH: (PC: 20bd30)(sReg_a: 13)(sReg_b: 0)(addr: 20bd48)
[cycle 767] BRANCH: (PC: 205350)(sReg_a: 255)(sReg_b: 255)(addr: 1005)
[cycle 768] 
IF1 :
	ITYPE:(PC: 205350)(sReg_a: 255)(dReg: 1)(addr: 1005)
IF2 :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
ID :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
EX1 :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20532c)(sReg_a: 2)(sReg_b: 0)(addr: 205344)
WB :
	RTYPE:(PC: 205324)(sReg_a: 0)(sReg_b: 2)(dReg: 18) 
[cycle 768] RTYPE: (PC: 205350)(sReg_a: 255)(sReg_b: 255)(dReg: 1) 
[cycle 769] 
IF1 :
	ITYPE:(PC: 205350)(sReg_a: 255)(dReg: 1)(addr: 1005)
IF2 :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
ID :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
EX1 :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20532c)(sReg_a: 2)(sReg_b: 0)(addr: 205344)
[cycle 769] BRANCH: (PC: 205350)(sReg_a: 255)(sReg_b: 255)(addr: 1005)
[cycle 770] 
IF1 :
	STORE: (PC: 205354)(sReg_a: 1)(sReg_b: 16)(addr: 10055690)
IF2 :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
ID :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
EX1 :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 770] SQUASHED:
[cycle 771] 
IF1 :
	ITYPE:(PC: 205358)(sReg_a: 255)(dReg: 1)(addr: 1005)
IF2 :
	STORE: (PC: 205354)(sReg_a: 1)(sReg_b: 16)(addr: 10055690)
ID :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
EX1 :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
EX2 :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 771] SQUASHED:
[cycle 772] 
IF1 :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
IF2 :
	ITYPE:(PC: 205358)(sReg_a: 255)(dReg: 1)(addr: 1005)
ID :
	STORE: (PC: 205354)(sReg_a: 1)(sReg_b: 16)(addr: 10055690)
EX1 :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
EX2 :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
MEM1 :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 772] SQUASHED:
[cycle 773] 
IF1 :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
IF2 :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
ID :
	ITYPE:(PC: 205358)(sReg_a: 255)(dReg: 1)(addr: 1005)
EX1 :
	STORE: (PC: 205354)(sReg_a: 1)(sReg_b: 16)(addr: 10055690)
EX2 :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
MEM1 :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
MEM2 :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
WB :
	SQUASHED:
[cycle 773] SQUASHED:
[cycle 774] 
IF1 :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
IF2 :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
ID :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
EX1 :
	ITYPE:(PC: 205358)(sReg_a: 255)(dReg: 1)(addr: 1005)
EX2 :
	STORE: (PC: 205354)(sReg_a: 1)(sReg_b: 16)(addr: 10055690)
MEM1 :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
MEM2 :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
WB :
	RTYPE:(PC: 205344)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
[cycle 774] RTYPE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(dReg: 255) 
[cycle 775] 
IF1 :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
IF2 :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
ID :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 205358)(sReg_a: 255)(dReg: 1)(addr: 1005)
MEM1 :
	STORE: (PC: 205354)(sReg_a: 1)(sReg_b: 16)(addr: 10055690)
MEM2 :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
WB :
	ITYPE:(PC: 205348)(sReg_a: 255)(dReg: 16)(addr: 14)
[cycle 775] ITYPE: (PC: 205364)(sReg_a: 1)(dReg: 255)(addr: 100556b0)
[cycle 776] 
IF1 :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
IF2 :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
ID :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 205358)(sReg_a: 255)(dReg: 1)(addr: 1005)
MEM2 :
	STORE: (PC: 205354)(sReg_a: 1)(sReg_b: 16)(addr: 10055690)
WB :
	ITYPE:(PC: 20534c)(sReg_a: 255)(dReg: 2)(addr: 14)
[cycle 776] ITYPE: (PC: 205364)(sReg_a: 1)(dReg: 255)(addr: 100556b0)
[cycle 777] 
IF1 :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
IF2 :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
ID :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 205358)(sReg_a: 255)(dReg: 1)(addr: 1005)
WB :
	STORE: (PC: 205354)(sReg_a: 1)(sReg_b: 16)(addr: 10055690)
[cycle 777] STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
[cycle 778] 
IF1 :
	JTYPE: (PC: 205368)(addr: 204718)
IF2 :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
ID :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
EX1 :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 205358)(sReg_a: 255)(dReg: 1)(addr: 1005)
[cycle 778] ITYPE: (PC: 205368)(sReg_a: 255)(dReg: 255)(addr: 204718)
[cycle 779] 
IF1 :
	LOAD:(PC: 204718)(sReg_a: 28)(dReg: 2)(addr: 13c0c000)
IF2 :
	JTYPE: (PC: 205368)(addr: 204718)
ID :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
EX1 :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
EX2 :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 779] NOP:
[cycle 780] 
IF1 :
	LOAD:(PC: 204718)(sReg_a: 28)(dReg: 2)(addr: 13c0c000)
IF2 :
	JTYPE: (PC: 205368)(addr: 204718)
ID :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
MEM1 :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 780] NOP:
[cycle 781] 
IF1 :
	ITYPE:(PC: 20471c)(sReg_a: 29)(dReg: 29)(addr: ffffffd0)
IF2 :
	LOAD:(PC: 204718)(sReg_a: 28)(dReg: 2)(addr: 13c0c000)
ID :
	JTYPE: (PC: 205368)(addr: 204718)
EX1 :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
MEM2 :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
WB :
	NOP:
[cycle 781] NOP:
[cycle 782] 
IF1 :
	STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
IF2 :
	ITYPE:(PC: 20471c)(sReg_a: 29)(dReg: 29)(addr: ffffffd0)
ID :
	LOAD:(PC: 204718)(sReg_a: 28)(dReg: 2)(addr: 13c0c000)
EX1 :
	JTYPE: (PC: 205368)(addr: 204718)
EX2 :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
WB :
	STORE: (PC: 20535c)(sReg_a: 1)(sReg_b: 2)(addr: 100556a0)
[cycle 782] STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
[cycle 783] 
IF1 :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
IF2 :
	STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
ID :
	ITYPE:(PC: 20471c)(sReg_a: 29)(dReg: 29)(addr: ffffffd0)
EX1 :
	LOAD:(PC: 204718)(sReg_a: 28)(dReg: 2)(addr: 13c0c000)
EX2 :
	JTYPE: (PC: 205368)(addr: 204718)
MEM1 :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 205360)(sReg_a: 255)(dReg: 1)(addr: 1005)
[cycle 783] ITYPE: (PC: 204724)(sReg_a: 29)(dReg: 255)(addr: 7fff7fb8)
[cycle 784] 
IF1 :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
IF2 :
	STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
ID :
	ITYPE:(PC: 20471c)(sReg_a: 29)(dReg: 29)(addr: ffffffd0)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 204718)(sReg_a: 28)(dReg: 2)(addr: 13c0c000)
MEM1 :
	JTYPE: (PC: 205368)(addr: 204718)
MEM2 :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
WB :
	NOP:
[cycle 784] NOP:
[cycle 785] 
IF1 :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
IF2 :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
ID :
	STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
EX1 :
	ITYPE:(PC: 20471c)(sReg_a: 29)(dReg: 29)(addr: ffffffd0)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 204718)(sReg_a: 28)(dReg: 2)(addr: 13c0c000)
MEM2 :
	JTYPE: (PC: 205368)(addr: 204718)
WB :
	STORE: (PC: 205364)(sReg_a: 1)(sReg_b: 16)(addr: 100556b0)
[cycle 785] STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
[cycle 786] 
IF1 :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
IF2 :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
ID :
	STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20471c)(sReg_a: 29)(dReg: 29)(addr: ffffffd0)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 204718)(sReg_a: 28)(dReg: 2)(addr: 13c0c000)
WB :
	JTYPE: (PC: 205368)(addr: 204718)
[cycle 786] JTYPE: (PC: 204728)(addr: 7fff7fb4)
[cycle 787] 
IF1 :
	STORE: (PC: 20472c)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fb0)
IF2 :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
ID :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
EX1 :
	STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20471c)(sReg_a: 29)(dReg: 29)(addr: ffffffd0)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 204718)(sReg_a: 28)(dReg: 2)(addr: 13c0c000)
[cycle 787] LOAD: (PC: 20472c)(sReg_a: 29)(dReg: 255)(addr: 7fff7fb0)
[cycle 788] 
IF1 :
	STORE: (PC: 20472c)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fb0)
IF2 :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
ID :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20471c)(sReg_a: 29)(dReg: 29)(addr: ffffffd0)
WB :
	NOP:
[cycle 788] NOP:
[cycle 789] 
IF1 :
	STORE: (PC: 204730)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
IF2 :
	STORE: (PC: 20472c)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fb0)
ID :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
EX1 :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20471c)(sReg_a: 29)(dReg: 29)(addr: ffffffd0)
[cycle 789] ITYPE: (PC: 204730)(sReg_a: 29)(dReg: 255)(addr: 7fff7fac)
[cycle 790] 
IF1 :
	STORE: (PC: 204730)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
IF2 :
	STORE: (PC: 20472c)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fb0)
ID :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
WB :
	NOP:
[cycle 790] NOP:
[cycle 791] 
IF1 :
	STORE: (PC: 204734)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
IF2 :
	STORE: (PC: 204730)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
ID :
	STORE: (PC: 20472c)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fb0)
EX1 :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
MEM2 :
	NOP:
WB :
	STORE: (PC: 204720)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7fbc)
[cycle 791] STORE: (PC: 204734)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
[cycle 792] 
IF1 :
	ITYPE:(PC: 204738)(sReg_a: 2)(dReg: 2)(addr: 4)
IF2 :
	STORE: (PC: 204734)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
ID :
	STORE: (PC: 204730)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
EX1 :
	STORE: (PC: 20472c)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fb0)
EX2 :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
WB :
	NOP:
[cycle 792] NOP:
[cycle 793] 
IF1 :
	BRANCH: (PC: 20473c)(sReg_a: 2)(sReg_b: 0)(addr: 20474c)
IF2 :
	ITYPE:(PC: 204738)(sReg_a: 2)(dReg: 2)(addr: 4)
ID :
	STORE: (PC: 204734)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
EX1 :
	STORE: (PC: 204730)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
EX2 :
	STORE: (PC: 20472c)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fb0)
MEM1 :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
MEM2 :
	NOP:
WB :
	STORE: (PC: 204724)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7fb8)
[cycle 793] STORE: (PC: 20473c)(sReg_a: 2)(sReg_b: 0)(addr: 20474c)
[cycle 794] 
IF1 :
	ITYPE:(PC: 204740)(sReg_a: 255)(dReg: 4)(addr: 1000)
IF2 :
	BRANCH: (PC: 20473c)(sReg_a: 2)(sReg_b: 0)(addr: 20474c)
ID :
	ITYPE:(PC: 204738)(sReg_a: 2)(dReg: 2)(addr: 4)
EX1 :
	STORE: (PC: 204734)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
EX2 :
	STORE: (PC: 204730)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
MEM1 :
	STORE: (PC: 20472c)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fb0)
MEM2 :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
WB :
	NOP:
[cycle 794] NOP:
[cycle 795] 
IF1 :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
IF2 :
	ITYPE:(PC: 204740)(sReg_a: 255)(dReg: 4)(addr: 1000)
ID :
	BRANCH: (PC: 20473c)(sReg_a: 2)(sReg_b: 0)(addr: 20474c)
EX1 :
	ITYPE:(PC: 204738)(sReg_a: 2)(dReg: 2)(addr: 4)
EX2 :
	STORE: (PC: 204734)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
MEM1 :
	STORE: (PC: 204730)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
MEM2 :
	STORE: (PC: 20472c)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fb0)
WB :
	STORE: (PC: 204728)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7fb4)
[cycle 795] STORE: (PC: 204744)(sReg_a: 4)(sReg_b: 255)(addr: c40)
[cycle 796] 
IF1 :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
IF2 :
	ITYPE:(PC: 204740)(sReg_a: 255)(dReg: 4)(addr: 1000)
ID :
	BRANCH: (PC: 20473c)(sReg_a: 2)(sReg_b: 0)(addr: 20474c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 204738)(sReg_a: 2)(dReg: 2)(addr: 4)
MEM1 :
	STORE: (PC: 204734)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
MEM2 :
	STORE: (PC: 204730)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
WB :
	STORE: (PC: 20472c)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7fb0)
[cycle 796] STORE: (PC: 204744)(sReg_a: 4)(sReg_b: 255)(addr: c40)
[cycle 797] 
IF1 :
	JTYPE: (PC: 204748)(addr: 20a910)
IF2 :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
ID :
	ITYPE:(PC: 204740)(sReg_a: 255)(dReg: 4)(addr: 1000)
EX1 :
	BRANCH: (PC: 20473c)(sReg_a: 2)(sReg_b: 0)(addr: 20474c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 204738)(sReg_a: 2)(dReg: 2)(addr: 4)
MEM2 :
	STORE: (PC: 204734)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
WB :
	STORE: (PC: 204730)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7fac)
[cycle 797] STORE: (PC: 204748)(sReg_a: 255)(sReg_b: 255)(addr: 20a910)
[cycle 798] 
IF1 :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
IF2 :
	JTYPE: (PC: 204748)(addr: 20a910)
ID :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
EX1 :
	ITYPE:(PC: 204740)(sReg_a: 255)(dReg: 4)(addr: 1000)
EX2 :
	BRANCH: (PC: 20473c)(sReg_a: 2)(sReg_b: 0)(addr: 20474c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 204738)(sReg_a: 2)(dReg: 2)(addr: 4)
WB :
	STORE: (PC: 204734)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7fa8)
[cycle 798] STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
[cycle 799] 
IF1 :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
IF2 :
	JTYPE: (PC: 204748)(addr: 20a910)
ID :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 204740)(sReg_a: 255)(dReg: 4)(addr: 1000)
MEM1 :
	BRANCH: (PC: 20473c)(sReg_a: 2)(sReg_b: 0)(addr: 20474c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 204738)(sReg_a: 2)(dReg: 2)(addr: 4)
[cycle 799] ITYPE: (PC: 20a910)(sReg_a: 29)(dReg: 255)(addr: 7fff7f94)
[cycle 800] 
IF1 :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
IF2 :
	JTYPE: (PC: 204748)(addr: 20a910)
ID :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 204740)(sReg_a: 255)(dReg: 4)(addr: 1000)
MEM2 :
	BRANCH: (PC: 20473c)(sReg_a: 2)(sReg_b: 0)(addr: 20474c)
WB :
	NOP:
[cycle 800] NOP:
[cycle 801] 
IF1 :
	RTYPE:(PC: 20a914)(sReg_a: 0)(sReg_b: 4)(dReg: 5) 
IF2 :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
ID :
	JTYPE: (PC: 204748)(addr: 20a910)
EX1 :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 204740)(sReg_a: 255)(dReg: 4)(addr: 1000)
WB :
	BRANCH: (PC: 20473c)(sReg_a: 2)(sReg_b: 0)(addr: 20474c)
[cycle 801] BRANCH: (PC: 20a914)(sReg_a: 0)(sReg_b: 4)(addr: 0)
[cycle 802] 
IF1 :
	STORE: (PC: 20a918)(sReg_a: 29)(sReg_b: 4)(addr: 7fff7f90)
IF2 :
	RTYPE:(PC: 20a914)(sReg_a: 0)(sReg_b: 4)(dReg: 5) 
ID :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
EX1 :
	JTYPE: (PC: 204748)(addr: 20a910)
EX2 :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 204740)(sReg_a: 255)(dReg: 4)(addr: 1000)
[cycle 802] ITYPE: (PC: 20a918)(sReg_a: 29)(dReg: 255)(addr: 7fff7f90)
[cycle 803] 
IF1 :
	STORE: (PC: 20a918)(sReg_a: 29)(sReg_b: 4)(addr: 7fff7f90)
IF2 :
	RTYPE:(PC: 20a914)(sReg_a: 0)(sReg_b: 4)(dReg: 5) 
ID :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 204748)(addr: 20a910)
MEM1 :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 803] NOP:
[cycle 804] 
IF1 :
	LOAD:(PC: 20a91c)(sReg_a: 28)(dReg: 4)(addr: 2000cc40)
IF2 :
	STORE: (PC: 20a918)(sReg_a: 29)(sReg_b: 4)(addr: 7fff7f90)
ID :
	RTYPE:(PC: 20a914)(sReg_a: 0)(sReg_b: 4)(dReg: 5) 
EX1 :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 204748)(addr: 20a910)
MEM2 :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
WB :
	NOP:
[cycle 804] NOP:
[cycle 805] 
IF1 :
	STORE: (PC: 20a920)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f98)
IF2 :
	LOAD:(PC: 20a91c)(sReg_a: 28)(dReg: 4)(addr: 2000cc40)
ID :
	STORE: (PC: 20a918)(sReg_a: 29)(sReg_b: 4)(addr: 7fff7f90)
EX1 :
	RTYPE:(PC: 20a914)(sReg_a: 0)(sReg_b: 4)(dReg: 5) 
EX2 :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 204748)(addr: 20a910)
WB :
	ITYPE:(PC: 204744)(sReg_a: 4)(dReg: 4)(addr: c40)
[cycle 805] ITYPE: (PC: 20a920)(sReg_a: 29)(dReg: 255)(addr: 7fff7f98)
[cycle 806] 
IF1 :
	STORE: (PC: 20a920)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f98)
IF2 :
	LOAD:(PC: 20a91c)(sReg_a: 28)(dReg: 4)(addr: 2000cc40)
ID :
	STORE: (PC: 20a918)(sReg_a: 29)(sReg_b: 4)(addr: 7fff7f90)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20a914)(sReg_a: 0)(sReg_b: 4)(dReg: 5) 
MEM1 :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 204748)(addr: 20a910)
[cycle 806] JTYPE: (PC: 20a920)(addr: 7fff7f98)
[cycle 807] 
IF1 :
	STORE: (PC: 20a924)(sReg_a: 29)(sReg_b: 7)(addr: 7fff7f9c)
IF2 :
	STORE: (PC: 20a920)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f98)
ID :
	LOAD:(PC: 20a91c)(sReg_a: 28)(dReg: 4)(addr: 2000cc40)
EX1 :
	STORE: (PC: 20a918)(sReg_a: 29)(sReg_b: 4)(addr: 7fff7f90)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20a914)(sReg_a: 0)(sReg_b: 4)(dReg: 5) 
MEM2 :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
WB :
	NOP:
[cycle 807] NOP:
[cycle 808] 
IF1 :
	ITYPE:(PC: 20a928)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	STORE: (PC: 20a924)(sReg_a: 29)(sReg_b: 7)(addr: 7fff7f9c)
ID :
	STORE: (PC: 20a920)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f98)
EX1 :
	LOAD:(PC: 20a91c)(sReg_a: 28)(dReg: 4)(addr: 2000cc40)
EX2 :
	STORE: (PC: 20a918)(sReg_a: 29)(sReg_b: 4)(addr: 7fff7f90)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20a914)(sReg_a: 0)(sReg_b: 4)(dReg: 5) 
WB :
	STORE: (PC: 20a910)(sReg_a: 29)(sReg_b: 5)(addr: 7fff7f94)
[cycle 808] STORE: (PC: 20a928)(sReg_a: 29)(sReg_b: 255)(addr: ffffffe8)
[cycle 809] 
IF1 :
	ITYPE:(PC: 20a92c)(sReg_a: 29)(dReg: 6)(addr: 1c)
IF2 :
	ITYPE:(PC: 20a928)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	STORE: (PC: 20a924)(sReg_a: 29)(sReg_b: 7)(addr: 7fff7f9c)
EX1 :
	STORE: (PC: 20a920)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f98)
EX2 :
	LOAD:(PC: 20a91c)(sReg_a: 28)(dReg: 4)(addr: 2000cc40)
MEM1 :
	STORE: (PC: 20a918)(sReg_a: 29)(sReg_b: 4)(addr: 7fff7f90)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20a914)(sReg_a: 0)(sReg_b: 4)(dReg: 5) 
[cycle 809] RTYPE: (PC: 20a92c)(sReg_a: 29)(sReg_b: 255)(dReg: 6) 
[cycle 810] 
IF1 :
	ITYPE:(PC: 20a92c)(sReg_a: 29)(dReg: 6)(addr: 1c)
IF2 :
	ITYPE:(PC: 20a928)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	STORE: (PC: 20a924)(sReg_a: 29)(sReg_b: 7)(addr: 7fff7f9c)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20a920)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f98)
MEM1 :
	LOAD:(PC: 20a91c)(sReg_a: 28)(dReg: 4)(addr: 2000cc40)
MEM2 :
	STORE: (PC: 20a918)(sReg_a: 29)(sReg_b: 4)(addr: 7fff7f90)
WB :
	NOP:
[cycle 810] NOP:
[cycle 811] 
IF1 :
	STORE: (PC: 20a930)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f88)
IF2 :
	ITYPE:(PC: 20a92c)(sReg_a: 29)(dReg: 6)(addr: 1c)
ID :
	ITYPE:(PC: 20a928)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	STORE: (PC: 20a924)(sReg_a: 29)(sReg_b: 7)(addr: 7fff7f9c)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20a920)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f98)
MEM2 :
	LOAD:(PC: 20a91c)(sReg_a: 28)(dReg: 4)(addr: 2000cc40)
WB :
	STORE: (PC: 20a918)(sReg_a: 29)(sReg_b: 4)(addr: 7fff7f90)
[cycle 811] STORE: (PC: 20a930)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f88)
[cycle 812] 
IF1 :
	JTYPE: (PC: 20a934)(addr: 20cf48)
IF2 :
	STORE: (PC: 20a930)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f88)
ID :
	ITYPE:(PC: 20a92c)(sReg_a: 29)(dReg: 6)(addr: 1c)
EX1 :
	ITYPE:(PC: 20a928)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX2 :
	STORE: (PC: 20a924)(sReg_a: 29)(sReg_b: 7)(addr: 7fff7f9c)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20a920)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f98)
WB :
	LOAD:(PC: 20a91c)(sReg_a: 28)(dReg: 4)(addr: 2000cc40)
[cycle 812] LOAD: (PC: 20a934)(sReg_a: 255)(dReg: 255)(addr: 20cf48)
[cycle 813] 
IF1 :
	JTYPE: (PC: 20a934)(addr: 20cf48)
IF2 :
	STORE: (PC: 20a930)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f88)
ID :
	ITYPE:(PC: 20a92c)(sReg_a: 29)(dReg: 6)(addr: 1c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a928)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM1 :
	STORE: (PC: 20a924)(sReg_a: 29)(sReg_b: 7)(addr: 7fff7f9c)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20a920)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f98)
[cycle 813] STORE: (PC: 20a934)(sReg_a: 255)(sReg_b: 255)(addr: 20cf48)
[cycle 814] 
IF1 :
	ITYPE:(PC: 20cf48)(sReg_a: 29)(dReg: 29)(addr: fffff648)
IF2 :
	JTYPE: (PC: 20a934)(addr: 20cf48)
ID :
	STORE: (PC: 20a930)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f88)
EX1 :
	ITYPE:(PC: 20a92c)(sReg_a: 29)(dReg: 6)(addr: 1c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a928)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM2 :
	STORE: (PC: 20a924)(sReg_a: 29)(sReg_b: 7)(addr: 7fff7f9c)
WB :
	NOP:
[cycle 814] NOP:
[cycle 815] 
IF1 :
	STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
IF2 :
	ITYPE:(PC: 20cf48)(sReg_a: 29)(dReg: 29)(addr: fffff648)
ID :
	JTYPE: (PC: 20a934)(addr: 20cf48)
EX1 :
	STORE: (PC: 20a930)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f88)
EX2 :
	ITYPE:(PC: 20a92c)(sReg_a: 29)(dReg: 6)(addr: 1c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a928)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
WB :
	STORE: (PC: 20a924)(sReg_a: 29)(sReg_b: 7)(addr: 7fff7f9c)
[cycle 815] STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
[cycle 816] 
IF1 :
	RTYPE:(PC: 20cf50)(sReg_a: 0)(sReg_b: 4)(dReg: 20) 
IF2 :
	STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
ID :
	ITYPE:(PC: 20cf48)(sReg_a: 29)(dReg: 29)(addr: fffff648)
EX1 :
	JTYPE: (PC: 20a934)(addr: 20cf48)
EX2 :
	STORE: (PC: 20a930)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f88)
MEM1 :
	ITYPE:(PC: 20a92c)(sReg_a: 29)(dReg: 6)(addr: 1c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a928)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 816] ITYPE: (PC: 20cf50)(sReg_a: 0)(dReg: 20)(addr: 0)
[cycle 817] 
IF1 :
	RTYPE:(PC: 20cf50)(sReg_a: 0)(sReg_b: 4)(dReg: 20) 
IF2 :
	STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
ID :
	ITYPE:(PC: 20cf48)(sReg_a: 29)(dReg: 29)(addr: fffff648)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 20a934)(addr: 20cf48)
MEM1 :
	STORE: (PC: 20a930)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f88)
MEM2 :
	ITYPE:(PC: 20a92c)(sReg_a: 29)(dReg: 6)(addr: 1c)
WB :
	NOP:
[cycle 817] NOP:
[cycle 818] 
IF1 :
	STORE: (PC: 20cf54)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f50)
IF2 :
	RTYPE:(PC: 20cf50)(sReg_a: 0)(sReg_b: 4)(dReg: 20) 
ID :
	STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
EX1 :
	ITYPE:(PC: 20cf48)(sReg_a: 29)(dReg: 29)(addr: fffff648)
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 20a934)(addr: 20cf48)
MEM2 :
	STORE: (PC: 20a930)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f88)
WB :
	ITYPE:(PC: 20a92c)(sReg_a: 29)(dReg: 6)(addr: 1c)
[cycle 818] ITYPE: (PC: 20cf54)(sReg_a: 29)(dReg: 255)(addr: 7fff7f50)
[cycle 819] 
IF1 :
	STORE: (PC: 20cf54)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f50)
IF2 :
	RTYPE:(PC: 20cf50)(sReg_a: 0)(sReg_b: 4)(dReg: 20) 
ID :
	STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cf48)(sReg_a: 29)(dReg: 29)(addr: fffff648)
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 20a934)(addr: 20cf48)
WB :
	STORE: (PC: 20a930)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f88)
[cycle 819] STORE: (PC: 20cf54)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f50)
[cycle 820] 
IF1 :
	RTYPE:(PC: 20cf58)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
IF2 :
	STORE: (PC: 20cf54)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f50)
ID :
	RTYPE:(PC: 20cf50)(sReg_a: 0)(sReg_b: 4)(dReg: 20) 
EX1 :
	STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cf48)(sReg_a: 29)(dReg: 29)(addr: fffff648)
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 20a934)(addr: 20cf48)
[cycle 820] JTYPE: (PC: 20cf58)(addr: 0)
[cycle 821] 
IF1 :
	STORE: (PC: 20cf5c)(sReg_a: 29)(sReg_b: 21)(addr: 7fff7f64)
IF2 :
	RTYPE:(PC: 20cf58)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
ID :
	STORE: (PC: 20cf54)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f50)
EX1 :
	RTYPE:(PC: 20cf50)(sReg_a: 0)(sReg_b: 4)(dReg: 20) 
EX2 :
	STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cf48)(sReg_a: 29)(dReg: 29)(addr: fffff648)
WB :
	NOP:
[cycle 821] NOP:
[cycle 822] 
IF1 :
	RTYPE:(PC: 20cf60)(sReg_a: 0)(sReg_b: 0)(dReg: 21) 
IF2 :
	STORE: (PC: 20cf5c)(sReg_a: 29)(sReg_b: 21)(addr: 7fff7f64)
ID :
	RTYPE:(PC: 20cf58)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
EX1 :
	STORE: (PC: 20cf54)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f50)
EX2 :
	RTYPE:(PC: 20cf50)(sReg_a: 0)(sReg_b: 4)(dReg: 20) 
MEM1 :
	STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cf48)(sReg_a: 29)(dReg: 29)(addr: fffff648)
[cycle 822] ITYPE: (PC: 20cf60)(sReg_a: 0)(dReg: 21)(addr: 0)
[cycle 823] 
IF1 :
	RTYPE:(PC: 20cf60)(sReg_a: 0)(sReg_b: 0)(dReg: 21) 
IF2 :
	STORE: (PC: 20cf5c)(sReg_a: 29)(sReg_b: 21)(addr: 7fff7f64)
ID :
	RTYPE:(PC: 20cf58)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20cf54)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f50)
MEM1 :
	RTYPE:(PC: 20cf50)(sReg_a: 0)(sReg_b: 4)(dReg: 20) 
MEM2 :
	STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
WB :
	NOP:
[cycle 823] NOP:
[cycle 824] 
IF1 :
	STORE: (PC: 20cf64)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f74)
IF2 :
	RTYPE:(PC: 20cf60)(sReg_a: 0)(sReg_b: 0)(dReg: 21) 
ID :
	STORE: (PC: 20cf5c)(sReg_a: 29)(sReg_b: 21)(addr: 7fff7f64)
EX1 :
	RTYPE:(PC: 20cf58)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20cf54)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f50)
MEM2 :
	RTYPE:(PC: 20cf50)(sReg_a: 0)(sReg_b: 4)(dReg: 20) 
WB :
	STORE: (PC: 20cf4c)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7f60)
[cycle 824] STORE: (PC: 20cf64)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f74)
[cycle 825] 
IF1 :
	STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
IF2 :
	STORE: (PC: 20cf64)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f74)
ID :
	RTYPE:(PC: 20cf60)(sReg_a: 0)(sReg_b: 0)(dReg: 21) 
EX1 :
	STORE: (PC: 20cf5c)(sReg_a: 29)(sReg_b: 21)(addr: 7fff7f64)
EX2 :
	RTYPE:(PC: 20cf58)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20cf54)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f50)
WB :
	RTYPE:(PC: 20cf50)(sReg_a: 0)(sReg_b: 4)(dReg: 20) 
[cycle 825] RTYPE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(dReg: 255) 
[cycle 826] 
IF1 :
	STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
IF2 :
	STORE: (PC: 20cf64)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f74)
ID :
	RTYPE:(PC: 20cf60)(sReg_a: 0)(sReg_b: 0)(dReg: 21) 
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20cf5c)(sReg_a: 29)(sReg_b: 21)(addr: 7fff7f64)
MEM1 :
	RTYPE:(PC: 20cf58)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
MEM2 :
	NOP:
WB :
	STORE: (PC: 20cf54)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7f50)
[cycle 826] STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
[cycle 827] 
IF1 :
	STORE: (PC: 20cf6c)(sReg_a: 29)(sReg_b: 23)(addr: 7fff7f6c)
IF2 :
	STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
ID :
	STORE: (PC: 20cf64)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f74)
EX1 :
	RTYPE:(PC: 20cf60)(sReg_a: 0)(sReg_b: 0)(dReg: 21) 
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20cf5c)(sReg_a: 29)(sReg_b: 21)(addr: 7fff7f64)
MEM2 :
	RTYPE:(PC: 20cf58)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
WB :
	NOP:
[cycle 827] NOP:
[cycle 828] 
IF1 :
	STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
IF2 :
	STORE: (PC: 20cf6c)(sReg_a: 29)(sReg_b: 23)(addr: 7fff7f6c)
ID :
	STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
EX1 :
	STORE: (PC: 20cf64)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f74)
EX2 :
	RTYPE:(PC: 20cf60)(sReg_a: 0)(sReg_b: 0)(dReg: 21) 
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20cf5c)(sReg_a: 29)(sReg_b: 21)(addr: 7fff7f64)
WB :
	RTYPE:(PC: 20cf58)(sReg_a: 0)(sReg_b: 5)(dReg: 16) 
[cycle 828] RTYPE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(dReg: 255) 
[cycle 829] 
IF1 :
	STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
IF2 :
	STORE: (PC: 20cf6c)(sReg_a: 29)(sReg_b: 23)(addr: 7fff7f6c)
ID :
	STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20cf64)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f74)
MEM1 :
	RTYPE:(PC: 20cf60)(sReg_a: 0)(sReg_b: 0)(dReg: 21) 
MEM2 :
	NOP:
WB :
	STORE: (PC: 20cf5c)(sReg_a: 29)(sReg_b: 21)(addr: 7fff7f64)
[cycle 829] STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
[cycle 830] 
IF1 :
	STORE: (PC: 20cf74)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7f5c)
IF2 :
	STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
ID :
	STORE: (PC: 20cf6c)(sReg_a: 29)(sReg_b: 23)(addr: 7fff7f6c)
EX1 :
	STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20cf64)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f74)
MEM2 :
	RTYPE:(PC: 20cf60)(sReg_a: 0)(sReg_b: 0)(dReg: 21) 
WB :
	NOP:
[cycle 830] NOP:
[cycle 831] 
IF1 :
	STORE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7f58)
IF2 :
	STORE: (PC: 20cf74)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7f5c)
ID :
	STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
EX1 :
	STORE: (PC: 20cf6c)(sReg_a: 29)(sReg_b: 23)(addr: 7fff7f6c)
EX2 :
	STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20cf64)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f74)
WB :
	RTYPE:(PC: 20cf60)(sReg_a: 0)(sReg_b: 0)(dReg: 21) 
[cycle 831] RTYPE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(dReg: 255) 
[cycle 832] 
IF1 :
	STORE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7f58)
IF2 :
	STORE: (PC: 20cf74)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7f5c)
ID :
	STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20cf6c)(sReg_a: 29)(sReg_b: 23)(addr: 7fff7f6c)
MEM1 :
	STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20cf64)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7f74)
[cycle 832] STORE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7f58)
[cycle 833] 
IF1 :
	STORE: (PC: 20cf7c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7f54)
IF2 :
	STORE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7f58)
ID :
	STORE: (PC: 20cf74)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7f5c)
EX1 :
	STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20cf6c)(sReg_a: 29)(sReg_b: 23)(addr: 7fff7f6c)
MEM2 :
	STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
WB :
	NOP:
[cycle 833] NOP:
[cycle 834] 
IF1 :
	STORE: (PC: 20cf80)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f80)
IF2 :
	STORE: (PC: 20cf7c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7f54)
ID :
	STORE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7f58)
EX1 :
	STORE: (PC: 20cf74)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7f5c)
EX2 :
	STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20cf6c)(sReg_a: 29)(sReg_b: 23)(addr: 7fff7f6c)
WB :
	STORE: (PC: 20cf68)(sReg_a: 29)(sReg_b: 30)(addr: 7fff7f70)
[cycle 834] STORE: (PC: 20cf80)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f80)
[cycle 835] 
IF1 :
	BRANCH: (PC: 20cf84)(sReg_a: 20)(sReg_b: 0)(addr: 20cfc0)
IF2 :
	STORE: (PC: 20cf80)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f80)
ID :
	STORE: (PC: 20cf7c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7f54)
EX1 :
	STORE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7f58)
EX2 :
	STORE: (PC: 20cf74)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7f5c)
MEM1 :
	STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20cf6c)(sReg_a: 29)(sReg_b: 23)(addr: 7fff7f6c)
[cycle 835] STORE: (PC: 20cf84)(sReg_a: 20)(sReg_b: 0)(addr: 20cfc0)
[cycle 836] 
IF1 :
	LOAD:(PC: 20cf88)(sReg_a: 20)(dReg: 3)(addr: 10003430)
IF2 :
	BRANCH: (PC: 20cf84)(sReg_a: 20)(sReg_b: 0)(addr: 20cfc0)
ID :
	STORE: (PC: 20cf80)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f80)
EX1 :
	STORE: (PC: 20cf7c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7f54)
EX2 :
	STORE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7f58)
MEM1 :
	STORE: (PC: 20cf74)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7f5c)
MEM2 :
	STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
WB :
	NOP:
[cycle 836] NOP:
[cycle 837] 
IF1 :
	ITYPE:(PC: 20cf8c)(sReg_a: 255)(dReg: 2)(addr: feed)
IF2 :
	LOAD:(PC: 20cf88)(sReg_a: 20)(dReg: 3)(addr: 10003430)
ID :
	BRANCH: (PC: 20cf84)(sReg_a: 20)(sReg_b: 0)(addr: 20cfc0)
EX1 :
	STORE: (PC: 20cf80)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f80)
EX2 :
	STORE: (PC: 20cf7c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7f54)
MEM1 :
	STORE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7f58)
MEM2 :
	STORE: (PC: 20cf74)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7f5c)
WB :
	STORE: (PC: 20cf70)(sReg_a: 29)(sReg_b: 22)(addr: 7fff7f68)
[cycle 837] STORE: (PC: 20cf8c)(sReg_a: 255)(sReg_b: 255)(addr: feed)
[cycle 838] 
IF1 :
	ITYPE:(PC: 20cf90)(sReg_a: 2)(dReg: 2)(addr: babe)
IF2 :
	ITYPE:(PC: 20cf8c)(sReg_a: 255)(dReg: 2)(addr: feed)
ID :
	LOAD:(PC: 20cf88)(sReg_a: 20)(dReg: 3)(addr: 10003430)
EX1 :
	BRANCH: (PC: 20cf84)(sReg_a: 20)(sReg_b: 0)(addr: 20cfc0)
EX2 :
	STORE: (PC: 20cf80)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f80)
MEM1 :
	STORE: (PC: 20cf7c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7f54)
MEM2 :
	STORE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7f58)
WB :
	STORE: (PC: 20cf74)(sReg_a: 29)(sReg_b: 19)(addr: 7fff7f5c)
[cycle 838] STORE: (PC: 20cf90)(sReg_a: 2)(sReg_b: 255)(addr: babe)
[cycle 839] 
IF1 :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
IF2 :
	ITYPE:(PC: 20cf90)(sReg_a: 2)(dReg: 2)(addr: babe)
ID :
	ITYPE:(PC: 20cf8c)(sReg_a: 255)(dReg: 2)(addr: feed)
EX1 :
	LOAD:(PC: 20cf88)(sReg_a: 20)(dReg: 3)(addr: 10003430)
EX2 :
	BRANCH: (PC: 20cf84)(sReg_a: 20)(sReg_b: 0)(addr: 20cfc0)
MEM1 :
	STORE: (PC: 20cf80)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f80)
MEM2 :
	STORE: (PC: 20cf7c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7f54)
WB :
	STORE: (PC: 20cf78)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7f58)
[cycle 839] STORE: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
[cycle 840] 
IF1 :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
ID :
	ITYPE:(PC: 20cf90)(sReg_a: 2)(dReg: 2)(addr: babe)
EX1 :
	ITYPE:(PC: 20cf8c)(sReg_a: 255)(dReg: 2)(addr: feed)
EX2 :
	LOAD:(PC: 20cf88)(sReg_a: 20)(dReg: 3)(addr: 10003430)
MEM1 :
	BRANCH: (PC: 20cf84)(sReg_a: 20)(sReg_b: 0)(addr: 20cfc0)
MEM2 :
	STORE: (PC: 20cf80)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f80)
WB :
	STORE: (PC: 20cf7c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7f54)
[cycle 840] STORE: (PC: 20cfa0)(sReg_a: 20)(sReg_b: 255)(addr: edaf31b)
[cycle 841] 
IF1 :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
ID :
	ITYPE:(PC: 20cf90)(sReg_a: 2)(dReg: 2)(addr: babe)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cf8c)(sReg_a: 255)(dReg: 2)(addr: feed)
MEM1 :
	LOAD:(PC: 20cf88)(sReg_a: 20)(dReg: 3)(addr: 10003430)
MEM2 :
	BRANCH: (PC: 20cf84)(sReg_a: 20)(sReg_b: 0)(addr: 20cfc0)
WB :
	STORE: (PC: 20cf80)(sReg_a: 29)(sReg_b: 6)(addr: 7fff7f80)
[cycle 841] STORE: (PC: 20cfa0)(sReg_a: 20)(sReg_b: 255)(addr: edaf31b)
[cycle 842] 
IF1 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
IF2 :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
EX1 :
	ITYPE:(PC: 20cf90)(sReg_a: 2)(dReg: 2)(addr: babe)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cf8c)(sReg_a: 255)(dReg: 2)(addr: feed)
MEM2 :
	LOAD:(PC: 20cf88)(sReg_a: 20)(dReg: 3)(addr: 10003430)
WB :
	BRANCH: (PC: 20cf84)(sReg_a: 20)(sReg_b: 0)(addr: 20cfc0)
[cycle 842] BRANCH: (PC: 20cfa4)(sReg_a: 255)(sReg_b: 255)(addr: feda)
[cycle 843] 
IF1 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
IF2 :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cf90)(sReg_a: 2)(dReg: 2)(addr: babe)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cf8c)(sReg_a: 255)(dReg: 2)(addr: feed)
WB :
	LOAD:(PC: 20cf88)(sReg_a: 20)(dReg: 3)(addr: 10003430)
[cycle 843] LOAD: (PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
[cycle 844] 
IF1 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
IF2 :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cf90)(sReg_a: 2)(dReg: 2)(addr: babe)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cf8c)(sReg_a: 255)(dReg: 2)(addr: feed)
[cycle 844] ITYPE: (PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
[cycle 845] 
IF1 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
IF2 :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cf90)(sReg_a: 2)(dReg: 2)(addr: babe)
WB :
	NOP:
[cycle 845] NOP:
[cycle 846] 
IF1 :
	ITYPE:(PC: 20cfa8)(sReg_a: 2)(dReg: 2)(addr: beeb)
IF2 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
EX1 :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cf90)(sReg_a: 2)(dReg: 2)(addr: babe)
[cycle 846] ITYPE: (PC: 20cfa8)(sReg_a: 2)(dReg: 2)(addr: beeb)
[cycle 847] 
IF1 :
	ITYPE:(PC: 20cfa8)(sReg_a: 2)(dReg: 2)(addr: beeb)
IF2 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 847] NOP:
[cycle 848] 
IF1 :
	ITYPE:(PC: 20cfa8)(sReg_a: 2)(dReg: 2)(addr: beeb)
IF2 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 848] NOP:
[cycle 849] 
IF1 :
	ITYPE:(PC: 20cfa8)(sReg_a: 2)(dReg: 2)(addr: beeb)
IF2 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
WB :
	NOP:
[cycle 849] NOP:
[cycle 850] 
IF1 :
	ITYPE:(PC: 20cfa8)(sReg_a: 2)(dReg: 2)(addr: beeb)
IF2 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20cf94)(sReg_a: 3)(sReg_b: 2)(addr: 20cfa0)
[cycle 850] BRANCH: (PC: 20cfa8)(sReg_a: 2)(sReg_b: 255)(addr: beeb)
[cycle 851] 
IF1 :
	BRANCH: (PC: 20cfac)(sReg_a: 3)(sReg_b: 2)(addr: 20cfc0)
IF2 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 851] SQUASHED:
[cycle 852] 
IF1 :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20cfac)(sReg_a: 3)(sReg_b: 2)(addr: 20cfc0)
ID :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
EX1 :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 852] SQUASHED:
[cycle 853] 
IF1 :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
IF2 :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
ID :
	BRANCH: (PC: 20cfac)(sReg_a: 3)(sReg_b: 2)(addr: 20cfc0)
EX1 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
EX2 :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 853] SQUASHED:
[cycle 854] 
IF1 :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
IF2 :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
ID :
	BRANCH: (PC: 20cfac)(sReg_a: 3)(sReg_b: 2)(addr: 20cfc0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
MEM1 :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 854] SQUASHED:
[cycle 855] 
IF1 :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
IF2 :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
ID :
	BRANCH: (PC: 20cfac)(sReg_a: 3)(sReg_b: 2)(addr: 20cfc0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
MEM2 :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
WB :
	NOP:
[cycle 855] NOP:
[cycle 856] 
IF1 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
IF2 :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
ID :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
EX1 :
	BRANCH: (PC: 20cfac)(sReg_a: 3)(sReg_b: 2)(addr: 20cfc0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
WB :
	LOAD:(PC: 20cfa0)(sReg_a: 20)(dReg: 3)(addr: edaf31b)
[cycle 856] LOAD: (PC: 20cfb8)(sReg_a: 2)(dReg: 255)(addr: 20cfc0)
[cycle 857] 
IF1 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
IF2 :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
ID :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20cfac)(sReg_a: 3)(sReg_b: 2)(addr: 20cfc0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cfa4)(sReg_a: 255)(dReg: 2)(addr: feda)
[cycle 857] ITYPE: (PC: 20cfb8)(sReg_a: 2)(dReg: 255)(addr: 20cfc0)
[cycle 858] 
IF1 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
IF2 :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
ID :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20cfac)(sReg_a: 3)(sReg_b: 2)(addr: 20cfc0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 858] NOP:
[cycle 859] 
IF1 :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
IF2 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
ID :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
EX1 :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20cfac)(sReg_a: 3)(sReg_b: 2)(addr: 20cfc0)
WB :
	NOP:
[cycle 859] NOP:
[cycle 860] 
IF1 :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
IF2 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
ID :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20cfac)(sReg_a: 3)(sReg_b: 2)(addr: 20cfc0)
[cycle 860] BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
[cycle 861] 
IF1 :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
IF2 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
ID :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 861] NOP:
[cycle 862] 
IF1 :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
IF2 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
ID :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
WB :
	NOP:
[cycle 862] NOP:
[cycle 863] 
IF1 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
IF2 :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
ID :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
EX1 :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20cfb0)(sReg_a: 20)(dReg: 2)(addr: edaf31b)
[cycle 863] LOAD: (PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
[cycle 864] 
IF1 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
IF2 :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
ID :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 864] NOP:
[cycle 865] 
IF1 :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
IF2 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
ID :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
EX1 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 865] NOP:
[cycle 866] 
IF1 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
IF2 :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
ID :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
EX1 :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
EX2 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
WB :
	NOP:
[cycle 866] NOP:
[cycle 867] 
IF1 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
ID :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
EX2 :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
MEM1 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cfb4)(sReg_a: 2)(dReg: 2)(addr: 2)
[cycle 867] ITYPE: (PC: 20cfdc)(sReg_a: 0)(dReg: 4)(addr: 0)
[cycle 868] 
IF1 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
ID :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
MEM2 :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
WB :
	NOP:
[cycle 868] NOP:
[cycle 869] 
IF1 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
ID :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
WB :
	BRANCH: (PC: 20cfb8)(sReg_a: 2)(sReg_b: 0)(addr: 20cfc0)
[cycle 869] BRANCH: (PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(addr: 0)
[cycle 870] 
IF1 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
ID :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20cfbc)(sReg_a: 16)(sReg_b: 0)(addr: 20cfd0)
[cycle 870] BRANCH: (PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(addr: 0)
[cycle 871] 
IF1 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
ID :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 871] SQUASHED:
[cycle 872] 
IF1 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
ID :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 872] SQUASHED:
[cycle 873] 
IF1 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
ID :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 873] SQUASHED:
[cycle 874] 
IF1 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
ID :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
WB :
	SQUASHED:
[cycle 874] SQUASHED:
[cycle 875] 
IF1 :
	ITYPE:(PC: 20cfe0)(sReg_a: 0)(dReg: 5)(addr: ffffffff)
IF2 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
ID :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
EX1 :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20cfd0)(sReg_a: 20)(dReg: 2)(addr: 10003432)
[cycle 875] LOAD: (PC: 20cfe0)(sReg_a: 0)(dReg: 5)(addr: ffffffff)
[cycle 876] 
IF1 :
	ITYPE:(PC: 20cfe0)(sReg_a: 0)(dReg: 5)(addr: ffffffff)
IF2 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
ID :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 876] NOP:
[cycle 877] 
IF1 :
	JTYPE: (PC: 20cfe4)(addr: 20c6c8)
IF2 :
	ITYPE:(PC: 20cfe0)(sReg_a: 0)(dReg: 5)(addr: ffffffff)
ID :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
EX1 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 877] NOP:
[cycle 878] 
IF1 :
	ITYPE:(PC: 20c6c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
IF2 :
	JTYPE: (PC: 20cfe4)(addr: 20c6c8)
ID :
	ITYPE:(PC: 20cfe0)(sReg_a: 0)(dReg: 5)(addr: ffffffff)
EX1 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
EX2 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
WB :
	NOP:
[cycle 878] NOP:
[cycle 879] 
IF1 :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
IF2 :
	ITYPE:(PC: 20c6c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
ID :
	JTYPE: (PC: 20cfe4)(addr: 20c6c8)
EX1 :
	ITYPE:(PC: 20cfe0)(sReg_a: 0)(dReg: 5)(addr: ffffffff)
EX2 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
MEM1 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cfd4)(sReg_a: 2)(dReg: 2)(addr: 4000)
[cycle 879] ITYPE: (PC: 20c6cc)(sReg_a: 29)(dReg: 255)(addr: 7fff75a8)
[cycle 880] 
IF1 :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
IF2 :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
ID :
	ITYPE:(PC: 20c6c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
EX1 :
	JTYPE: (PC: 20cfe4)(addr: 20c6c8)
EX2 :
	ITYPE:(PC: 20cfe0)(sReg_a: 0)(dReg: 5)(addr: ffffffff)
MEM1 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
MEM2 :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
WB :
	NOP:
[cycle 880] NOP:
[cycle 881] 
IF1 :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
IF2 :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
EX1 :
	ITYPE:(PC: 20c6c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
EX2 :
	JTYPE: (PC: 20cfe4)(addr: 20c6c8)
MEM1 :
	ITYPE:(PC: 20cfe0)(sReg_a: 0)(dReg: 5)(addr: ffffffff)
MEM2 :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
WB :
	BRANCH: (PC: 20cfd8)(sReg_a: 2)(sReg_b: 0)(addr: 20cff0)
[cycle 881] BRANCH: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
[cycle 882] 
IF1 :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
IF2 :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c6c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
MEM1 :
	JTYPE: (PC: 20cfe4)(addr: 20c6c8)
MEM2 :
	ITYPE:(PC: 20cfe0)(sReg_a: 0)(dReg: 5)(addr: ffffffff)
WB :
	RTYPE:(PC: 20cfdc)(sReg_a: 0)(sReg_b: 20)(dReg: 4) 
[cycle 882] RTYPE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(dReg: 255) 
[cycle 883] 
IF1 :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
IF2 :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c6c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
MEM2 :
	JTYPE: (PC: 20cfe4)(addr: 20c6c8)
WB :
	ITYPE:(PC: 20cfe0)(sReg_a: 0)(dReg: 5)(addr: ffffffff)
[cycle 883] ITYPE: (PC: 20c6d4)(sReg_a: 29)(dReg: 255)(addr: 7fff75b0)
[cycle 884] 
IF1 :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
IF2 :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c6c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
WB :
	JTYPE: (PC: 20cfe4)(addr: 20c6c8)
[cycle 884] JTYPE: (PC: 20c6d4)(addr: 7fff75b0)
[cycle 885] 
IF1 :
	RTYPE:(PC: 20c6d8)(sReg_a: 0)(sReg_b: 5)(dReg: 18) 
IF2 :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
ID :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX1 :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c6c8)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
[cycle 885] ITYPE: (PC: 20c6d8)(sReg_a: 0)(dReg: 18)(addr: 0)
[cycle 886] 
IF1 :
	RTYPE:(PC: 20c6d8)(sReg_a: 0)(sReg_b: 5)(dReg: 18) 
IF2 :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
ID :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 886] NOP:
[cycle 887] 
IF1 :
	RTYPE:(PC: 20c6dc)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20c6d8)(sReg_a: 0)(sReg_b: 5)(dReg: 18) 
ID :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
EX1 :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 887] NOP:
[cycle 888] 
IF1 :
	STORE: (PC: 20c6e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff75b4)
IF2 :
	RTYPE:(PC: 20c6dc)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
ID :
	RTYPE:(PC: 20c6d8)(sReg_a: 0)(sReg_b: 5)(dReg: 18) 
EX1 :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
EX2 :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
WB :
	NOP:
[cycle 888] NOP:
[cycle 889] 
IF1 :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
IF2 :
	STORE: (PC: 20c6e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff75b4)
ID :
	RTYPE:(PC: 20c6dc)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
EX1 :
	RTYPE:(PC: 20c6d8)(sReg_a: 0)(sReg_b: 5)(dReg: 18) 
EX2 :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
MEM1 :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
MEM2 :
	NOP:
WB :
	STORE: (PC: 20c6cc)(sReg_a: 29)(sReg_b: 16)(addr: 7fff75a8)
[cycle 889] STORE: (PC: 20c6e4)(sReg_a: 2)(sReg_b: 255)(addr: 1)
[cycle 890] 
IF1 :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
IF2 :
	STORE: (PC: 20c6e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff75b4)
ID :
	RTYPE:(PC: 20c6dc)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20c6d8)(sReg_a: 0)(sReg_b: 5)(dReg: 18) 
MEM1 :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
MEM2 :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
WB :
	NOP:
[cycle 890] NOP:
[cycle 891] 
IF1 :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
IF2 :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
ID :
	STORE: (PC: 20c6e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff75b4)
EX1 :
	RTYPE:(PC: 20c6dc)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20c6d8)(sReg_a: 0)(sReg_b: 5)(dReg: 18) 
MEM2 :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
WB :
	RTYPE:(PC: 20c6d0)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
[cycle 891] RTYPE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(dReg: 255) 
[cycle 892] 
IF1 :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
IF2 :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
ID :
	STORE: (PC: 20c6e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff75b4)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20c6dc)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20c6d8)(sReg_a: 0)(sReg_b: 5)(dReg: 18) 
WB :
	STORE: (PC: 20c6d4)(sReg_a: 29)(sReg_b: 18)(addr: 7fff75b0)
[cycle 892] STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
[cycle 893] 
IF1 :
	STORE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(addr: 7fff75ac)
IF2 :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
ID :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
EX1 :
	STORE: (PC: 20c6e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff75b4)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20c6dc)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20c6d8)(sReg_a: 0)(sReg_b: 5)(dReg: 18) 
[cycle 893] RTYPE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(dReg: 255) 
[cycle 894] 
IF1 :
	STORE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(addr: 7fff75ac)
IF2 :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
ID :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20c6e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff75b4)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20c6dc)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
WB :
	NOP:
[cycle 894] NOP:
[cycle 895] 
IF1 :
	BRANCH: (PC: 20c6f0)(sReg_a: 16)(sReg_b: 0)(addr: 20c728)
IF2 :
	STORE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(addr: 7fff75ac)
ID :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
EX1 :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20c6e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff75b4)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20c6dc)(sReg_a: 0)(sReg_b: 18)(dReg: 2) 
[cycle 895] RTYPE: (PC: 20c6f0)(sReg_a: 16)(sReg_b: 0)(dReg: 255) 
[cycle 896] 
IF1 :
	BRANCH: (PC: 20c6f0)(sReg_a: 16)(sReg_b: 0)(addr: 20c728)
IF2 :
	STORE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(addr: 7fff75ac)
ID :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20c6e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff75b4)
WB :
	NOP:
[cycle 896] NOP:
[cycle 897] 
IF1 :
	LOAD:(PC: 20c6f4)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20c6f0)(sReg_a: 16)(sReg_b: 0)(addr: 20c728)
ID :
	STORE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(addr: 7fff75ac)
EX1 :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20c6e0)(sReg_a: 29)(sReg_b: 19)(addr: 7fff75b4)
[cycle 897] STORE: (PC: 20c6f4)(sReg_a: 16)(sReg_b: 255)(addr: edaf31b)
[cycle 898] 
IF1 :
	ITYPE:(PC: 20c6f8)(sReg_a: 255)(dReg: 2)(addr: feed)
IF2 :
	LOAD:(PC: 20c6f4)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20c6f0)(sReg_a: 16)(sReg_b: 0)(addr: 20c728)
EX1 :
	STORE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(addr: 7fff75ac)
EX2 :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
WB :
	NOP:
[cycle 898] NOP:
[cycle 899] 
IF1 :
	ITYPE:(PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
IF2 :
	ITYPE:(PC: 20c6f8)(sReg_a: 255)(dReg: 2)(addr: feed)
ID :
	LOAD:(PC: 20c6f4)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX1 :
	BRANCH: (PC: 20c6f0)(sReg_a: 16)(sReg_b: 0)(addr: 20c728)
EX2 :
	STORE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(addr: 7fff75ac)
MEM1 :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c6e4)(sReg_a: 2)(dReg: 19)(addr: 1)
[cycle 899] ITYPE: (PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
[cycle 900] 
IF1 :
	ITYPE:(PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
IF2 :
	ITYPE:(PC: 20c6f8)(sReg_a: 255)(dReg: 2)(addr: feed)
ID :
	LOAD:(PC: 20c6f4)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20c6f0)(sReg_a: 16)(sReg_b: 0)(addr: 20c728)
MEM1 :
	STORE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(addr: 7fff75ac)
MEM2 :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
WB :
	NOP:
[cycle 900] NOP:
[cycle 901] 
IF1 :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
IF2 :
	ITYPE:(PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
ID :
	ITYPE:(PC: 20c6f8)(sReg_a: 255)(dReg: 2)(addr: feed)
EX1 :
	LOAD:(PC: 20c6f4)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20c6f0)(sReg_a: 16)(sReg_b: 0)(addr: 20c728)
MEM2 :
	STORE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(addr: 7fff75ac)
WB :
	STORE: (PC: 20c6e8)(sReg_a: 29)(sReg_b: 31)(addr: 7fff75b8)
[cycle 901] STORE: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
[cycle 902] 
IF1 :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
ID :
	ITYPE:(PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
EX1 :
	ITYPE:(PC: 20c6f8)(sReg_a: 255)(dReg: 2)(addr: feed)
EX2 :
	LOAD:(PC: 20c6f4)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20c6f0)(sReg_a: 16)(sReg_b: 0)(addr: 20c728)
WB :
	STORE: (PC: 20c6ec)(sReg_a: 29)(sReg_b: 17)(addr: 7fff75ac)
[cycle 902] STORE: (PC: 20c70c)(sReg_a: 16)(sReg_b: 255)(addr: edaf31b)
[cycle 903] 
IF1 :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
ID :
	ITYPE:(PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c6f8)(sReg_a: 255)(dReg: 2)(addr: feed)
MEM1 :
	LOAD:(PC: 20c6f4)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20c6f0)(sReg_a: 16)(sReg_b: 0)(addr: 20c728)
[cycle 903] BRANCH: (PC: 20c70c)(sReg_a: 16)(sReg_b: 255)(addr: edaf31b)
[cycle 904] 
IF1 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
IF2 :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
EX1 :
	ITYPE:(PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c6f8)(sReg_a: 255)(dReg: 2)(addr: feed)
MEM2 :
	LOAD:(PC: 20c6f4)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
WB :
	NOP:
[cycle 904] NOP:
[cycle 905] 
IF1 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
IF2 :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c6f8)(sReg_a: 255)(dReg: 2)(addr: feed)
WB :
	LOAD:(PC: 20c6f4)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
[cycle 905] LOAD: (PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
[cycle 906] 
IF1 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
IF2 :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c6f8)(sReg_a: 255)(dReg: 2)(addr: feed)
[cycle 906] ITYPE: (PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
[cycle 907] 
IF1 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
IF2 :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
WB :
	NOP:
[cycle 907] NOP:
[cycle 908] 
IF1 :
	ITYPE:(PC: 20c714)(sReg_a: 2)(dReg: 2)(addr: beeb)
IF2 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX1 :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c6fc)(sReg_a: 2)(dReg: 2)(addr: babe)
[cycle 908] ITYPE: (PC: 20c714)(sReg_a: 2)(dReg: 2)(addr: beeb)
[cycle 909] 
IF1 :
	ITYPE:(PC: 20c714)(sReg_a: 2)(dReg: 2)(addr: beeb)
IF2 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 909] NOP:
[cycle 910] 
IF1 :
	ITYPE:(PC: 20c714)(sReg_a: 2)(dReg: 2)(addr: beeb)
IF2 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 910] NOP:
[cycle 911] 
IF1 :
	ITYPE:(PC: 20c714)(sReg_a: 2)(dReg: 2)(addr: beeb)
IF2 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
WB :
	NOP:
[cycle 911] NOP:
[cycle 912] 
IF1 :
	ITYPE:(PC: 20c714)(sReg_a: 2)(dReg: 2)(addr: beeb)
IF2 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20c700)(sReg_a: 3)(sReg_b: 2)(addr: 20c70c)
[cycle 912] BRANCH: (PC: 20c714)(sReg_a: 2)(sReg_b: 255)(addr: beeb)
[cycle 913] 
IF1 :
	BRANCH: (PC: 20c718)(sReg_a: 3)(sReg_b: 2)(addr: 20c728)
IF2 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
ID :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 913] SQUASHED:
[cycle 914] 
IF1 :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20c718)(sReg_a: 3)(sReg_b: 2)(addr: 20c728)
ID :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
EX1 :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 914] SQUASHED:
[cycle 915] 
IF1 :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
IF2 :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
ID :
	BRANCH: (PC: 20c718)(sReg_a: 3)(sReg_b: 2)(addr: 20c728)
EX1 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
EX2 :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 915] SQUASHED:
[cycle 916] 
IF1 :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
IF2 :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
ID :
	BRANCH: (PC: 20c718)(sReg_a: 3)(sReg_b: 2)(addr: 20c728)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
MEM1 :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 916] SQUASHED:
[cycle 917] 
IF1 :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
IF2 :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
ID :
	BRANCH: (PC: 20c718)(sReg_a: 3)(sReg_b: 2)(addr: 20c728)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
MEM2 :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
WB :
	NOP:
[cycle 917] NOP:
[cycle 918] 
IF1 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
IF2 :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
ID :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
EX1 :
	BRANCH: (PC: 20c718)(sReg_a: 3)(sReg_b: 2)(addr: 20c728)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
WB :
	LOAD:(PC: 20c70c)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
[cycle 918] LOAD: (PC: 20c724)(sReg_a: 2)(dReg: 255)(addr: 20c738)
[cycle 919] 
IF1 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
IF2 :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
ID :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20c718)(sReg_a: 3)(sReg_b: 2)(addr: 20c728)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c710)(sReg_a: 255)(dReg: 2)(addr: feda)
[cycle 919] ITYPE: (PC: 20c724)(sReg_a: 2)(dReg: 255)(addr: 20c738)
[cycle 920] 
IF1 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
IF2 :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
ID :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20c718)(sReg_a: 3)(sReg_b: 2)(addr: 20c728)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 920] NOP:
[cycle 921] 
IF1 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
ID :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
EX1 :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20c718)(sReg_a: 3)(sReg_b: 2)(addr: 20c728)
WB :
	NOP:
[cycle 921] NOP:
[cycle 922] 
IF1 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
ID :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20c718)(sReg_a: 3)(sReg_b: 2)(addr: 20c728)
[cycle 922] BRANCH: (PC: 20c738)(sReg_a: 16)(sReg_b: 255)(addr: edaf31b)
[cycle 923] 
IF1 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
ID :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 923] NOP:
[cycle 924] 
IF1 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
IF2 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
ID :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
WB :
	NOP:
[cycle 924] NOP:
[cycle 925] 
IF1 :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
IF2 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
EX1 :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c71c)(sReg_a: 16)(dReg: 2)(addr: edaf31b)
[cycle 925] LOAD: (PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
[cycle 926] 
IF1 :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
IF2 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
ID :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 926] NOP:
[cycle 927] 
IF1 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
IF2 :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
ID :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX1 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 927] NOP:
[cycle 928] 
IF1 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
IF2 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
ID :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
EX1 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX2 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
WB :
	NOP:
[cycle 928] NOP:
[cycle 929] 
IF1 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
IF2 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
ID :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
EX1 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c720)(sReg_a: 2)(dReg: 2)(addr: 2)
[cycle 929] ITYPE: (PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
[cycle 930] 
IF1 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
IF2 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
ID :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
EX1 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
WB :
	NOP:
[cycle 930] NOP:
[cycle 931] 
IF1 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
IF2 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
ID :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
EX1 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20c724)(sReg_a: 2)(sReg_b: 0)(addr: 20c738)
[cycle 931] BRANCH: (PC: 20c744)(sReg_a: 3)(sReg_b: 255)(addr: 100)
[cycle 932] 
IF1 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
IF2 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
ID :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
EX1 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 932] SQUASHED:
[cycle 933] 
IF1 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
IF2 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
ID :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 933] SQUASHED:
[cycle 934] 
IF1 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
IF2 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
ID :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 934] SQUASHED:
[cycle 935] 
IF1 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
IF2 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
ID :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
WB :
	SQUASHED:
[cycle 935] SQUASHED:
[cycle 936] 
IF1 :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
IF2 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
ID :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
EX1 :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c738)(sReg_a: 16)(dReg: 3)(addr: edaf31b)
[cycle 936] LOAD: (PC: 20c748)(sReg_a: 2)(dReg: 255)(addr: 20c764)
[cycle 937] 
IF1 :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
IF2 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
ID :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 937] NOP:
[cycle 938] 
IF1 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
IF2 :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
ID :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
EX1 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 938] NOP:
[cycle 939] 
IF1 :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
IF2 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
EX1 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
EX2 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
WB :
	NOP:
[cycle 939] NOP:
[cycle 940] 
IF1 :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
IF2 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
MEM1 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c73c)(sReg_a: 3)(dReg: 2)(addr: 400)
[cycle 940] ITYPE: (PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
[cycle 941] 
IF1 :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
IF2 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
MEM2 :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
WB :
	NOP:
[cycle 941] NOP:
[cycle 942] 
IF1 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
IF2 :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
ID :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX1 :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
WB :
	BRANCH: (PC: 20c740)(sReg_a: 2)(sReg_b: 0)(addr: 20c730)
[cycle 942] BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
[cycle 943] 
IF1 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
ID :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX2 :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c744)(sReg_a: 3)(dReg: 2)(addr: 100)
[cycle 943] ITYPE: (PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
[cycle 944] 
IF1 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
ID :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 944] NOP:
[cycle 945] 
IF1 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
ID :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
WB :
	NOP:
[cycle 945] NOP:
[cycle 946] 
IF1 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
ID :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20c748)(sReg_a: 2)(sReg_b: 0)(addr: 20c764)
[cycle 946] BRANCH: (PC: 20c770)(sReg_a: 28)(sReg_b: 255)(addr: 1000c000)
[cycle 947] 
IF1 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
ID :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 947] SQUASHED:
[cycle 948] 
IF1 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
ID :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 948] SQUASHED:
[cycle 949] 
IF1 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
ID :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 949] SQUASHED:
[cycle 950] 
IF1 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
ID :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
WB :
	SQUASHED:
[cycle 950] SQUASHED:
[cycle 951] 
IF1 :
	ITYPE:(PC: 20c774)(sReg_a: 255)(dReg: 3)(addr: 1000)
IF2 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
ID :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
EX1 :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c764)(sReg_a: 16)(dReg: 2)(addr: 10003430)
[cycle 951] LOAD: (PC: 20c774)(sReg_a: 255)(dReg: 3)(addr: 1000)
[cycle 952] 
IF1 :
	ITYPE:(PC: 20c774)(sReg_a: 255)(dReg: 3)(addr: 1000)
IF2 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
ID :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 952] NOP:
[cycle 953] 
IF1 :
	LOAD:(PC: 20c778)(sReg_a: 3)(dReg: 3)(addr: 20000000)
IF2 :
	ITYPE:(PC: 20c774)(sReg_a: 255)(dReg: 3)(addr: 1000)
ID :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
EX1 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 953] NOP:
[cycle 954] 
IF1 :
	STORE: (PC: 20c77c)(sReg_a: 16)(sReg_b: 2)(addr: 10003464)
IF2 :
	LOAD:(PC: 20c778)(sReg_a: 3)(dReg: 3)(addr: 20000000)
ID :
	ITYPE:(PC: 20c774)(sReg_a: 255)(dReg: 3)(addr: 1000)
EX1 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
EX2 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
WB :
	NOP:
[cycle 954] NOP:
[cycle 955] 
IF1 :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
IF2 :
	STORE: (PC: 20c77c)(sReg_a: 16)(sReg_b: 2)(addr: 10003464)
ID :
	LOAD:(PC: 20c778)(sReg_a: 3)(dReg: 3)(addr: 20000000)
EX1 :
	ITYPE:(PC: 20c774)(sReg_a: 255)(dReg: 3)(addr: 1000)
EX2 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
MEM1 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c768)(sReg_a: 2)(dReg: 2)(addr: 4000)
[cycle 955] ITYPE: (PC: 20c780)(sReg_a: 16)(dReg: 255)(addr: 10003468)
[cycle 956] 
IF1 :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
IF2 :
	STORE: (PC: 20c77c)(sReg_a: 16)(sReg_b: 2)(addr: 10003464)
ID :
	LOAD:(PC: 20c778)(sReg_a: 3)(dReg: 3)(addr: 20000000)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c774)(sReg_a: 255)(dReg: 3)(addr: 1000)
MEM1 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
MEM2 :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
WB :
	NOP:
[cycle 956] NOP:
[cycle 957] 
IF1 :
	ITYPE:(PC: 20c784)(sReg_a: 255)(dReg: 5)(addr: 1000)
IF2 :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
ID :
	STORE: (PC: 20c77c)(sReg_a: 16)(sReg_b: 2)(addr: 10003464)
EX1 :
	LOAD:(PC: 20c778)(sReg_a: 3)(dReg: 3)(addr: 20000000)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c774)(sReg_a: 255)(dReg: 3)(addr: 1000)
MEM2 :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
WB :
	BRANCH: (PC: 20c76c)(sReg_a: 2)(sReg_b: 0)(addr: 20c7c8)
[cycle 957] BRANCH: (PC: 20c784)(sReg_a: 255)(sReg_b: 255)(addr: 1000)
[cycle 958] 
IF1 :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
IF2 :
	ITYPE:(PC: 20c784)(sReg_a: 255)(dReg: 5)(addr: 1000)
ID :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
EX1 :
	STORE: (PC: 20c77c)(sReg_a: 16)(sReg_b: 2)(addr: 10003464)
EX2 :
	LOAD:(PC: 20c778)(sReg_a: 3)(dReg: 3)(addr: 20000000)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c774)(sReg_a: 255)(dReg: 3)(addr: 1000)
WB :
	LOAD:(PC: 20c770)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
[cycle 958] LOAD: (PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
[cycle 959] 
IF1 :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
IF2 :
	ITYPE:(PC: 20c784)(sReg_a: 255)(dReg: 5)(addr: 1000)
ID :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20c77c)(sReg_a: 16)(sReg_b: 2)(addr: 10003464)
MEM1 :
	LOAD:(PC: 20c778)(sReg_a: 3)(dReg: 3)(addr: 20000000)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c774)(sReg_a: 255)(dReg: 3)(addr: 1000)
[cycle 959] ITYPE: (PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
[cycle 960] 
IF1 :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
IF2 :
	ITYPE:(PC: 20c784)(sReg_a: 255)(dReg: 5)(addr: 1000)
ID :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20c77c)(sReg_a: 16)(sReg_b: 2)(addr: 10003464)
MEM2 :
	LOAD:(PC: 20c778)(sReg_a: 3)(dReg: 3)(addr: 20000000)
WB :
	NOP:
[cycle 960] NOP:
[cycle 961] 
IF1 :
	LOAD:(PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
IF2 :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
ID :
	ITYPE:(PC: 20c784)(sReg_a: 255)(dReg: 5)(addr: 1000)
EX1 :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20c77c)(sReg_a: 16)(sReg_b: 2)(addr: 10003464)
WB :
	LOAD:(PC: 20c778)(sReg_a: 3)(dReg: 3)(addr: 20000000)
[cycle 961] LOAD: (PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
[cycle 962] 
IF1 :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
IF2 :
	LOAD:(PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
ID :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
EX1 :
	ITYPE:(PC: 20c784)(sReg_a: 255)(dReg: 5)(addr: 1000)
EX2 :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	STORE: (PC: 20c77c)(sReg_a: 16)(sReg_b: 2)(addr: 10003464)
[cycle 962] STORE: (PC: 20c790)(sReg_a: 5)(sReg_b: 255)(addr: 10419488)
[cycle 963] 
IF1 :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
IF2 :
	LOAD:(PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
ID :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c784)(sReg_a: 255)(dReg: 5)(addr: 1000)
MEM1 :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 963] NOP:
[cycle 964] 
IF1 :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
IF2 :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
ID :
	LOAD:(PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
EX1 :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c784)(sReg_a: 255)(dReg: 5)(addr: 1000)
MEM2 :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
WB :
	NOP:
[cycle 964] NOP:
[cycle 965] 
IF1 :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
IF2 :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
ID :
	LOAD:(PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c784)(sReg_a: 255)(dReg: 5)(addr: 1000)
WB :
	STORE: (PC: 20c780)(sReg_a: 16)(sReg_b: 3)(addr: 10003468)
[cycle 965] STORE: (PC: 20c794)(sReg_a: 5)(sReg_b: 255)(addr: 20004740)
[cycle 966] 
IF1 :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
IF2 :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
ID :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
EX1 :
	LOAD:(PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c784)(sReg_a: 255)(dReg: 5)(addr: 1000)
[cycle 966] ITYPE: (PC: 20c798)(sReg_a: 16)(dReg: 255)(addr: 10003450)
[cycle 967] 
IF1 :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
IF2 :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
ID :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
WB :
	NOP:
[cycle 967] NOP:
[cycle 968] 
IF1 :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
IF2 :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
ID :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
EX1 :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c788)(sReg_a: 5)(dReg: 5)(addr: 1310)
[cycle 968] ITYPE: (PC: 20c79c)(sReg_a: 16)(dReg: 255)(addr: 10003454)
[cycle 969] 
IF1 :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
IF2 :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
ID :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
WB :
	NOP:
[cycle 969] NOP:
[cycle 970] 
IF1 :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
IF2 :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
ID :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
EX1 :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c78c)(sReg_a: 5)(dReg: 2)(addr: 10419c10)
[cycle 970] LOAD: (PC: 20c7a0)(sReg_a: 16)(dReg: 255)(addr: 10003458)
[cycle 971] 
IF1 :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
IF2 :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
ID :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
WB :
	NOP:
[cycle 971] NOP:
[cycle 972] 
IF1 :
	LOAD:(PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
IF2 :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
ID :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
EX1 :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c790)(sReg_a: 5)(dReg: 3)(addr: 10419488)
[cycle 972] LOAD: (PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
[cycle 973] 
IF1 :
	LOAD:(PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
IF2 :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
ID :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
WB :
	NOP:
[cycle 973] NOP:
[cycle 974] 
IF1 :
	LOAD:(PC: 20c7a8)(sReg_a: 5)(dReg: 3)(addr: 1041f220)
IF2 :
	LOAD:(PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
ID :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
EX1 :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c794)(sReg_a: 5)(dReg: 4)(addr: 20004740)
[cycle 974] LOAD: (PC: 20c7a8)(sReg_a: 5)(dReg: 3)(addr: 1041f220)
[cycle 975] 
IF1 :
	LOAD:(PC: 20c7a8)(sReg_a: 5)(dReg: 3)(addr: 1041f220)
IF2 :
	LOAD:(PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
ID :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
WB :
	NOP:
[cycle 975] NOP:
[cycle 976] 
IF1 :
	STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
IF2 :
	LOAD:(PC: 20c7a8)(sReg_a: 5)(dReg: 3)(addr: 1041f220)
ID :
	LOAD:(PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
EX1 :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20c798)(sReg_a: 16)(sReg_b: 2)(addr: 10003450)
[cycle 976] STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
[cycle 977] 
IF1 :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
IF2 :
	STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
ID :
	LOAD:(PC: 20c7a8)(sReg_a: 5)(dReg: 3)(addr: 1041f220)
EX1 :
	LOAD:(PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
EX2 :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
WB :
	NOP:
[cycle 977] NOP:
[cycle 978] 
IF1 :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
IF2 :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
ID :
	STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
EX1 :
	LOAD:(PC: 20c7a8)(sReg_a: 5)(dReg: 3)(addr: 1041f220)
EX2 :
	LOAD:(PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
MEM1 :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20c79c)(sReg_a: 16)(sReg_b: 3)(addr: 10003454)
[cycle 978] STORE: (PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(addr: 0)
[cycle 979] 
IF1 :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
IF2 :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
ID :
	STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c7a8)(sReg_a: 5)(dReg: 3)(addr: 1041f220)
MEM1 :
	LOAD:(PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
MEM2 :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
WB :
	NOP:
[cycle 979] NOP:
[cycle 980] 
IF1 :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
IF2 :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
ID :
	STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c7a8)(sReg_a: 5)(dReg: 3)(addr: 1041f220)
MEM2 :
	LOAD:(PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
WB :
	STORE: (PC: 20c7a0)(sReg_a: 16)(sReg_b: 4)(addr: 10003458)
[cycle 980] STORE: (PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(addr: 0)
[cycle 981] 
IF1 :
	JTYPE: (PC: 20c7b8)(addr: 20f290)
IF2 :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
ID :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
EX1 :
	STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c7a8)(sReg_a: 5)(dReg: 3)(addr: 1041f220)
WB :
	LOAD:(PC: 20c7a4)(sReg_a: 5)(dReg: 2)(addr: 1041f1f0)
[cycle 981] LOAD: (PC: 20c7b8)(sReg_a: 255)(dReg: 255)(addr: 20f290)
[cycle 982] 
IF1 :
	JTYPE: (PC: 20c7b8)(addr: 20f290)
IF2 :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
ID :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c7a8)(sReg_a: 5)(dReg: 3)(addr: 1041f220)
[cycle 982] LOAD: (PC: 20c7b8)(sReg_a: 255)(dReg: 255)(addr: 20f290)
[cycle 983] 
IF1 :
	JTYPE: (PC: 20c7b8)(addr: 20f290)
IF2 :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
ID :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 983] NOP:
[cycle 984] 
IF1 :
	ITYPE:(PC: 20f290)(sReg_a: 29)(dReg: 29)(addr: ffffffa0)
IF2 :
	JTYPE: (PC: 20c7b8)(addr: 20f290)
ID :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
EX1 :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
WB :
	NOP:
[cycle 984] NOP:
[cycle 985] 
IF1 :
	STORE: (PC: 20f294)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7588)
IF2 :
	ITYPE:(PC: 20f290)(sReg_a: 29)(dReg: 29)(addr: ffffffa0)
ID :
	JTYPE: (PC: 20c7b8)(addr: 20f290)
EX1 :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
EX2 :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	STORE: (PC: 20c7ac)(sReg_a: 16)(sReg_b: 2)(addr: 1000345c)
[cycle 985] STORE: (PC: 20f294)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7588)
[cycle 986] 
IF1 :
	RTYPE:(PC: 20f298)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
IF2 :
	STORE: (PC: 20f294)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7588)
ID :
	ITYPE:(PC: 20f290)(sReg_a: 29)(dReg: 29)(addr: ffffffa0)
EX1 :
	JTYPE: (PC: 20c7b8)(addr: 20f290)
EX2 :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
MEM1 :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 986] NOP:
[cycle 987] 
IF1 :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
IF2 :
	RTYPE:(PC: 20f298)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20f294)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7588)
EX1 :
	ITYPE:(PC: 20f290)(sReg_a: 29)(dReg: 29)(addr: ffffffa0)
EX2 :
	JTYPE: (PC: 20c7b8)(addr: 20f290)
MEM1 :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
MEM2 :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
WB :
	NOP:
[cycle 987] NOP:
[cycle 988] 
IF1 :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
IF2 :
	RTYPE:(PC: 20f298)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20f294)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7588)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20f290)(sReg_a: 29)(dReg: 29)(addr: ffffffa0)
MEM1 :
	JTYPE: (PC: 20c7b8)(addr: 20f290)
MEM2 :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
WB :
	STORE: (PC: 20c7b0)(sReg_a: 16)(sReg_b: 3)(addr: 10003460)
[cycle 988] STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
[cycle 989] 
IF1 :
	STORE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(addr: 7fff758c)
IF2 :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
ID :
	RTYPE:(PC: 20f298)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX1 :
	STORE: (PC: 20f294)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7588)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20f290)(sReg_a: 29)(dReg: 29)(addr: ffffffa0)
MEM2 :
	JTYPE: (PC: 20c7b8)(addr: 20f290)
WB :
	RTYPE:(PC: 20c7b4)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
[cycle 989] RTYPE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(dReg: 255) 
[cycle 990] 
IF1 :
	STORE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(addr: 7fff758c)
IF2 :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
ID :
	RTYPE:(PC: 20f298)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20f294)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7588)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20f290)(sReg_a: 29)(dReg: 29)(addr: ffffffa0)
WB :
	JTYPE: (PC: 20c7b8)(addr: 20f290)
[cycle 990] JTYPE: (PC: 20f2a0)(addr: 7fff758c)
[cycle 991] 
IF1 :
	LOAD:(PC: 20f2a4)(sReg_a: 16)(dReg: 2)(addr: 104214b0)
IF2 :
	STORE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(addr: 7fff758c)
ID :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
EX1 :
	RTYPE:(PC: 20f298)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20f294)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7588)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20f290)(sReg_a: 29)(dReg: 29)(addr: ffffffa0)
[cycle 991] ITYPE: (PC: 20f2a4)(sReg_a: 16)(dReg: 2)(addr: 104214b0)
[cycle 992] 
IF1 :
	LOAD:(PC: 20f2a4)(sReg_a: 16)(dReg: 2)(addr: 104214b0)
IF2 :
	STORE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(addr: 7fff758c)
ID :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20f298)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20f294)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7588)
WB :
	NOP:
[cycle 992] NOP:
[cycle 993] 
IF1 :
	LOAD:(PC: 20f2a8)(sReg_a: 16)(dReg: 17)(addr: 8fffb434)
IF2 :
	LOAD:(PC: 20f2a4)(sReg_a: 16)(dReg: 2)(addr: 104214b0)
ID :
	STORE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(addr: 7fff758c)
EX1 :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20f298)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
MEM2 :
	NOP:
WB :
	STORE: (PC: 20f294)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7588)
[cycle 993] STORE: (PC: 20f2a8)(sReg_a: 16)(sReg_b: 255)(addr: 8fffb434)
[cycle 994] 
IF1 :
	BRANCH: (PC: 20f2ac)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
IF2 :
	LOAD:(PC: 20f2a8)(sReg_a: 16)(dReg: 17)(addr: 8fffb434)
ID :
	LOAD:(PC: 20f2a4)(sReg_a: 16)(dReg: 2)(addr: 104214b0)
EX1 :
	STORE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(addr: 7fff758c)
EX2 :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20f298)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
WB :
	NOP:
[cycle 994] NOP:
[cycle 995] 
IF1 :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
IF2 :
	BRANCH: (PC: 20f2ac)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
ID :
	LOAD:(PC: 20f2a8)(sReg_a: 16)(dReg: 17)(addr: 8fffb434)
EX1 :
	LOAD:(PC: 20f2a4)(sReg_a: 16)(dReg: 2)(addr: 104214b0)
EX2 :
	STORE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(addr: 7fff758c)
MEM1 :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20f298)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
[cycle 995] RTYPE: (PC: 20f2b0)(sReg_a: 16)(sReg_b: 255)(dReg: 2) 
[cycle 996] 
IF1 :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
IF2 :
	BRANCH: (PC: 20f2ac)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
ID :
	LOAD:(PC: 20f2a8)(sReg_a: 16)(dReg: 17)(addr: 8fffb434)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20f2a4)(sReg_a: 16)(dReg: 2)(addr: 104214b0)
MEM1 :
	STORE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(addr: 7fff758c)
MEM2 :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
WB :
	NOP:
[cycle 996] NOP:
[cycle 997] 
IF1 :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
IF2 :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20f2ac)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
EX1 :
	LOAD:(PC: 20f2a8)(sReg_a: 16)(dReg: 17)(addr: 8fffb434)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20f2a4)(sReg_a: 16)(dReg: 2)(addr: 104214b0)
MEM2 :
	STORE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(addr: 7fff758c)
WB :
	STORE: (PC: 20f29c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7590)
[cycle 997] STORE: (PC: 20f2b4)(sReg_a: 2)(sReg_b: 255)(addr: 800)
[cycle 998] 
IF1 :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
IF2 :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20f2ac)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20f2a8)(sReg_a: 16)(dReg: 17)(addr: 8fffb434)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20f2a4)(sReg_a: 16)(dReg: 2)(addr: 104214b0)
WB :
	STORE: (PC: 20f2a0)(sReg_a: 29)(sReg_b: 17)(addr: 7fff758c)
[cycle 998] STORE: (PC: 20f2b4)(sReg_a: 2)(sReg_b: 255)(addr: 800)
[cycle 999] 
IF1 :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
IF2 :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
ID :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX1 :
	BRANCH: (PC: 20f2ac)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20f2a8)(sReg_a: 16)(dReg: 17)(addr: 8fffb434)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20f2a4)(sReg_a: 16)(dReg: 2)(addr: 104214b0)
[cycle 999] LOAD: (PC: 20f2b8)(sReg_a: 2)(dReg: 255)(addr: 20f318)
[cycle 1000] 
IF1 :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
IF2 :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
ID :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20f2ac)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20f2a8)(sReg_a: 16)(dReg: 17)(addr: 8fffb434)
WB :
	NOP:
[cycle 1000] NOP:
[cycle 1001] 
IF1 :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
ID :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
EX1 :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20f2ac)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20f2a8)(sReg_a: 16)(dReg: 17)(addr: 8fffb434)
[cycle 1001] LOAD: (PC: 20f2bc)(sReg_a: 0)(dReg: 4)(addr: 0)
[cycle 1002] 
IF1 :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
ID :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20f2ac)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
WB :
	NOP:
[cycle 1002] NOP:
[cycle 1003] 
IF1 :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
ID :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20f2ac)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
[cycle 1003] BRANCH: (PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(addr: 0)
[cycle 1004] 
IF1 :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
ID :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
WB :
	NOP:
[cycle 1004] NOP:
[cycle 1005] 
IF1 :
	ITYPE:(PC: 20f2c0)(sReg_a: 29)(dReg: 5)(addr: 10)
IF2 :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
ID :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
EX1 :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20f2b0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
[cycle 1005] LOAD: (PC: 20f2c0)(sReg_a: 29)(dReg: 5)(addr: 10)
[cycle 1006] 
IF1 :
	ITYPE:(PC: 20f2c0)(sReg_a: 29)(dReg: 5)(addr: 10)
IF2 :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
ID :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1006] NOP:
[cycle 1007] 
IF1 :
	JTYPE: (PC: 20f2c4)(addr: 20e608)
IF2 :
	ITYPE:(PC: 20f2c0)(sReg_a: 29)(dReg: 5)(addr: 10)
ID :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
EX1 :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1007] NOP:
[cycle 1008] 
IF1 :
	ITYPE:(PC: 20e608)(sReg_a: 0)(dReg: 2)(addr: 3e)
IF2 :
	JTYPE: (PC: 20f2c4)(addr: 20e608)
ID :
	ITYPE:(PC: 20f2c0)(sReg_a: 29)(dReg: 5)(addr: 10)
EX1 :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
EX2 :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
WB :
	NOP:
[cycle 1008] NOP:
[cycle 1009] 
IF1 :
	SPECIAL:
IF2 :
	ITYPE:(PC: 20e608)(sReg_a: 0)(dReg: 2)(addr: 3e)
ID :
	JTYPE: (PC: 20f2c4)(addr: 20e608)
EX1 :
	ITYPE:(PC: 20f2c0)(sReg_a: 29)(dReg: 5)(addr: 10)
EX2 :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
MEM1 :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20f2b4)(sReg_a: 2)(dReg: 2)(addr: 800)
[cycle 1009] ITYPE: (PC: 20e60c)(sReg_a: 255)(dReg: 255)(addr: 0)
[cycle 1010] 
IF1 :
	BRANCH: (PC: 20e610)(sReg_a: 7)(sReg_b: 0)(addr: 20e600)
IF2 :
	SPECIAL:
ID :
	ITYPE:(PC: 20e608)(sReg_a: 0)(dReg: 2)(addr: 3e)
EX1 :
	JTYPE: (PC: 20f2c4)(addr: 20e608)
EX2 :
	ITYPE:(PC: 20f2c0)(sReg_a: 29)(dReg: 5)(addr: 10)
MEM1 :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
MEM2 :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
WB :
	NOP:
[cycle 1010] NOP:
[cycle 1011] 
IF1 :
	RTYPE:(PC: 20e614)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
IF2 :
	BRANCH: (PC: 20e610)(sReg_a: 7)(sReg_b: 0)(addr: 20e600)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 20e608)(sReg_a: 0)(dReg: 2)(addr: 3e)
EX2 :
	JTYPE: (PC: 20f2c4)(addr: 20e608)
MEM1 :
	ITYPE:(PC: 20f2c0)(sReg_a: 29)(dReg: 5)(addr: 10)
MEM2 :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
WB :
	BRANCH: (PC: 20f2b8)(sReg_a: 2)(sReg_b: 0)(addr: 20f318)
[cycle 1011] BRANCH: (PC: 20e614)(sReg_a: 255)(sReg_b: 255)(addr: 0)
[cycle 1012] 
IF1 :
	JRTYPE: (PC: 20e618) (sReg_a: 255)(addr: 20f2c8)
IF2 :
	RTYPE:(PC: 20e614)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
ID :
	BRANCH: (PC: 20e610)(sReg_a: 7)(sReg_b: 0)(addr: 20e600)
EX1 :
	SPECIAL:
EX2 :
	ITYPE:(PC: 20e608)(sReg_a: 0)(dReg: 2)(addr: 3e)
MEM1 :
	JTYPE: (PC: 20f2c4)(addr: 20e608)
MEM2 :
	ITYPE:(PC: 20f2c0)(sReg_a: 29)(dReg: 5)(addr: 10)
WB :
	RTYPE:(PC: 20f2bc)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
[cycle 1012] RTYPE: (PC: 20e618)(sReg_a: 31)(sReg_b: 255)(dReg: 255) 
[cycle 1013] 
IF1 :
	JRTYPE: (PC: 20e618) (sReg_a: 255)(addr: 20f2c8)
IF2 :
	RTYPE:(PC: 20e614)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
ID :
	BRANCH: (PC: 20e610)(sReg_a: 7)(sReg_b: 0)(addr: 20e600)
EX1 :
	NOP:
EX2 :
	SPECIAL:
MEM1 :
	ITYPE:(PC: 20e608)(sReg_a: 0)(dReg: 2)(addr: 3e)
MEM2 :
	JTYPE: (PC: 20f2c4)(addr: 20e608)
WB :
	ITYPE:(PC: 20f2c0)(sReg_a: 29)(dReg: 5)(addr: 10)
[cycle 1013] ITYPE: (PC: 20e618)(sReg_a: 31)(dReg: 255)(addr: 20f2c8)
[cycle 1014] 
IF1 :
	JRTYPE: (PC: 20e618) (sReg_a: 255)(addr: 20f2c8)
IF2 :
	RTYPE:(PC: 20e614)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
ID :
	BRANCH: (PC: 20e610)(sReg_a: 7)(sReg_b: 0)(addr: 20e600)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	SPECIAL:
MEM2 :
	ITYPE:(PC: 20e608)(sReg_a: 0)(dReg: 2)(addr: 3e)
WB :
	JTYPE: (PC: 20f2c4)(addr: 20e608)
[cycle 1014] JTYPE: (PC: 20e618)(addr: 20f2c8)
[cycle 1015] 
IF1 :
	BRANCH: (PC: 20f2c8)(sReg_a: 2)(sReg_b: 255)(addr: 20f318)
IF2 :
	JRTYPE: (PC: 20e618) (sReg_a: 255)(addr: 20f2c8)
ID :
	RTYPE:(PC: 20e614)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
EX1 :
	BRANCH: (PC: 20e610)(sReg_a: 7)(sReg_b: 0)(addr: 20e600)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	SPECIAL:
WB :
	ITYPE:(PC: 20e608)(sReg_a: 0)(dReg: 2)(addr: 3e)
[cycle 1015] ITYPE: (PC: 20f2c8)(sReg_a: 2)(dReg: 255)(addr: 20f318)
[cycle 1016] 
IF1 :
	LOAD:(PC: 20f2cc)(sReg_a: 29)(dReg: 2)(addr: 7fff7538)
IF2 :
	BRANCH: (PC: 20f2c8)(sReg_a: 2)(sReg_b: 255)(addr: 20f318)
ID :
	JRTYPE: (PC: 20e618) (sReg_a: 255)(addr: 20f2c8)
EX1 :
	RTYPE:(PC: 20e614)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
EX2 :
	BRANCH: (PC: 20e610)(sReg_a: 7)(sReg_b: 0)(addr: 20e600)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	SPECIAL:
[cycle 1016] SPECIAL:
[cycle 1017] 
IF1 :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
IF2 :
	LOAD:(PC: 20f2cc)(sReg_a: 29)(dReg: 2)(addr: 7fff7538)
ID :
	BRANCH: (PC: 20f2c8)(sReg_a: 2)(sReg_b: 255)(addr: 20f318)
EX1 :
	JRTYPE: (PC: 20e618) (sReg_a: 255)(addr: 20f2c8)
EX2 :
	RTYPE:(PC: 20e614)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
MEM1 :
	BRANCH: (PC: 20e610)(sReg_a: 7)(sReg_b: 0)(addr: 20e600)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1017] NOP:
[cycle 1018] 
IF1 :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
IF2 :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
ID :
	LOAD:(PC: 20f2cc)(sReg_a: 29)(dReg: 2)(addr: 7fff7538)
EX1 :
	BRANCH: (PC: 20f2c8)(sReg_a: 2)(sReg_b: 255)(addr: 20f318)
EX2 :
	JRTYPE: (PC: 20e618) (sReg_a: 255)(addr: 20f2c8)
MEM1 :
	RTYPE:(PC: 20e614)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
MEM2 :
	BRANCH: (PC: 20e610)(sReg_a: 7)(sReg_b: 0)(addr: 20e600)
WB :
	NOP:
[cycle 1018] NOP:
[cycle 1019] 
IF1 :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
IF2 :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
ID :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
EX1 :
	LOAD:(PC: 20f2cc)(sReg_a: 29)(dReg: 2)(addr: 7fff7538)
EX2 :
	BRANCH: (PC: 20f2c8)(sReg_a: 2)(sReg_b: 255)(addr: 20f318)
MEM1 :
	JRTYPE: (PC: 20e618) (sReg_a: 255)(addr: 20f2c8)
MEM2 :
	RTYPE:(PC: 20e614)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
WB :
	BRANCH: (PC: 20e610)(sReg_a: 7)(sReg_b: 0)(addr: 20e600)
[cycle 1019] BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
[cycle 1020] 
IF1 :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
IF2 :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
ID :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20f2cc)(sReg_a: 29)(dReg: 2)(addr: 7fff7538)
MEM1 :
	BRANCH: (PC: 20f2c8)(sReg_a: 2)(sReg_b: 255)(addr: 20f318)
MEM2 :
	JRTYPE: (PC: 20e618) (sReg_a: 255)(addr: 20f2c8)
WB :
	RTYPE:(PC: 20e614)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
[cycle 1020] RTYPE: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(dReg: 255) 
[cycle 1021] 
IF1 :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
IF2 :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
ID :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20f2cc)(sReg_a: 29)(dReg: 2)(addr: 7fff7538)
MEM2 :
	BRANCH: (PC: 20f2c8)(sReg_a: 2)(sReg_b: 255)(addr: 20f318)
WB :
	JRTYPE: (PC: 20e618) (sReg_a: 255)(addr: 20f2c8)
[cycle 1021] JRTYPE: (PC: 20f2d8) (sReg_a: 255)(addr: 20f2ec)
[cycle 1022] 
IF1 :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
IF2 :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
ID :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20f2cc)(sReg_a: 29)(dReg: 2)(addr: 7fff7538)
WB :
	BRANCH: (PC: 20f2c8)(sReg_a: 2)(sReg_b: 255)(addr: 20f318)
[cycle 1022] BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
[cycle 1023] 
IF1 :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
IF2 :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
ID :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
EX1 :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20f2cc)(sReg_a: 29)(dReg: 2)(addr: 7fff7538)
[cycle 1023] LOAD: (PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
[cycle 1024] 
IF1 :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
IF2 :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
ID :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1024] NOP:
[cycle 1025] 
IF1 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
IF2 :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
ID :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
EX1 :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1025] NOP:
[cycle 1026] 
IF1 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
IF2 :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
ID :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
WB :
	NOP:
[cycle 1026] NOP:
[cycle 1027] 
IF1 :
	RTYPE:(PC: 20f2f4)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
ID :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
EX1 :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20f2d0)(sReg_a: 2)(dReg: 3)(addr: f000)
[cycle 1027] ITYPE: (PC: 20f2f4)(sReg_a: 0)(dReg: 4)(addr: 0)
[cycle 1028] 
IF1 :
	RTYPE:(PC: 20f2f4)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
ID :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
WB :
	NOP:
[cycle 1028] NOP:
[cycle 1029] 
IF1 :
	RTYPE:(PC: 20f2f4)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
ID :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20f2d4)(sReg_a: 0)(dReg: 2)(addr: 1000)
[cycle 1029] ITYPE: (PC: 20f2f4)(sReg_a: 0)(dReg: 4)(addr: 0)
[cycle 1030] 
IF1 :
	RTYPE:(PC: 20f2f4)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
ID :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
WB :
	NOP:
[cycle 1030] NOP:
[cycle 1031] 
IF1 :
	RTYPE:(PC: 20f2f4)(sReg_a: 0)(sReg_b: 17)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
ID :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20f2d8)(sReg_a: 3)(sReg_b: 2)(addr: 20f2ec)
[cycle 1031] BRANCH: (PC: 20f2f4)(sReg_a: 0)(sReg_b: 17)(addr: 0)
[cycle 1032] 
IF1 :
	JTYPE: (PC: 20f2f8)(addr: 20cf10)
IF2 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
ID :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1032] SQUASHED:
[cycle 1033] 
IF1 :
	ITYPE:(PC: 20cf10)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
IF2 :
	JTYPE: (PC: 20f2f8)(addr: 20cf10)
ID :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
EX1 :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1033] SQUASHED:
[cycle 1034] 
IF1 :
	ITYPE:(PC: 20cf10)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
IF2 :
	JTYPE: (PC: 20f2f8)(addr: 20cf10)
ID :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1034] SQUASHED:
[cycle 1035] 
IF1 :
	ITYPE:(PC: 20cf14)(sReg_a: 255)(dReg: 5)(addr: 4006)
IF2 :
	ITYPE:(PC: 20cf10)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
ID :
	JTYPE: (PC: 20f2f8)(addr: 20cf10)
EX1 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1035] SQUASHED:
[cycle 1036] 
IF1 :
	STORE: (PC: 20cf18)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7530)
IF2 :
	ITYPE:(PC: 20cf14)(sReg_a: 255)(dReg: 5)(addr: 4006)
ID :
	ITYPE:(PC: 20cf10)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
EX1 :
	JTYPE: (PC: 20f2f8)(addr: 20cf10)
EX2 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
WB :
	NOP:
[cycle 1036] NOP:
[cycle 1037] 
IF1 :
	LOAD:(PC: 20cf1c)(sReg_a: 28)(dReg: 16)(addr: 2000f430)
IF2 :
	STORE: (PC: 20cf18)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7530)
ID :
	ITYPE:(PC: 20cf14)(sReg_a: 255)(dReg: 5)(addr: 4006)
EX1 :
	ITYPE:(PC: 20cf10)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
EX2 :
	JTYPE: (PC: 20f2f8)(addr: 20cf10)
MEM1 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20f2ec)(sReg_a: 0)(dReg: 2)(addr: 2000)
[cycle 1037] ITYPE: (PC: 20cf1c)(sReg_a: 28)(dReg: 16)(addr: 2000f430)
[cycle 1038] 
IF1 :
	ITYPE:(PC: 20cf20)(sReg_a: 5)(dReg: 5)(addr: 7408)
IF2 :
	LOAD:(PC: 20cf1c)(sReg_a: 28)(dReg: 16)(addr: 2000f430)
ID :
	STORE: (PC: 20cf18)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7530)
EX1 :
	ITYPE:(PC: 20cf14)(sReg_a: 255)(dReg: 5)(addr: 4006)
EX2 :
	ITYPE:(PC: 20cf10)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
MEM1 :
	JTYPE: (PC: 20f2f8)(addr: 20cf10)
MEM2 :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
WB :
	NOP:
[cycle 1038] NOP:
[cycle 1039] 
IF1 :
	ITYPE:(PC: 20cf24)(sReg_a: 29)(dReg: 6)(addr: 10)
IF2 :
	ITYPE:(PC: 20cf20)(sReg_a: 5)(dReg: 5)(addr: 7408)
ID :
	LOAD:(PC: 20cf1c)(sReg_a: 28)(dReg: 16)(addr: 2000f430)
EX1 :
	STORE: (PC: 20cf18)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7530)
EX2 :
	ITYPE:(PC: 20cf14)(sReg_a: 255)(dReg: 5)(addr: 4006)
MEM1 :
	ITYPE:(PC: 20cf10)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
MEM2 :
	JTYPE: (PC: 20f2f8)(addr: 20cf10)
WB :
	BRANCH: (PC: 20f2f0)(sReg_a: 3)(sReg_b: 2)(addr: 20f310)
[cycle 1039] BRANCH: (PC: 20cf24)(sReg_a: 29)(sReg_b: 255)(addr: 10)
[cycle 1040] 
IF1 :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
IF2 :
	ITYPE:(PC: 20cf24)(sReg_a: 29)(dReg: 6)(addr: 10)
ID :
	ITYPE:(PC: 20cf20)(sReg_a: 5)(dReg: 5)(addr: 7408)
EX1 :
	LOAD:(PC: 20cf1c)(sReg_a: 28)(dReg: 16)(addr: 2000f430)
EX2 :
	STORE: (PC: 20cf18)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7530)
MEM1 :
	ITYPE:(PC: 20cf14)(sReg_a: 255)(dReg: 5)(addr: 4006)
MEM2 :
	ITYPE:(PC: 20cf10)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
WB :
	JTYPE: (PC: 20f2f8)(addr: 20cf10)
[cycle 1040] JTYPE: (PC: 20cf28)(addr: 7fff7534)
[cycle 1041] 
IF1 :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
IF2 :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
ID :
	ITYPE:(PC: 20cf24)(sReg_a: 29)(dReg: 6)(addr: 10)
EX1 :
	ITYPE:(PC: 20cf20)(sReg_a: 5)(dReg: 5)(addr: 7408)
EX2 :
	LOAD:(PC: 20cf1c)(sReg_a: 28)(dReg: 16)(addr: 2000f430)
MEM1 :
	STORE: (PC: 20cf18)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7530)
MEM2 :
	ITYPE:(PC: 20cf14)(sReg_a: 255)(dReg: 5)(addr: 4006)
WB :
	ITYPE:(PC: 20cf10)(sReg_a: 29)(dReg: 29)(addr: ffffffe0)
[cycle 1041] ITYPE: (PC: 20cf2c)(sReg_a: 255)(dReg: 255)(addr: 20f348)
[cycle 1042] 
IF1 :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
IF2 :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
ID :
	ITYPE:(PC: 20cf24)(sReg_a: 29)(dReg: 6)(addr: 10)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cf20)(sReg_a: 5)(dReg: 5)(addr: 7408)
MEM1 :
	LOAD:(PC: 20cf1c)(sReg_a: 28)(dReg: 16)(addr: 2000f430)
MEM2 :
	STORE: (PC: 20cf18)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7530)
WB :
	ITYPE:(PC: 20cf14)(sReg_a: 255)(dReg: 5)(addr: 4006)
[cycle 1042] ITYPE: (PC: 20cf2c)(sReg_a: 255)(dReg: 255)(addr: 20f348)
[cycle 1043] 
IF1 :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
IF2 :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
ID :
	ITYPE:(PC: 20cf24)(sReg_a: 29)(dReg: 6)(addr: 10)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cf20)(sReg_a: 5)(dReg: 5)(addr: 7408)
MEM2 :
	LOAD:(PC: 20cf1c)(sReg_a: 28)(dReg: 16)(addr: 2000f430)
WB :
	STORE: (PC: 20cf18)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7530)
[cycle 1043] STORE: (PC: 20cf2c)(sReg_a: 255)(sReg_b: 255)(addr: 20f348)
[cycle 1044] 
IF1 :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
IF2 :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
ID :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
EX1 :
	ITYPE:(PC: 20cf24)(sReg_a: 29)(dReg: 6)(addr: 10)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cf20)(sReg_a: 5)(dReg: 5)(addr: 7408)
WB :
	LOAD:(PC: 20cf1c)(sReg_a: 28)(dReg: 16)(addr: 2000f430)
[cycle 1044] LOAD: (PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
[cycle 1045] 
IF1 :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
IF2 :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
ID :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cf24)(sReg_a: 29)(dReg: 6)(addr: 10)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cf20)(sReg_a: 5)(dReg: 5)(addr: 7408)
[cycle 1045] ITYPE: (PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
[cycle 1046] 
IF1 :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
IF2 :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
ID :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cf24)(sReg_a: 29)(dReg: 6)(addr: 10)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1046] NOP:
[cycle 1047] 
IF1 :
	SPECIAL:
IF2 :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
ID :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
EX1 :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cf24)(sReg_a: 29)(dReg: 6)(addr: 10)
WB :
	NOP:
[cycle 1047] NOP:
[cycle 1048] 
IF1 :
	BRANCH: (PC: 20f350)(sReg_a: 7)(sReg_b: 0)(addr: 20f340)
IF2 :
	SPECIAL:
ID :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
EX1 :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
EX2 :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cf24)(sReg_a: 29)(dReg: 6)(addr: 10)
[cycle 1048] ITYPE: (PC: 20f350)(sReg_a: 7)(dReg: 255)(addr: 20f340)
[cycle 1049] 
IF1 :
	BRANCH: (PC: 20f350)(sReg_a: 7)(sReg_b: 0)(addr: 20f340)
IF2 :
	SPECIAL:
ID :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
MEM1 :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1049] NOP:
[cycle 1050] 
IF1 :
	RTYPE:(PC: 20f354)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
IF2 :
	BRANCH: (PC: 20f350)(sReg_a: 7)(sReg_b: 0)(addr: 20f340)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
MEM2 :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
WB :
	NOP:
[cycle 1050] NOP:
[cycle 1051] 
IF1 :
	JRTYPE: (PC: 20f358) (sReg_a: 255)(addr: 20cf30)
IF2 :
	RTYPE:(PC: 20f354)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
ID :
	BRANCH: (PC: 20f350)(sReg_a: 7)(sReg_b: 0)(addr: 20f340)
EX1 :
	SPECIAL:
EX2 :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
WB :
	STORE: (PC: 20cf28)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7534)
[cycle 1051] STORE: (PC: 20f358)(sReg_a: 31)(sReg_b: 255)(addr: 20cf30)
[cycle 1052] 
IF1 :
	ITYPE:(PC: 20cf30)(sReg_a: 2)(dReg: 2)(addr: 1)
IF2 :
	JRTYPE: (PC: 20f358) (sReg_a: 255)(addr: 20cf30)
ID :
	RTYPE:(PC: 20f354)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
EX1 :
	BRANCH: (PC: 20f350)(sReg_a: 7)(sReg_b: 0)(addr: 20f340)
EX2 :
	SPECIAL:
MEM1 :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 20cf2c)(addr: 20f348)
[cycle 1052] JTYPE: (PC: 20cf30)(addr: 1)
[cycle 1053] 
IF1 :
	STORE: (PC: 20cf34)(sReg_a: 28)(sReg_b: 16)(addr: 10004880)
IF2 :
	ITYPE:(PC: 20cf30)(sReg_a: 2)(dReg: 2)(addr: 1)
ID :
	JRTYPE: (PC: 20f358) (sReg_a: 255)(addr: 20cf30)
EX1 :
	RTYPE:(PC: 20f354)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
EX2 :
	BRANCH: (PC: 20f350)(sReg_a: 7)(sReg_b: 0)(addr: 20f340)
MEM1 :
	SPECIAL:
MEM2 :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
WB :
	NOP:
[cycle 1053] NOP:
[cycle 1054] 
IF1 :
	LOAD:(PC: 20cf38)(sReg_a: 29)(dReg: 31)(addr: 80411378)
IF2 :
	STORE: (PC: 20cf34)(sReg_a: 28)(sReg_b: 16)(addr: 10004880)
ID :
	ITYPE:(PC: 20cf30)(sReg_a: 2)(dReg: 2)(addr: 1)
EX1 :
	JRTYPE: (PC: 20f358) (sReg_a: 255)(addr: 20cf30)
EX2 :
	RTYPE:(PC: 20f354)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
MEM1 :
	BRANCH: (PC: 20f350)(sReg_a: 7)(sReg_b: 0)(addr: 20f340)
MEM2 :
	SPECIAL:
WB :
	ITYPE:(PC: 20f348)(sReg_a: 0)(dReg: 2)(addr: 36)
[cycle 1054] ITYPE: (PC: 20cf38)(sReg_a: 29)(dReg: 31)(addr: 80411378)
[cycle 1055] 
IF1 :
	LOAD:(PC: 20cf38)(sReg_a: 29)(dReg: 31)(addr: 80411378)
IF2 :
	STORE: (PC: 20cf34)(sReg_a: 28)(sReg_b: 16)(addr: 10004880)
ID :
	ITYPE:(PC: 20cf30)(sReg_a: 2)(dReg: 2)(addr: 1)
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 20f358) (sReg_a: 255)(addr: 20cf30)
MEM1 :
	RTYPE:(PC: 20f354)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
MEM2 :
	BRANCH: (PC: 20f350)(sReg_a: 7)(sReg_b: 0)(addr: 20f340)
WB :
	SPECIAL:
[cycle 1055] SPECIAL:
[cycle 1056] 
IF1 :
	LOAD:(PC: 20cf3c)(sReg_a: 29)(dReg: 16)(addr: 7fff7518)
IF2 :
	LOAD:(PC: 20cf38)(sReg_a: 29)(dReg: 31)(addr: 80411378)
ID :
	STORE: (PC: 20cf34)(sReg_a: 28)(sReg_b: 16)(addr: 10004880)
EX1 :
	ITYPE:(PC: 20cf30)(sReg_a: 2)(dReg: 2)(addr: 1)
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 20f358) (sReg_a: 255)(addr: 20cf30)
MEM2 :
	RTYPE:(PC: 20f354)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
WB :
	BRANCH: (PC: 20f350)(sReg_a: 7)(sReg_b: 0)(addr: 20f340)
[cycle 1056] BRANCH: (PC: 20cf3c)(sReg_a: 29)(sReg_b: 255)(addr: 7fff7518)
[cycle 1057] 
IF1 :
	ITYPE:(PC: 20cf40)(sReg_a: 29)(dReg: 29)(addr: 20)
IF2 :
	LOAD:(PC: 20cf3c)(sReg_a: 29)(dReg: 16)(addr: 7fff7518)
ID :
	LOAD:(PC: 20cf38)(sReg_a: 29)(dReg: 31)(addr: 80411378)
EX1 :
	STORE: (PC: 20cf34)(sReg_a: 28)(sReg_b: 16)(addr: 10004880)
EX2 :
	ITYPE:(PC: 20cf30)(sReg_a: 2)(dReg: 2)(addr: 1)
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 20f358) (sReg_a: 255)(addr: 20cf30)
WB :
	RTYPE:(PC: 20f354)(sReg_a: 255)(sReg_b: 255)(dReg: 255) 
[cycle 1057] RTYPE: (PC: 20cf40)(sReg_a: 29)(sReg_b: 255)(dReg: 29) 
[cycle 1058] 
IF1 :
	JRTYPE: (PC: 20cf44) (sReg_a: 255)(addr: 20f2fc)
IF2 :
	ITYPE:(PC: 20cf40)(sReg_a: 29)(dReg: 29)(addr: 20)
ID :
	LOAD:(PC: 20cf3c)(sReg_a: 29)(dReg: 16)(addr: 7fff7518)
EX1 :
	LOAD:(PC: 20cf38)(sReg_a: 29)(dReg: 31)(addr: 80411378)
EX2 :
	STORE: (PC: 20cf34)(sReg_a: 28)(sReg_b: 16)(addr: 10004880)
MEM1 :
	ITYPE:(PC: 20cf30)(sReg_a: 2)(dReg: 2)(addr: 1)
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 20f358) (sReg_a: 255)(addr: 20cf30)
[cycle 1058] JRTYPE: (PC: 20cf44) (sReg_a: 255)(addr: 20f2fc)
[cycle 1059] 
IF1 :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
IF2 :
	JRTYPE: (PC: 20cf44) (sReg_a: 255)(addr: 20f2fc)
ID :
	ITYPE:(PC: 20cf40)(sReg_a: 29)(dReg: 29)(addr: 20)
EX1 :
	LOAD:(PC: 20cf3c)(sReg_a: 29)(dReg: 16)(addr: 7fff7518)
EX2 :
	LOAD:(PC: 20cf38)(sReg_a: 29)(dReg: 31)(addr: 80411378)
MEM1 :
	STORE: (PC: 20cf34)(sReg_a: 28)(sReg_b: 16)(addr: 10004880)
MEM2 :
	ITYPE:(PC: 20cf30)(sReg_a: 2)(dReg: 2)(addr: 1)
WB :
	NOP:
[cycle 1059] NOP:
[cycle 1060] 
IF1 :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
IF2 :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
ID :
	JRTYPE: (PC: 20cf44) (sReg_a: 255)(addr: 20f2fc)
EX1 :
	ITYPE:(PC: 20cf40)(sReg_a: 29)(dReg: 29)(addr: 20)
EX2 :
	LOAD:(PC: 20cf3c)(sReg_a: 29)(dReg: 16)(addr: 7fff7518)
MEM1 :
	LOAD:(PC: 20cf38)(sReg_a: 29)(dReg: 31)(addr: 80411378)
MEM2 :
	STORE: (PC: 20cf34)(sReg_a: 28)(sReg_b: 16)(addr: 10004880)
WB :
	ITYPE:(PC: 20cf30)(sReg_a: 2)(dReg: 2)(addr: 1)
[cycle 1060] ITYPE: (PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
[cycle 1061] 
IF1 :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
IF2 :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
ID :
	JRTYPE: (PC: 20cf44) (sReg_a: 255)(addr: 20f2fc)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20cf40)(sReg_a: 29)(dReg: 29)(addr: 20)
MEM1 :
	LOAD:(PC: 20cf3c)(sReg_a: 29)(dReg: 16)(addr: 7fff7518)
MEM2 :
	LOAD:(PC: 20cf38)(sReg_a: 29)(dReg: 31)(addr: 80411378)
WB :
	STORE: (PC: 20cf34)(sReg_a: 28)(sReg_b: 16)(addr: 10004880)
[cycle 1061] STORE: (PC: 20f300)(sReg_a: 16)(sReg_b: 255)(addr: 10003431)
[cycle 1062] 
IF1 :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
IF2 :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
ID :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
EX1 :
	JRTYPE: (PC: 20cf44) (sReg_a: 255)(addr: 20f2fc)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20cf40)(sReg_a: 29)(dReg: 29)(addr: 20)
MEM2 :
	LOAD:(PC: 20cf3c)(sReg_a: 29)(dReg: 16)(addr: 7fff7518)
WB :
	LOAD:(PC: 20cf38)(sReg_a: 29)(dReg: 31)(addr: 80411378)
[cycle 1062] LOAD: (PC: 20f304)(sReg_a: 16)(dReg: 255)(addr: 10003458)
[cycle 1063] 
IF1 :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
IF2 :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
ID :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 20cf44) (sReg_a: 255)(addr: 20f2fc)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20cf40)(sReg_a: 29)(dReg: 29)(addr: 20)
WB :
	LOAD:(PC: 20cf3c)(sReg_a: 29)(dReg: 16)(addr: 7fff7518)
[cycle 1063] LOAD: (PC: 20f304)(sReg_a: 16)(dReg: 255)(addr: 10003458)
[cycle 1064] 
IF1 :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
IF2 :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
ID :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 20cf44) (sReg_a: 255)(addr: 20f2fc)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20cf40)(sReg_a: 29)(dReg: 29)(addr: 20)
[cycle 1064] ITYPE: (PC: 20f304)(sReg_a: 16)(dReg: 255)(addr: 10003458)
[cycle 1065] 
IF1 :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
IF2 :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
ID :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 20cf44) (sReg_a: 255)(addr: 20f2fc)
WB :
	NOP:
[cycle 1065] NOP:
[cycle 1066] 
IF1 :
	ITYPE:(PC: 20f308)(sReg_a: 2)(dReg: 2)(addr: 1000)
IF2 :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
ID :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
EX1 :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 20cf44) (sReg_a: 255)(addr: 20f2fc)
[cycle 1066] JRTYPE: (PC: 20f308) (sReg_a: 2)(addr: 1000)
[cycle 1067] 
IF1 :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
IF2 :
	ITYPE:(PC: 20f308)(sReg_a: 2)(dReg: 2)(addr: 1000)
ID :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
EX1 :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
EX2 :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1067] NOP:
[cycle 1068] 
IF1 :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
IF2 :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
ID :
	ITYPE:(PC: 20f308)(sReg_a: 2)(dReg: 2)(addr: 1000)
EX1 :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
EX2 :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
MEM1 :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1068] NOP:
[cycle 1069] 
IF1 :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
IF2 :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
ID :
	ITYPE:(PC: 20f308)(sReg_a: 2)(dReg: 2)(addr: 1000)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
MEM1 :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
MEM2 :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
WB :
	NOP:
[cycle 1069] NOP:
[cycle 1070] 
IF1 :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
IF2 :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
ID :
	ITYPE:(PC: 20f308)(sReg_a: 2)(dReg: 2)(addr: 1000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
MEM2 :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
WB :
	BRANCH: (PC: 20f2fc)(sReg_a: 2)(sReg_b: 0)(addr: 20f310)
[cycle 1070] BRANCH: (PC: 20f310)(sReg_a: 29)(sReg_b: 255)(addr: 7fff8538)
[cycle 1071] 
IF1 :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
IF2 :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
ID :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
EX1 :
	ITYPE:(PC: 20f308)(sReg_a: 2)(dReg: 2)(addr: 1000)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
WB :
	LOAD:(PC: 20f300)(sReg_a: 16)(dReg: 2)(addr: 10003431)
[cycle 1071] LOAD: (PC: 20f314)(sReg_a: 16)(dReg: 255)(addr: 10003444)
[cycle 1072] 
IF1 :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
IF2 :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
ID :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20f308)(sReg_a: 2)(dReg: 2)(addr: 1000)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	STORE: (PC: 20f304)(sReg_a: 16)(sReg_b: 0)(addr: 10003458)
[cycle 1072] STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
[cycle 1073] 
IF1 :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
IF2 :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
ID :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
EX1 :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20f308)(sReg_a: 2)(dReg: 2)(addr: 1000)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1073] NOP:
[cycle 1074] 
IF1 :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
IF2 :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
ID :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
EX1 :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
EX2 :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20f308)(sReg_a: 2)(dReg: 2)(addr: 1000)
WB :
	NOP:
[cycle 1074] NOP:
[cycle 1075] 
IF1 :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
IF2 :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
ID :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
MEM1 :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20f308)(sReg_a: 2)(dReg: 2)(addr: 1000)
[cycle 1075] ITYPE: (PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
[cycle 1076] 
IF1 :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
IF2 :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
ID :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
MEM2 :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
WB :
	NOP:
[cycle 1076] NOP:
[cycle 1077] 
IF1 :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
IF2 :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
ID :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
WB :
	STORE: (PC: 20f30c)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
[cycle 1077] STORE: (PC: 20f31c)(sReg_a: 29)(sReg_b: 255)(addr: 7fff7539)
[cycle 1078] 
IF1 :
	LOAD:(PC: 20f320)(sReg_a: 29)(dReg: 16)(addr: 8fffa968)
IF2 :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
ID :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
EX1 :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20f310)(sReg_a: 29)(dReg: 2)(addr: 7fff8538)
[cycle 1078] LOAD: (PC: 20f320)(sReg_a: 29)(dReg: 16)(addr: 8fffa968)
[cycle 1079] 
IF1 :
	LOAD:(PC: 20f320)(sReg_a: 29)(dReg: 16)(addr: 8fffa968)
IF2 :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
ID :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1079] NOP:
[cycle 1080] 
IF1 :
	ITYPE:(PC: 20f324)(sReg_a: 29)(dReg: 29)(addr: 60)
IF2 :
	LOAD:(PC: 20f320)(sReg_a: 29)(dReg: 16)(addr: 8fffa968)
ID :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
EX1 :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1080] NOP:
[cycle 1081] 
IF1 :
	JRTYPE: (PC: 20f328) (sReg_a: 255)(addr: 20c7bc)
IF2 :
	ITYPE:(PC: 20f324)(sReg_a: 29)(dReg: 29)(addr: 60)
ID :
	LOAD:(PC: 20f320)(sReg_a: 29)(dReg: 16)(addr: 8fffa968)
EX1 :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
EX2 :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
WB :
	NOP:
[cycle 1081] NOP:
[cycle 1082] 
IF1 :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
IF2 :
	JRTYPE: (PC: 20f328) (sReg_a: 255)(addr: 20c7bc)
ID :
	ITYPE:(PC: 20f324)(sReg_a: 29)(dReg: 29)(addr: 60)
EX1 :
	LOAD:(PC: 20f320)(sReg_a: 29)(dReg: 16)(addr: 8fffa968)
EX2 :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
MEM1 :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20f314)(sReg_a: 16)(sReg_b: 2)(addr: 10003444)
[cycle 1082] STORE: (PC: 20c7bc)(sReg_a: 16)(sReg_b: 255)(addr: 10003830)
[cycle 1083] 
IF1 :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
IF2 :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
ID :
	JRTYPE: (PC: 20f328) (sReg_a: 255)(addr: 20c7bc)
EX1 :
	ITYPE:(PC: 20f324)(sReg_a: 29)(dReg: 29)(addr: 60)
EX2 :
	LOAD:(PC: 20f320)(sReg_a: 29)(dReg: 16)(addr: 8fffa968)
MEM1 :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
MEM2 :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
WB :
	NOP:
[cycle 1083] NOP:
[cycle 1084] 
IF1 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
IF2 :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
ID :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
EX1 :
	JRTYPE: (PC: 20f328) (sReg_a: 255)(addr: 20c7bc)
EX2 :
	ITYPE:(PC: 20f324)(sReg_a: 29)(dReg: 29)(addr: 60)
MEM1 :
	LOAD:(PC: 20f320)(sReg_a: 29)(dReg: 16)(addr: 8fffa968)
MEM2 :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
WB :
	LOAD:(PC: 20f318)(sReg_a: 29)(dReg: 31)(addr: 80415b30)
[cycle 1084] LOAD: (PC: 20c7c4)(sReg_a: 16)(dReg: 255)(addr: 1000347c)
[cycle 1085] 
IF1 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
IF2 :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
ID :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 20f328) (sReg_a: 255)(addr: 20c7bc)
MEM1 :
	ITYPE:(PC: 20f324)(sReg_a: 29)(dReg: 29)(addr: 60)
MEM2 :
	LOAD:(PC: 20f320)(sReg_a: 29)(dReg: 16)(addr: 8fffa968)
WB :
	LOAD:(PC: 20f31c)(sReg_a: 29)(dReg: 17)(addr: 7fff7539)
[cycle 1085] LOAD: (PC: 20c7c4)(sReg_a: 16)(dReg: 255)(addr: 1000347c)
[cycle 1086] 
IF1 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
IF2 :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
ID :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 20f328) (sReg_a: 255)(addr: 20c7bc)
MEM2 :
	ITYPE:(PC: 20f324)(sReg_a: 29)(dReg: 29)(addr: 60)
WB :
	LOAD:(PC: 20f320)(sReg_a: 29)(dReg: 16)(addr: 8fffa968)
[cycle 1086] LOAD: (PC: 20c7c4)(sReg_a: 16)(dReg: 255)(addr: 1000347c)
[cycle 1087] 
IF1 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
IF2 :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
ID :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 20f328) (sReg_a: 255)(addr: 20c7bc)
WB :
	ITYPE:(PC: 20f324)(sReg_a: 29)(dReg: 29)(addr: 60)
[cycle 1087] ITYPE: (PC: 20c7c4)(sReg_a: 16)(dReg: 255)(addr: 1000347c)
[cycle 1088] 
IF1 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
IF2 :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
ID :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 20f328) (sReg_a: 255)(addr: 20c7bc)
[cycle 1088] JRTYPE: (PC: 20c7c4) (sReg_a: 255)(addr: 1000347c)
[cycle 1089] 
IF1 :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
IF2 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
ID :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1089] NOP:
[cycle 1090] 
IF1 :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
IF2 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
ID :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1090] NOP:
[cycle 1091] 
IF1 :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
IF2 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
ID :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1091] NOP:
[cycle 1092] 
IF1 :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
IF2 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
ID :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
WB :
	NOP:
[cycle 1092] NOP:
[cycle 1093] 
IF1 :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
IF2 :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
ID :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
EX1 :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c7bc)(sReg_a: 16)(dReg: 2)(addr: 10003830)
[cycle 1093] LOAD: (PC: 20c7cc)(sReg_a: 2)(dReg: 255)(addr: 20c83c)
[cycle 1094] 
IF1 :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
IF2 :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
ID :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1094] NOP:
[cycle 1095] 
IF1 :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
IF2 :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
ID :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
EX1 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1095] NOP:
[cycle 1096] 
IF1 :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
IF2 :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
EX1 :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
EX2 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
WB :
	NOP:
[cycle 1096] NOP:
[cycle 1097] 
IF1 :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
IF2 :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
MEM1 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c7c0)(sReg_a: 2)(dReg: 2)(addr: 4000)
[cycle 1097] ITYPE: (PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
[cycle 1098] 
IF1 :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
IF2 :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
MEM2 :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
WB :
	NOP:
[cycle 1098] NOP:
[cycle 1099] 
IF1 :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
IF2 :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
WB :
	STORE: (PC: 20c7c4)(sReg_a: 16)(sReg_b: 2)(addr: 1000347c)
[cycle 1099] STORE: (PC: 20c7d4)(sReg_a: 2)(sReg_b: 255)(addr: 800)
[cycle 1100] 
IF1 :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
IF2 :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
ID :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX1 :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c7c8)(sReg_a: 16)(dReg: 2)(addr: 10008430)
[cycle 1100] LOAD: (PC: 20c7d8)(sReg_a: 2)(dReg: 255)(addr: 20c83c)
[cycle 1101] 
IF1 :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
IF2 :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
ID :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1101] NOP:
[cycle 1102] 
IF1 :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
IF2 :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
ID :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
EX1 :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1102] NOP:
[cycle 1103] 
IF1 :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
IF2 :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
ID :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
WB :
	NOP:
[cycle 1103] NOP:
[cycle 1104] 
IF1 :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
IF2 :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
ID :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20c7cc)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
[cycle 1104] BRANCH: (PC: 20c7dc)(sReg_a: 16)(sReg_b: 255)(addr: 10003430)
[cycle 1105] 
IF1 :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
IF2 :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
ID :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
WB :
	NOP:
[cycle 1105] NOP:
[cycle 1106] 
IF1 :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
IF2 :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
EX1 :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c7d0)(sReg_a: 16)(dReg: 2)(addr: 10003430)
[cycle 1106] LOAD: (PC: 20c7e0)(sReg_a: 2)(dReg: 255)(addr: 20c7ec)
[cycle 1107] 
IF1 :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
IF2 :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
ID :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1107] NOP:
[cycle 1108] 
IF1 :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
IF2 :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
ID :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX1 :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1108] NOP:
[cycle 1109] 
IF1 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
IF2 :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
ID :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
EX1 :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
EX2 :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
WB :
	NOP:
[cycle 1109] NOP:
[cycle 1110] 
IF1 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
IF2 :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
ID :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
MEM1 :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20c7d4)(sReg_a: 2)(dReg: 2)(addr: 800)
[cycle 1110] ITYPE: (PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
[cycle 1111] 
IF1 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
IF2 :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
ID :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
MEM2 :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
WB :
	NOP:
[cycle 1111] NOP:
[cycle 1112] 
IF1 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
IF2 :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
ID :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
WB :
	BRANCH: (PC: 20c7d8)(sReg_a: 2)(sReg_b: 0)(addr: 20c83c)
[cycle 1112] BRANCH: (PC: 20c7f0)(sReg_a: 28)(sReg_b: 255)(addr: 90004004)
[cycle 1113] 
IF1 :
	ITYPE:(PC: 20c7f4)(sReg_a: 4)(dReg: 2)(addr: 80)
IF2 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
ID :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
EX1 :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20c7dc)(sReg_a: 16)(dReg: 2)(addr: 10003430)
[cycle 1113] LOAD: (PC: 20c7f4)(sReg_a: 4)(dReg: 2)(addr: 80)
[cycle 1114] 
IF1 :
	ITYPE:(PC: 20c7f4)(sReg_a: 4)(dReg: 2)(addr: 80)
IF2 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
ID :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1114] NOP:
[cycle 1115] 
IF1 :
	ITYPE:(PC: 20c7f4)(sReg_a: 4)(dReg: 2)(addr: 80)
IF2 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
ID :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1115] NOP:
[cycle 1116] 
IF1 :
	ITYPE:(PC: 20c7f4)(sReg_a: 4)(dReg: 2)(addr: 80)
IF2 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
ID :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
WB :
	NOP:
[cycle 1116] NOP:
[cycle 1117] 
IF1 :
	ITYPE:(PC: 20c7f4)(sReg_a: 4)(dReg: 2)(addr: 80)
IF2 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
ID :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20c7e0)(sReg_a: 2)(sReg_b: 0)(addr: 20c7ec)
[cycle 1117] BRANCH: (PC: 20c7f4)(sReg_a: 4)(sReg_b: 255)(addr: 80)
[cycle 1118] 
IF1 :
	BRANCH: (PC: 20c7f8)(sReg_a: 2)(sReg_b: 0)(addr: 20c820)
IF2 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
ID :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1118] SQUASHED:
[cycle 1119] 
IF1 :
	JTYPE: (PC: 20c7fc)(addr: 20b55c)
IF2 :
	BRANCH: (PC: 20c7f8)(sReg_a: 2)(sReg_b: 0)(addr: 20c820)
ID :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
EX1 :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1119] SQUASHED:
[cycle 1120] 
IF1 :
	LOAD:(PC: 20b55c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	JTYPE: (PC: 20c7fc)(addr: 20b55c)
ID :
	BRANCH: (PC: 20c7f8)(sReg_a: 2)(sReg_b: 0)(addr: 20c820)
EX1 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
EX2 :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1120] SQUASHED:
[cycle 1121] 
IF1 :
	ITYPE:(PC: 20b560)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
IF2 :
	LOAD:(PC: 20b55c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
ID :
	JTYPE: (PC: 20c7fc)(addr: 20b55c)
EX1 :
	BRANCH: (PC: 20c7f8)(sReg_a: 2)(sReg_b: 0)(addr: 20c820)
EX2 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
MEM1 :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1121] SQUASHED:
[cycle 1122] 
IF1 :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
IF2 :
	ITYPE:(PC: 20b560)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
ID :
	LOAD:(PC: 20b55c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
EX1 :
	JTYPE: (PC: 20c7fc)(addr: 20b55c)
EX2 :
	BRANCH: (PC: 20c7f8)(sReg_a: 2)(sReg_b: 0)(addr: 20c820)
MEM1 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
MEM2 :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
WB :
	NOP:
[cycle 1122] NOP:
[cycle 1123] 
IF1 :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
IF2 :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
ID :
	ITYPE:(PC: 20b560)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
EX1 :
	LOAD:(PC: 20b55c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
EX2 :
	JTYPE: (PC: 20c7fc)(addr: 20b55c)
MEM1 :
	BRANCH: (PC: 20c7f8)(sReg_a: 2)(sReg_b: 0)(addr: 20c820)
MEM2 :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
WB :
	LOAD:(PC: 20c7ec)(sReg_a: 16)(dReg: 4)(addr: 10003431)
[cycle 1123] LOAD: (PC: 20b568)(sReg_a: 0)(dReg: 16)(addr: 0)
[cycle 1124] 
IF1 :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
IF2 :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
ID :
	ITYPE:(PC: 20b560)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20b55c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
MEM1 :
	JTYPE: (PC: 20c7fc)(addr: 20b55c)
MEM2 :
	BRANCH: (PC: 20c7f8)(sReg_a: 2)(sReg_b: 0)(addr: 20c820)
WB :
	LOAD:(PC: 20c7f0)(sReg_a: 28)(dReg: 17)(addr: 90004004)
[cycle 1124] LOAD: (PC: 20b568)(sReg_a: 0)(dReg: 16)(addr: 0)
[cycle 1125] 
IF1 :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
IF2 :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
ID :
	ITYPE:(PC: 20b560)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20b55c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
MEM2 :
	JTYPE: (PC: 20c7fc)(addr: 20b55c)
WB :
	BRANCH: (PC: 20c7f8)(sReg_a: 2)(sReg_b: 0)(addr: 20c820)
[cycle 1125] BRANCH: (PC: 20b568)(sReg_a: 0)(sReg_b: 4)(addr: 0)
[cycle 1126] 
IF1 :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
IF2 :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
EX1 :
	ITYPE:(PC: 20b560)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20b55c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
WB :
	JTYPE: (PC: 20c7fc)(addr: 20b55c)
[cycle 1126] JTYPE: (PC: 20b56c)(addr: 7fff7594)
[cycle 1127] 
IF1 :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
IF2 :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20b560)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20b55c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
[cycle 1127] LOAD: (PC: 20b56c)(sReg_a: 29)(dReg: 255)(addr: 7fff7594)
[cycle 1128] 
IF1 :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
IF2 :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
ID :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20b560)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1128] NOP:
[cycle 1129] 
IF1 :
	STORE: (PC: 20b570)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7590)
IF2 :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
ID :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX1 :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20b560)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
WB :
	NOP:
[cycle 1129] NOP:
[cycle 1130] 
IF1 :
	STORE: (PC: 20b574)(sReg_a: 29)(sReg_b: 19)(addr: 7fff758c)
IF2 :
	STORE: (PC: 20b570)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7590)
ID :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
EX1 :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
EX2 :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20b560)(sReg_a: 29)(dReg: 29)(addr: ffffffd8)
[cycle 1130] ITYPE: (PC: 20b574)(sReg_a: 29)(dReg: 255)(addr: 7fff758c)
[cycle 1131] 
IF1 :
	STORE: (PC: 20b574)(sReg_a: 29)(sReg_b: 19)(addr: 7fff758c)
IF2 :
	STORE: (PC: 20b570)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7590)
ID :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
MEM1 :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1131] NOP:
[cycle 1132] 
IF1 :
	STORE: (PC: 20b578)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7588)
IF2 :
	STORE: (PC: 20b574)(sReg_a: 29)(sReg_b: 19)(addr: 7fff758c)
ID :
	STORE: (PC: 20b570)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7590)
EX1 :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
MEM2 :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
WB :
	NOP:
[cycle 1132] NOP:
[cycle 1133] 
IF1 :
	STORE: (PC: 20b57c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7584)
IF2 :
	STORE: (PC: 20b578)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7588)
ID :
	STORE: (PC: 20b574)(sReg_a: 29)(sReg_b: 19)(addr: 7fff758c)
EX1 :
	STORE: (PC: 20b570)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7590)
EX2 :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
WB :
	STORE: (PC: 20b564)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7580)
[cycle 1133] STORE: (PC: 20b57c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7584)
[cycle 1134] 
IF1 :
	BRANCH: (PC: 20b580)(sReg_a: 2)(sReg_b: 0)(addr: 20b58c)
IF2 :
	STORE: (PC: 20b57c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7584)
ID :
	STORE: (PC: 20b578)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7588)
EX1 :
	STORE: (PC: 20b574)(sReg_a: 29)(sReg_b: 19)(addr: 7fff758c)
EX2 :
	STORE: (PC: 20b570)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7590)
MEM1 :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20b568)(sReg_a: 0)(sReg_b: 4)(dReg: 16) 
[cycle 1134] RTYPE: (PC: 20b580)(sReg_a: 2)(sReg_b: 0)(dReg: 255) 
[cycle 1135] 
IF1 :
	BRANCH: (PC: 20b580)(sReg_a: 2)(sReg_b: 0)(addr: 20b58c)
IF2 :
	STORE: (PC: 20b57c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7584)
ID :
	STORE: (PC: 20b578)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7588)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20b574)(sReg_a: 29)(sReg_b: 19)(addr: 7fff758c)
MEM1 :
	STORE: (PC: 20b570)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7590)
MEM2 :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
WB :
	NOP:
[cycle 1135] NOP:
[cycle 1136] 
IF1 :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20b580)(sReg_a: 2)(sReg_b: 0)(addr: 20b58c)
ID :
	STORE: (PC: 20b57c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7584)
EX1 :
	STORE: (PC: 20b578)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7588)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20b574)(sReg_a: 29)(sReg_b: 19)(addr: 7fff758c)
MEM2 :
	STORE: (PC: 20b570)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7590)
WB :
	STORE: (PC: 20b56c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7594)
[cycle 1136] STORE: (PC: 20b58c)(sReg_a: 28)(sReg_b: 255)(addr: 1000c000)
[cycle 1137] 
IF1 :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
IF2 :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
ID :
	BRANCH: (PC: 20b580)(sReg_a: 2)(sReg_b: 0)(addr: 20b58c)
EX1 :
	STORE: (PC: 20b57c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7584)
EX2 :
	STORE: (PC: 20b578)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7588)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20b574)(sReg_a: 29)(sReg_b: 19)(addr: 7fff758c)
WB :
	STORE: (PC: 20b570)(sReg_a: 29)(sReg_b: 20)(addr: 7fff7590)
[cycle 1137] STORE: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
[cycle 1138] 
IF1 :
	JTYPE: (PC: 20b594)(addr: 20b288)
IF2 :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
ID :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
EX1 :
	BRANCH: (PC: 20b580)(sReg_a: 2)(sReg_b: 0)(addr: 20b58c)
EX2 :
	STORE: (PC: 20b57c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7584)
MEM1 :
	STORE: (PC: 20b578)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7588)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20b574)(sReg_a: 29)(sReg_b: 19)(addr: 7fff758c)
[cycle 1138] STORE: (PC: 20b594)(sReg_a: 255)(sReg_b: 255)(addr: 20b288)
[cycle 1139] 
IF1 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20b594)(addr: 20b288)
ID :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
EX1 :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
EX2 :
	BRANCH: (PC: 20b580)(sReg_a: 2)(sReg_b: 0)(addr: 20b58c)
MEM1 :
	STORE: (PC: 20b57c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7584)
MEM2 :
	STORE: (PC: 20b578)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7588)
WB :
	NOP:
[cycle 1139] NOP:
[cycle 1140] 
IF1 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20b594)(addr: 20b288)
ID :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
EX1 :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20b580)(sReg_a: 2)(sReg_b: 0)(addr: 20b58c)
MEM2 :
	STORE: (PC: 20b57c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7584)
WB :
	STORE: (PC: 20b578)(sReg_a: 29)(sReg_b: 18)(addr: 7fff7588)
[cycle 1140] STORE: (PC: 20b288)(sReg_a: 29)(sReg_b: 255)(addr: ffffffe8)
[cycle 1141] 
IF1 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20b594)(addr: 20b288)
ID :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
EX1 :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20b580)(sReg_a: 2)(sReg_b: 0)(addr: 20b58c)
WB :
	STORE: (PC: 20b57c)(sReg_a: 29)(sReg_b: 17)(addr: 7fff7584)
[cycle 1141] STORE: (PC: 20b288)(sReg_a: 29)(sReg_b: 255)(addr: ffffffe8)
[cycle 1142] 
IF1 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20b594)(addr: 20b288)
ID :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
EX1 :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20b580)(sReg_a: 2)(sReg_b: 0)(addr: 20b58c)
[cycle 1142] BRANCH: (PC: 20b288)(sReg_a: 29)(sReg_b: 255)(addr: ffffffe8)
[cycle 1143] 
IF1 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20b594)(addr: 20b288)
ID :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
EX1 :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1143] SQUASHED:
[cycle 1144] 
IF1 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20b594)(addr: 20b288)
ID :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1144] SQUASHED:
[cycle 1145] 
IF1 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20b594)(addr: 20b288)
ID :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1145] SQUASHED:
[cycle 1146] 
IF1 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20b594)(addr: 20b288)
ID :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
WB :
	SQUASHED:
[cycle 1146] SQUASHED:
[cycle 1147] 
IF1 :
	LOAD:(PC: 20b28c)(sReg_a: 28)(dReg: 3)(addr: 1000e000)
IF2 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20b594)(addr: 20b288)
EX1 :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20b58c)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
[cycle 1147] LOAD: (PC: 20b28c)(sReg_a: 28)(dReg: 3)(addr: 1000e000)
[cycle 1148] 
IF1 :
	ITYPE:(PC: 20b290)(sReg_a: 0)(dReg: 4)(addr: 3000)
IF2 :
	LOAD:(PC: 20b28c)(sReg_a: 28)(dReg: 3)(addr: 1000e000)
ID :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	JTYPE: (PC: 20b594)(addr: 20b288)
EX2 :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1148] NOP:
[cycle 1149] 
IF1 :
	ITYPE:(PC: 20b294)(sReg_a: 0)(dReg: 2)(addr: 400)
IF2 :
	ITYPE:(PC: 20b290)(sReg_a: 0)(dReg: 4)(addr: 3000)
ID :
	LOAD:(PC: 20b28c)(sReg_a: 28)(dReg: 3)(addr: 1000e000)
EX1 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX2 :
	JTYPE: (PC: 20b594)(addr: 20b288)
MEM1 :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1149] NOP:
[cycle 1150] 
IF1 :
	STORE: (PC: 20b298)(sReg_a: 29)(sReg_b: 31)(addr: 7fff756c)
IF2 :
	ITYPE:(PC: 20b294)(sReg_a: 0)(dReg: 2)(addr: 400)
ID :
	ITYPE:(PC: 20b290)(sReg_a: 0)(dReg: 4)(addr: 3000)
EX1 :
	LOAD:(PC: 20b28c)(sReg_a: 28)(dReg: 3)(addr: 1000e000)
EX2 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM1 :
	JTYPE: (PC: 20b594)(addr: 20b288)
MEM2 :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
WB :
	NOP:
[cycle 1150] NOP:
[cycle 1151] 
IF1 :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
IF2 :
	STORE: (PC: 20b298)(sReg_a: 29)(sReg_b: 31)(addr: 7fff756c)
ID :
	ITYPE:(PC: 20b294)(sReg_a: 0)(dReg: 2)(addr: 400)
EX1 :
	ITYPE:(PC: 20b290)(sReg_a: 0)(dReg: 4)(addr: 3000)
EX2 :
	LOAD:(PC: 20b28c)(sReg_a: 28)(dReg: 3)(addr: 1000e000)
MEM1 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM2 :
	JTYPE: (PC: 20b594)(addr: 20b288)
WB :
	BRANCH: (PC: 20b590)(sReg_a: 2)(sReg_b: 0)(addr: 20b59c)
[cycle 1151] BRANCH: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
[cycle 1152] 
IF1 :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
IF2 :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
ID :
	STORE: (PC: 20b298)(sReg_a: 29)(sReg_b: 31)(addr: 7fff756c)
EX1 :
	ITYPE:(PC: 20b294)(sReg_a: 0)(dReg: 2)(addr: 400)
EX2 :
	ITYPE:(PC: 20b290)(sReg_a: 0)(dReg: 4)(addr: 3000)
MEM1 :
	LOAD:(PC: 20b28c)(sReg_a: 28)(dReg: 3)(addr: 1000e000)
MEM2 :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
WB :
	JTYPE: (PC: 20b594)(addr: 20b288)
[cycle 1152] JTYPE: (PC: 20b2a0)(addr: 10004850)
[cycle 1153] 
IF1 :
	JTYPE: (PC: 20b2a4)(addr: 0)
IF2 :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
ID :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
EX1 :
	STORE: (PC: 20b298)(sReg_a: 29)(sReg_b: 31)(addr: 7fff756c)
EX2 :
	ITYPE:(PC: 20b294)(sReg_a: 0)(dReg: 2)(addr: 400)
MEM1 :
	ITYPE:(PC: 20b290)(sReg_a: 0)(dReg: 4)(addr: 3000)
MEM2 :
	LOAD:(PC: 20b28c)(sReg_a: 28)(dReg: 3)(addr: 1000e000)
WB :
	ITYPE:(PC: 20b288)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 1153] ITYPE: (PC: 20b2a4)(sReg_a: 3)(dReg: 31)(addr: 0)
[cycle 1154] 
IF1 :
	JTYPE: (PC: 20b2a4)(addr: 0)
IF2 :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
ID :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20b298)(sReg_a: 29)(sReg_b: 31)(addr: 7fff756c)
MEM1 :
	ITYPE:(PC: 20b294)(sReg_a: 0)(dReg: 2)(addr: 400)
MEM2 :
	ITYPE:(PC: 20b290)(sReg_a: 0)(dReg: 4)(addr: 3000)
WB :
	LOAD:(PC: 20b28c)(sReg_a: 28)(dReg: 3)(addr: 1000e000)
[cycle 1154] LOAD: (PC: 20b2a4)(sReg_a: 3)(dReg: 31)(addr: 0)
[cycle 1155] 
IF1 :
	JTYPE: (PC: 20b2a4)(addr: 0)
IF2 :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
ID :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20b298)(sReg_a: 29)(sReg_b: 31)(addr: 7fff756c)
MEM2 :
	ITYPE:(PC: 20b294)(sReg_a: 0)(dReg: 2)(addr: 400)
WB :
	ITYPE:(PC: 20b290)(sReg_a: 0)(dReg: 4)(addr: 3000)
[cycle 1155] ITYPE: (PC: 20b2a4)(sReg_a: 3)(dReg: 31)(addr: 0)
[cycle 1156] 
IF1 :
	JTYPE: (PC: 20b2a4)(addr: 0)
IF2 :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
ID :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20b298)(sReg_a: 29)(sReg_b: 31)(addr: 7fff756c)
WB :
	ITYPE:(PC: 20b294)(sReg_a: 0)(dReg: 2)(addr: 400)
[cycle 1156] ITYPE: (PC: 20b2a4)(sReg_a: 3)(dReg: 31)(addr: 0)
[cycle 1157] 
IF1 :
	JTYPE: (PC: 20b2a4)(addr: 0)
IF2 :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
ID :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	STORE: (PC: 20b298)(sReg_a: 29)(sReg_b: 31)(addr: 7fff756c)
[cycle 1157] STORE: (PC: 20b2a4)(sReg_a: 3)(sReg_b: 255)(addr: 0)
[cycle 1158] 
IF1 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20b2a4)(addr: 0)
ID :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
EX1 :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1158] NOP:
[cycle 1159] 
IF1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
IF2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20b2a4)(addr: 0)
EX1 :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
EX2 :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1159] NOP:
[cycle 1160] 
IF1 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
IF2 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
ID :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	JTYPE: (PC: 20b2a4)(addr: 0)
EX2 :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
MEM1 :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1160] NOP:
[cycle 1161] 
IF1 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
ID :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
EX1 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX2 :
	JTYPE: (PC: 20b2a4)(addr: 0)
MEM1 :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
MEM2 :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
WB :
	NOP:
[cycle 1161] NOP:
[cycle 1162] 
IF1 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
ID :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM1 :
	JTYPE: (PC: 20b2a4)(addr: 0)
MEM2 :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
WB :
	STORE: (PC: 20b29c)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7568)
[cycle 1162] STORE: (PC: 213a68)(sReg_a: 29)(sReg_b: 255)(addr: ffffffe8)
[cycle 1163] 
IF1 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
IF2 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20ea38)(addr: 213a68)
EX1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM2 :
	JTYPE: (PC: 20b2a4)(addr: 0)
WB :
	STORE: (PC: 20b2a0)(sReg_a: 28)(sReg_b: 2)(addr: 10004850)
[cycle 1163] STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
[cycle 1164] 
IF1 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
IF2 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
ID :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
EX2 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
WB :
	JTYPE: (PC: 20b2a4)(addr: 0)
[cycle 1164] JTYPE: (PC: 213a70)(addr: 7fff7538)
[cycle 1165] 
IF1 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
IF2 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
ID :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
MEM1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 1165] ITYPE: (PC: 213a70)(sReg_a: 29)(dReg: 255)(addr: 7fff7538)
[cycle 1166] 
IF1 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
IF2 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
ID :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
MEM2 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
WB :
	NOP:
[cycle 1166] NOP:
[cycle 1167] 
IF1 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
IF2 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
ID :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
EX1 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
WB :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
[cycle 1167] STORE: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
[cycle 1168] 
IF1 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
IF2 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
ID :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 20ea38)(addr: 213a68)
[cycle 1168] JTYPE: (PC: 213a74)(addr: 213a80)
[cycle 1169] 
IF1 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
IF2 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
ID :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
EX1 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1169] NOP:
[cycle 1170] 
IF1 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
IF2 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
ID :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
EX1 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
EX2 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
WB :
	NOP:
[cycle 1170] NOP:
[cycle 1171] 
IF1 :
	JTYPE: (PC: 213a88)(addr: 2162b8)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
EX1 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
EX2 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
MEM1 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 1171] ITYPE: (PC: 213a88)(sReg_a: 255)(dReg: 255)(addr: 2162b8)
[cycle 1172] 
IF1 :
	JTYPE: (PC: 213a88)(addr: 2162b8)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
MEM1 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
MEM2 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
WB :
	NOP:
[cycle 1172] NOP:
[cycle 1173] 
IF1 :
	JTYPE: (PC: 213a88)(addr: 2162b8)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
MEM2 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
WB :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
[cycle 1173] STORE: (PC: 213a88)(sReg_a: 255)(sReg_b: 255)(addr: 2162b8)
[cycle 1174] 
IF1 :
	JTYPE: (PC: 213a88)(addr: 2162b8)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
WB :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
[cycle 1174] STORE: (PC: 213a88)(sReg_a: 255)(sReg_b: 255)(addr: 2162b8)
[cycle 1175] 
IF1 :
	JTYPE: (PC: 213a88)(addr: 2162b8)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
[cycle 1175] BRANCH: (PC: 213a88)(sReg_a: 255)(sReg_b: 255)(addr: 2162b8)
[cycle 1176] 
IF1 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1176] SQUASHED:
[cycle 1177] 
IF1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
IF2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
ID :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
EX1 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1177] SQUASHED:
[cycle 1178] 
IF1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
IF2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
ID :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1178] SQUASHED:
[cycle 1179] 
IF1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
IF2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
ID :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1179] SQUASHED:
[cycle 1180] 
IF1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
IF2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
ID :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
WB :
	NOP:
[cycle 1180] NOP:
[cycle 1181] 
IF1 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
IF2 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
ID :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
EX1 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 1000c400)
[cycle 1181] LOAD: (PC: 2162c0)(sReg_a: 1)(dReg: 255)(addr: 2162c8)
[cycle 1182] 
IF1 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
IF2 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
ID :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1182] NOP:
[cycle 1183] 
IF1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
IF2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
ID :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
EX1 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1183] NOP:
[cycle 1184] 
IF1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
IF2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
ID :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
WB :
	NOP:
[cycle 1184] NOP:
[cycle 1185] 
IF1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
IF2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
ID :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
[cycle 1185] RTYPE: (PC: 2162c8)(sReg_a: 0)(sReg_b: 255)(dReg: 2) 
[cycle 1186] 
IF1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
IF2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
ID :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
WB :
	NOP:
[cycle 1186] NOP:
[cycle 1187] 
IF1 :
	SPECIAL:
IF2 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
ID :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
EX1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 1000c400)
[cycle 1187] LOAD: (PC: 2162cc)(sReg_a: 255)(dReg: 255)(addr: 0)
[cycle 1188] 
IF1 :
	SPECIAL:
IF2 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
ID :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1188] NOP:
[cycle 1189] 
IF1 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
IF2 :
	SPECIAL:
ID :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX1 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1189] NOP:
[cycle 1190] 
IF1 :
	STORE: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(addr: 100044d0)
IF2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
WB :
	NOP:
[cycle 1190] NOP:
[cycle 1191] 
IF1 :
	STORE: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(addr: 100044d0)
IF2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
[cycle 1191] RTYPE: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(dReg: 255) 
[cycle 1192] 
IF1 :
	STORE: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(addr: 100044d0)
IF2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
WB :
	NOP:
[cycle 1192] NOP:
[cycle 1193] 
IF1 :
	STORE: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(addr: 100044d0)
IF2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
[cycle 1193] BRANCH: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(addr: 100044d0)
[cycle 1194] 
IF1 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
IF2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1194] SQUASHED:
[cycle 1195] 
IF1 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
IF2 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
ID :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
EX1 :
	SPECIAL:
EX2 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1195] SQUASHED:
[cycle 1196] 
IF1 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
IF2 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
ID :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX1 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
EX2 :
	SPECIAL:
MEM1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1196] SQUASHED:
[cycle 1197] 
IF1 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
IF2 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
ID :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
EX1 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
MEM1 :
	SPECIAL:
MEM2 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
WB :
	SQUASHED:
[cycle 1197] SQUASHED:
[cycle 1198] 
IF1 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
IF2 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
ID :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX1 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
EX2 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
MEM1 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
MEM2 :
	SPECIAL:
WB :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
[cycle 1198] ITYPE: (PC: 213a94)(sReg_a: 3)(dReg: 255)(addr: 213a9c)
[cycle 1199] 
IF1 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
IF2 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
ID :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
MEM1 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
MEM2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
WB :
	SPECIAL:
[cycle 1199] SPECIAL:
[cycle 1200] 
IF1 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
IF2 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
ID :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
EX1 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
MEM2 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
WB :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
[cycle 1200] BRANCH: (PC: 213a98)(sReg_a: 0)(sReg_b: 16)(addr: 0)
[cycle 1201] 
IF1 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
IF2 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
ID :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
EX1 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
EX2 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
WB :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
[cycle 1201] RTYPE: (PC: 213a9c)(sReg_a: 29)(sReg_b: 255)(dReg: 31) 
[cycle 1202] 
IF1 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
IF2 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
ID :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
MEM1 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
[cycle 1202] JRTYPE: (PC: 213a9c) (sReg_a: 31)(addr: 8041ea40)
[cycle 1203] 
IF1 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 9004d048)
IF2 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
ID :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
EX1 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
MEM2 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 1203] NOP:
[cycle 1204] 
IF1 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 9004d048)
ID :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
EX1 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
EX2 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
WB :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
[cycle 1204] RTYPE: (PC: 213aa4)(sReg_a: 29)(sReg_b: 255)(dReg: 29) 
[cycle 1205] 
IF1 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 9004d048)
ID :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
MEM1 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
[cycle 1205] ITYPE: (PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
[cycle 1206] 
IF1 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 9004d048)
ID :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
MEM2 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
WB :
	NOP:
[cycle 1206] NOP:
[cycle 1207] 
IF1 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
IF2 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 9004d048)
EX1 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
WB :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
[cycle 1207] BRANCH: (PC: 213aa8)(sReg_a: 31)(sReg_b: 255)(addr: 20ea3c)
[cycle 1208] 
IF1 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
IF2 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
ID :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 9004d048)
EX2 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
[cycle 1208] RTYPE: (PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
[cycle 1209] 
IF1 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
IF2 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
ID :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 9004d048)
MEM1 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1209] NOP:
[cycle 1210] 
IF1 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
ID :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
EX1 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 9004d048)
MEM2 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
WB :
	NOP:
[cycle 1210] NOP:
[cycle 1211] 
IF1 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
ID :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX1 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
EX2 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 9004d048)
WB :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
[cycle 1211] LOAD: (PC: 20ea44)(sReg_a: 0)(dReg: 3)(addr: 0)
[cycle 1212] 
IF1 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
ID :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
MEM1 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 9004d048)
[cycle 1212] LOAD: (PC: 20ea44)(sReg_a: 0)(dReg: 3)(addr: 0)
[cycle 1213] 
IF1 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
ID :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
MEM2 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
WB :
	NOP:
[cycle 1213] NOP:
[cycle 1214] 
IF1 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
ID :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
WB :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
[cycle 1214] ITYPE: (PC: 20ea48)(sReg_a: 2)(dReg: 2)(addr: 0)
[cycle 1215] 
IF1 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
ID :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
[cycle 1215] JRTYPE: (PC: 20ea48) (sReg_a: 2)(addr: 0)
[cycle 1216] 
IF1 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
IF2 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
ID :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1216] NOP:
[cycle 1217] 
IF1 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
IF2 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
ID :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 1217] NOP:
[cycle 1218] 
IF1 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
ID :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
EX1 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
[cycle 1218] RTYPE: (PC: 20ea50)(sReg_a: 29)(sReg_b: 255)(dReg: 29) 
[cycle 1219] 
IF1 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
ID :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
WB :
	NOP:
[cycle 1219] NOP:
[cycle 1220] 
IF1 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
IF2 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
EX1 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
[cycle 1220] RTYPE: (PC: 20ea54)(sReg_a: 31)(sReg_b: 255)(dReg: 255) 
[cycle 1221] 
IF1 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
IF2 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
WB :
	NOP:
[cycle 1221] NOP:
[cycle 1222] 
IF1 :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
IF2 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
ID :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
[cycle 1222] RTYPE: (PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
[cycle 1223] 
IF1 :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
IF2 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
ID :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
WB :
	NOP:
[cycle 1223] NOP:
[cycle 1224] 
IF1 :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
IF2 :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
ID :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
EX1 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
[cycle 1224] RTYPE: (PC: 20b2ac)(sReg_a: 16)(sReg_b: 255)(dReg: 2) 
[cycle 1225] 
IF1 :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
IF2 :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
ID :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
WB :
	NOP:
[cycle 1225] NOP:
[cycle 1226] 
IF1 :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
IF2 :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
ID :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
EX1 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
[cycle 1226] LOAD: (PC: 20b2b0)(sReg_a: 2)(dReg: 255)(addr: 20b2c8)
[cycle 1227] 
IF1 :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
IF2 :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
ID :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
WB :
	NOP:
[cycle 1227] NOP:
[cycle 1228] 
IF1 :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
IF2 :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
ID :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
EX1 :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
[cycle 1228] ITYPE: (PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
[cycle 1229] 
IF1 :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
IF2 :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
ID :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
WB :
	NOP:
[cycle 1229] NOP:
[cycle 1230] 
IF1 :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
IF2 :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
ID :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
EX1 :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2a8)
[cycle 1230] JRTYPE: (PC: 20b2b8) (sReg_a: 4)(addr: 0)
[cycle 1231] 
IF1 :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
IF2 :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
ID :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
WB :
	NOP:
[cycle 1231] NOP:
[cycle 1232] 
IF1 :
	LOAD:(PC: 20b2bc)(sReg_a: 28)(dReg: 2)(addr: 1000cb20)
IF2 :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
ID :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
EX1 :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20b2a8)(sReg_a: 0)(sReg_b: 2)(dReg: 16) 
[cycle 1232] RTYPE: (PC: 20b2bc)(sReg_a: 28)(sReg_b: 255)(dReg: 2) 
[cycle 1233] 
IF1 :
	LOAD:(PC: 20b2bc)(sReg_a: 28)(dReg: 2)(addr: 1000cb20)
IF2 :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
ID :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
WB :
	NOP:
[cycle 1233] NOP:
[cycle 1234] 
IF1 :
	RTYPE:(PC: 20b2c0)(sReg_a: 16)(sReg_b: 4)(dReg: 16) 
IF2 :
	LOAD:(PC: 20b2bc)(sReg_a: 28)(dReg: 2)(addr: 1000cb20)
ID :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
EX1 :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20b2ac)(sReg_a: 16)(dReg: 2)(addr: fff)
[cycle 1234] ITYPE: (PC: 20b2c0)(sReg_a: 16)(dReg: 16)(addr: 0)
[cycle 1235] 
IF1 :
	RTYPE:(PC: 20b2c0)(sReg_a: 16)(sReg_b: 4)(dReg: 16) 
IF2 :
	LOAD:(PC: 20b2bc)(sReg_a: 28)(dReg: 2)(addr: 1000cb20)
ID :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
WB :
	NOP:
[cycle 1235] NOP:
[cycle 1236] 
IF1 :
	JTYPE: (PC: 20b2c4)(addr: 0)
IF2 :
	RTYPE:(PC: 20b2c0)(sReg_a: 16)(sReg_b: 4)(dReg: 16) 
ID :
	LOAD:(PC: 20b2bc)(sReg_a: 28)(dReg: 2)(addr: 1000cb20)
EX1 :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20b2b0)(sReg_a: 2)(sReg_b: 0)(addr: 20b2c8)
[cycle 1236] BRANCH: (PC: 20b2c4)(sReg_a: 2)(sReg_b: 255)(addr: 0)
[cycle 1237] 
IF1 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20b2c4)(addr: 0)
ID :
	RTYPE:(PC: 20b2c0)(sReg_a: 16)(sReg_b: 4)(dReg: 16) 
EX1 :
	LOAD:(PC: 20b2bc)(sReg_a: 28)(dReg: 2)(addr: 1000cb20)
EX2 :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
WB :
	NOP:
[cycle 1237] NOP:
[cycle 1238] 
IF1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
IF2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20b2c4)(addr: 0)
EX1 :
	RTYPE:(PC: 20b2c0)(sReg_a: 16)(sReg_b: 4)(dReg: 16) 
EX2 :
	LOAD:(PC: 20b2bc)(sReg_a: 28)(dReg: 2)(addr: 1000cb20)
MEM1 :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20b2b4)(sReg_a: 0)(dReg: 4)(addr: 1000)
[cycle 1238] ITYPE: (PC: 20ea34)(sReg_a: 29)(dReg: 255)(addr: 7fff7550)
[cycle 1239] 
IF1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
IF2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20b2c4)(addr: 0)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20b2c0)(sReg_a: 16)(sReg_b: 4)(dReg: 16) 
MEM1 :
	LOAD:(PC: 20b2bc)(sReg_a: 28)(dReg: 2)(addr: 1000cb20)
MEM2 :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
WB :
	NOP:
[cycle 1239] NOP:
[cycle 1240] 
IF1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
IF2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20b2c4)(addr: 0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20b2c0)(sReg_a: 16)(sReg_b: 4)(dReg: 16) 
MEM2 :
	LOAD:(PC: 20b2bc)(sReg_a: 28)(dReg: 2)(addr: 1000cb20)
WB :
	RTYPE:(PC: 20b2b8)(sReg_a: 4)(sReg_b: 2)(dReg: 4) 
[cycle 1240] RTYPE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(dReg: 255) 
[cycle 1241] 
IF1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
IF2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20b2c4)(addr: 0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20b2c0)(sReg_a: 16)(sReg_b: 4)(dReg: 16) 
WB :
	LOAD:(PC: 20b2bc)(sReg_a: 28)(dReg: 2)(addr: 1000cb20)
[cycle 1241] LOAD: (PC: 20ea34)(sReg_a: 29)(dReg: 255)(addr: 7fff7550)
[cycle 1242] 
IF1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
IF2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20b2c4)(addr: 0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20b2c0)(sReg_a: 16)(sReg_b: 4)(dReg: 16) 
[cycle 1242] RTYPE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(dReg: 255) 
[cycle 1243] 
IF1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
IF2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20b2c4)(addr: 0)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1243] NOP:
[cycle 1244] 
IF1 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
IF2 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
ID :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	JTYPE: (PC: 20b2c4)(addr: 0)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1244] NOP:
[cycle 1245] 
IF1 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
ID :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
EX1 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX2 :
	JTYPE: (PC: 20b2c4)(addr: 0)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1245] NOP:
[cycle 1246] 
IF1 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
IF2 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
ID :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM1 :
	JTYPE: (PC: 20b2c4)(addr: 0)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1246] NOP:
[cycle 1247] 
IF1 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
IF2 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
ID :
	JTYPE: (PC: 20ea38)(addr: 213a68)
EX1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM2 :
	JTYPE: (PC: 20b2c4)(addr: 0)
WB :
	NOP:
[cycle 1247] NOP:
[cycle 1248] 
IF1 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
IF2 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
ID :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
EX2 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
WB :
	JTYPE: (PC: 20b2c4)(addr: 0)
[cycle 1248] JTYPE: (PC: 213a70)(addr: 7fff7538)
[cycle 1249] 
IF1 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
IF2 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
ID :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	NOP:
EX2 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
MEM1 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20ea30)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 1249] ITYPE: (PC: 213a70)(sReg_a: 29)(dReg: 255)(addr: 7fff7538)
[cycle 1250] 
IF1 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
IF2 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
ID :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
MEM2 :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
WB :
	NOP:
[cycle 1250] NOP:
[cycle 1251] 
IF1 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
IF2 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
ID :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
EX1 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	JTYPE: (PC: 20ea38)(addr: 213a68)
WB :
	STORE: (PC: 20ea34)(sReg_a: 29)(sReg_b: 31)(addr: 7fff7550)
[cycle 1251] STORE: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
[cycle 1252] 
IF1 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
IF2 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
ID :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	JTYPE: (PC: 20ea38)(addr: 213a68)
[cycle 1252] JTYPE: (PC: 213a74)(addr: 213a80)
[cycle 1253] 
IF1 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
IF2 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
ID :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
EX1 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1253] NOP:
[cycle 1254] 
IF1 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
IF2 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
ID :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
EX1 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
EX2 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
WB :
	NOP:
[cycle 1254] NOP:
[cycle 1255] 
IF1 :
	JTYPE: (PC: 213a88)(addr: 2162b8)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
EX1 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
EX2 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
MEM1 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 213a68)(sReg_a: 29)(dReg: 29)(addr: ffffffe8)
[cycle 1255] ITYPE: (PC: 213a88)(sReg_a: 255)(dReg: 255)(addr: 2162b8)
[cycle 1256] 
IF1 :
	JTYPE: (PC: 213a88)(addr: 2162b8)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
MEM1 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
MEM2 :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
WB :
	NOP:
[cycle 1256] NOP:
[cycle 1257] 
IF1 :
	JTYPE: (PC: 213a88)(addr: 2162b8)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
MEM2 :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
WB :
	STORE: (PC: 213a6c)(sReg_a: 29)(sReg_b: 31)(addr: 7fff753c)
[cycle 1257] STORE: (PC: 213a88)(sReg_a: 255)(sReg_b: 255)(addr: 2162b8)
[cycle 1258] 
IF1 :
	JTYPE: (PC: 213a88)(addr: 2162b8)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
WB :
	STORE: (PC: 213a70)(sReg_a: 29)(sReg_b: 16)(addr: 7fff7538)
[cycle 1258] STORE: (PC: 213a88)(sReg_a: 255)(sReg_b: 255)(addr: 2162b8)
[cycle 1259] 
IF1 :
	JTYPE: (PC: 213a88)(addr: 2162b8)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 213a74)(sReg_a: 4)(sReg_b: 0)(addr: 213a80)
[cycle 1259] BRANCH: (PC: 213a88)(sReg_a: 255)(sReg_b: 255)(addr: 2162b8)
[cycle 1260] 
IF1 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
IF2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
ID :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1260] SQUASHED:
[cycle 1261] 
IF1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
IF2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
ID :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
EX1 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1261] SQUASHED:
[cycle 1262] 
IF1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
IF2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
ID :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1262] SQUASHED:
[cycle 1263] 
IF1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
IF2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
ID :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1263] SQUASHED:
[cycle 1264] 
IF1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
IF2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
ID :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
WB :
	NOP:
[cycle 1264] NOP:
[cycle 1265] 
IF1 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
IF2 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
ID :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
EX1 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 213a80)(sReg_a: 28)(dReg: 16)(addr: 20062000)
[cycle 1265] LOAD: (PC: 2162c0)(sReg_a: 1)(dReg: 255)(addr: 2162c8)
[cycle 1266] 
IF1 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
IF2 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
ID :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1266] NOP:
[cycle 1267] 
IF1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
IF2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
ID :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
EX1 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1267] NOP:
[cycle 1268] 
IF1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
IF2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
ID :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
WB :
	NOP:
[cycle 1268] NOP:
[cycle 1269] 
IF1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
IF2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
ID :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 213a84)(sReg_a: 16)(sReg_b: 4)(dReg: 4) 
[cycle 1269] RTYPE: (PC: 2162c8)(sReg_a: 0)(sReg_b: 255)(dReg: 2) 
[cycle 1270] 
IF1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
IF2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
ID :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
WB :
	NOP:
[cycle 1270] NOP:
[cycle 1271] 
IF1 :
	SPECIAL:
IF2 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
ID :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
EX1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 2162b8)(sReg_a: 28)(dReg: 2)(addr: 10429460)
[cycle 1271] LOAD: (PC: 2162cc)(sReg_a: 255)(dReg: 255)(addr: 0)
[cycle 1272] 
IF1 :
	SPECIAL:
IF2 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
ID :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1272] NOP:
[cycle 1273] 
IF1 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
IF2 :
	SPECIAL:
ID :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX1 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1273] NOP:
[cycle 1274] 
IF1 :
	STORE: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(addr: 100044d0)
IF2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
WB :
	NOP:
[cycle 1274] NOP:
[cycle 1275] 
IF1 :
	STORE: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(addr: 100044d0)
IF2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 2162bc)(sReg_a: 4)(sReg_b: 2)(dReg: 1) 
[cycle 1275] RTYPE: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(dReg: 255) 
[cycle 1276] 
IF1 :
	STORE: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(addr: 100044d0)
IF2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
WB :
	NOP:
[cycle 1276] NOP:
[cycle 1277] 
IF1 :
	STORE: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(addr: 100044d0)
IF2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 2162c0)(sReg_a: 1)(sReg_b: 0)(addr: 2162c8)
[cycle 1277] BRANCH: (PC: 2162d4)(sReg_a: 28)(sReg_b: 4)(addr: 100044d0)
[cycle 1278] 
IF1 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
IF2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
ID :
	SPECIAL:
EX1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1278] SQUASHED:
[cycle 1279] 
IF1 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
IF2 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
ID :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
EX1 :
	SPECIAL:
EX2 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1279] SQUASHED:
[cycle 1280] 
IF1 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
IF2 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
ID :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX1 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
EX2 :
	SPECIAL:
MEM1 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1280] SQUASHED:
[cycle 1281] 
IF1 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
IF2 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
ID :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
EX1 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
EX2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
MEM1 :
	SPECIAL:
MEM2 :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
WB :
	SQUASHED:
[cycle 1281] SQUASHED:
[cycle 1282] 
IF1 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
IF2 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
ID :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX1 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
EX2 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
MEM1 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
MEM2 :
	SPECIAL:
WB :
	ITYPE:(PC: 2162c8)(sReg_a: 0)(dReg: 2)(addr: 11)
[cycle 1282] ITYPE: (PC: 213a94)(sReg_a: 3)(dReg: 255)(addr: 213a9c)
[cycle 1283] 
IF1 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
IF2 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
ID :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
MEM1 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
MEM2 :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
WB :
	SPECIAL:
[cycle 1283] SPECIAL:
[cycle 1284] 
IF1 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
IF2 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
ID :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
EX1 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
MEM2 :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
WB :
	BRANCH: (PC: 2162d0)(sReg_a: 7)(sReg_b: 0)(addr: 2162e0)
[cycle 1284] BRANCH: (PC: 213a98)(sReg_a: 0)(sReg_b: 16)(addr: 0)
[cycle 1285] 
IF1 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
IF2 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
ID :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
EX1 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
EX2 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
WB :
	RTYPE:(PC: 2162d8)(sReg_a: 0)(sReg_b: 0)(dReg: 2) 
[cycle 1285] RTYPE: (PC: 213a9c)(sReg_a: 29)(sReg_b: 255)(dReg: 31) 
[cycle 1286] 
IF1 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
IF2 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
ID :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
MEM1 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 2162dc) (sReg_a: 255)(addr: 213a8c)
[cycle 1286] JRTYPE: (PC: 213a9c) (sReg_a: 31)(addr: 8041ea40)
[cycle 1287] 
IF1 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 90050048)
IF2 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
ID :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
EX1 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
MEM2 :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 1287] NOP:
[cycle 1288] 
IF1 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 90050048)
ID :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
EX1 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
EX2 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
WB :
	RTYPE:(PC: 213a8c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
[cycle 1288] RTYPE: (PC: 213aa4)(sReg_a: 29)(sReg_b: 255)(dReg: 29) 
[cycle 1289] 
IF1 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 90050048)
ID :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
MEM1 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 213a90)(sReg_a: 0)(dReg: 2)(addr: ffffffff)
[cycle 1289] ITYPE: (PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
[cycle 1290] 
IF1 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 90050048)
ID :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
MEM2 :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
WB :
	NOP:
[cycle 1290] NOP:
[cycle 1291] 
IF1 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
IF2 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 90050048)
EX1 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
WB :
	BRANCH: (PC: 213a94)(sReg_a: 3)(sReg_b: 255)(addr: 213a9c)
[cycle 1291] BRANCH: (PC: 213aa8)(sReg_a: 31)(sReg_b: 255)(addr: 20ea3c)
[cycle 1292] 
IF1 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
IF2 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
ID :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 90050048)
EX2 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 213a98)(sReg_a: 0)(sReg_b: 16)(dReg: 2) 
[cycle 1292] RTYPE: (PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
[cycle 1293] 
IF1 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
IF2 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
ID :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 90050048)
MEM1 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1293] NOP:
[cycle 1294] 
IF1 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
ID :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
EX1 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 90050048)
MEM2 :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
WB :
	NOP:
[cycle 1294] NOP:
[cycle 1295] 
IF1 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
ID :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX1 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
EX2 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 90050048)
WB :
	LOAD:(PC: 213a9c)(sReg_a: 29)(dReg: 31)(addr: 8041ea40)
[cycle 1295] LOAD: (PC: 20ea44)(sReg_a: 0)(dReg: 3)(addr: 0)
[cycle 1296] 
IF1 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
ID :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
MEM1 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 213aa0)(sReg_a: 29)(dReg: 16)(addr: 90050048)
[cycle 1296] LOAD: (PC: 20ea44)(sReg_a: 0)(dReg: 3)(addr: 0)
[cycle 1297] 
IF1 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
IF2 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
ID :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
MEM2 :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
WB :
	NOP:
[cycle 1297] NOP:
[cycle 1298] 
IF1 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
ID :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
WB :
	ITYPE:(PC: 213aa4)(sReg_a: 29)(dReg: 29)(addr: 18)
[cycle 1298] ITYPE: (PC: 20ea48)(sReg_a: 2)(dReg: 2)(addr: 0)
[cycle 1299] 
IF1 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
IF2 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
ID :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 213aa8) (sReg_a: 255)(addr: 20ea3c)
[cycle 1299] JRTYPE: (PC: 20ea48) (sReg_a: 2)(addr: 0)
[cycle 1300] 
IF1 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
IF2 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
ID :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX1 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1300] NOP:
[cycle 1301] 
IF1 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
IF2 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
ID :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
WB :
	NOP:
[cycle 1301] NOP:
[cycle 1302] 
IF1 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
ID :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
EX1 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20ea3c)(sReg_a: 0)(sReg_b: 2)(dReg: 3) 
[cycle 1302] RTYPE: (PC: 20ea50)(sReg_a: 29)(sReg_b: 255)(dReg: 29) 
[cycle 1303] 
IF1 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
IF2 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
ID :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
WB :
	NOP:
[cycle 1303] NOP:
[cycle 1304] 
IF1 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
IF2 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
EX1 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20ea40)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
[cycle 1304] RTYPE: (PC: 20ea54)(sReg_a: 31)(sReg_b: 255)(dReg: 255) 
[cycle 1305] 
IF1 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
IF2 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
ID :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
WB :
	NOP:
[cycle 1305] NOP:
[cycle 1306] 
IF1 :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
IF2 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
ID :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20ea44)(sReg_a: 0)(sReg_b: 3)(dReg: 3) 
[cycle 1306] RTYPE: (PC: 20b2c8)(sReg_a: 28)(sReg_b: 255)(dReg: 2) 
[cycle 1307] 
IF1 :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
IF2 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
ID :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
WB :
	NOP:
[cycle 1307] NOP:
[cycle 1308] 
IF1 :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
IF2 :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
ID :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
EX1 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20ea48)(sReg_a: 2)(sReg_b: 3)(dReg: 2) 
[cycle 1308] RTYPE: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(dReg: 255) 
[cycle 1309] 
IF1 :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
IF2 :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
ID :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
WB :
	NOP:
[cycle 1309] NOP:
[cycle 1310] 
IF1 :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
IF2 :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
ID :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
EX1 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20ea4c)(sReg_a: 29)(dReg: 31)(addr: 804149b8)
[cycle 1310] LOAD: (PC: 20b2d4)(sReg_a: 28)(dReg: 255)(addr: 10004988)
[cycle 1311] 
IF1 :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
IF2 :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
ID :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
EX1 :
	NOP:
EX2 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
WB :
	NOP:
[cycle 1311] NOP:
[cycle 1312] 
IF1 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
IF2 :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
ID :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
EX1 :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
EX2 :
	NOP:
MEM1 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20ea50)(sReg_a: 29)(dReg: 29)(addr: 18)
[cycle 1312] ITYPE: (PC: 20b2d8)(sReg_a: 16)(dReg: 255)(addr: 20b338)
[cycle 1313] 
IF1 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
IF2 :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
ID :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
EX1 :
	NOP:
EX2 :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
MEM1 :
	NOP:
MEM2 :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
WB :
	NOP:
[cycle 1313] NOP:
[cycle 1314] 
IF1 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
IF2 :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
ID :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
MEM2 :
	NOP:
WB :
	JRTYPE: (PC: 20ea54) (sReg_a: 255)(addr: 20b2c8)
[cycle 1314] JRTYPE: (PC: 20b2d8) (sReg_a: 255)(addr: 20b338)
[cycle 1315] 
IF1 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
IF2 :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
ID :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
EX1 :
	NOP:
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
WB :
	NOP:
[cycle 1315] NOP:
[cycle 1316] 
IF1 :
	LOAD:(PC: 20b2dc)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
ID :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
EX1 :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
EX2 :
	NOP:
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	LOAD:(PC: 20b2c8)(sReg_a: 28)(dReg: 2)(addr: 20064b20)
[cycle 1316] LOAD: (PC: 20b2dc)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
[cycle 1317] 
IF1 :
	LOAD:(PC: 20b2dc)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
ID :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
MEM1 :
	NOP:
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1317] NOP:
[cycle 1318] 
IF1 :
	LOAD:(PC: 20b2dc)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
ID :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
MEM2 :
	NOP:
WB :
	NOP:
[cycle 1318] NOP:
[cycle 1319] 
IF1 :
	LOAD:(PC: 20b2dc)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
ID :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
WB :
	NOP:
[cycle 1319] NOP:
[cycle 1320] 
IF1 :
	LOAD:(PC: 20b2dc)(sReg_a: 28)(dReg: 2)(addr: 1000c000)
IF2 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
ID :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20b2cc)(sReg_a: 2)(sReg_b: 0)(addr: 20b2d4)
[cycle 1320] BRANCH: (PC: 20b2dc)(sReg_a: 28)(sReg_b: 255)(addr: 1000c000)
[cycle 1321] 
IF1 :
	RTYPE:(PC: 20b2e0)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
IF2 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
ID :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1321] SQUASHED:
[cycle 1322] 
IF1 :
	RTYPE:(PC: 20b2e4)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
IF2 :
	RTYPE:(PC: 20b2e0)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
ID :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
EX1 :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1322] SQUASHED:
[cycle 1323] 
IF1 :
	ITYPE:(PC: 20b2e8)(sReg_a: 255)(dReg: 6)(addr: 1)
IF2 :
	RTYPE:(PC: 20b2e4)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
ID :
	RTYPE:(PC: 20b2e0)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
EX1 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
EX2 :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1323] SQUASHED:
[cycle 1324] 
IF1 :
	RTYPE:(PC: 20b2ec)(sReg_a: 6)(sReg_b: 2)(dReg: 6) 
IF2 :
	ITYPE:(PC: 20b2e8)(sReg_a: 255)(dReg: 6)(addr: 1)
ID :
	RTYPE:(PC: 20b2e4)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
EX1 :
	RTYPE:(PC: 20b2e0)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
EX2 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
MEM1 :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1324] SQUASHED:
[cycle 1325] 
IF1 :
	ITYPE:(PC: 20b2f0)(sReg_a: 255)(dReg: 6)(addr: 2)
IF2 :
	RTYPE:(PC: 20b2ec)(sReg_a: 6)(sReg_b: 2)(dReg: 6) 
ID :
	ITYPE:(PC: 20b2e8)(sReg_a: 255)(dReg: 6)(addr: 1)
EX1 :
	RTYPE:(PC: 20b2e4)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
EX2 :
	RTYPE:(PC: 20b2e0)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
MEM1 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
MEM2 :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
WB :
	NOP:
[cycle 1325] NOP:
[cycle 1326] 
IF1 :
	JTYPE: (PC: 20b2f4)(addr: 20a118)
IF2 :
	ITYPE:(PC: 20b2f0)(sReg_a: 255)(dReg: 6)(addr: 2)
ID :
	RTYPE:(PC: 20b2ec)(sReg_a: 6)(sReg_b: 2)(dReg: 6) 
EX1 :
	ITYPE:(PC: 20b2e8)(sReg_a: 255)(dReg: 6)(addr: 1)
EX2 :
	RTYPE:(PC: 20b2e4)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
MEM1 :
	RTYPE:(PC: 20b2e0)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
MEM2 :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
WB :
	STORE: (PC: 20b2d4)(sReg_a: 28)(sReg_b: 16)(addr: 10004988)
[cycle 1326] STORE: (PC: 20b2f4)(sReg_a: 255)(sReg_b: 255)(addr: 20a118)
[cycle 1327] 
IF1 :
	JTYPE: (PC: 20b2f4)(addr: 20a118)
IF2 :
	ITYPE:(PC: 20b2f0)(sReg_a: 255)(dReg: 6)(addr: 2)
ID :
	RTYPE:(PC: 20b2ec)(sReg_a: 6)(sReg_b: 2)(dReg: 6) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20b2e8)(sReg_a: 255)(dReg: 6)(addr: 1)
MEM1 :
	RTYPE:(PC: 20b2e4)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
MEM2 :
	RTYPE:(PC: 20b2e0)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
WB :
	BRANCH: (PC: 20b2d8)(sReg_a: 16)(sReg_b: 0)(addr: 20b338)
[cycle 1327] BRANCH: (PC: 20b2f4)(sReg_a: 255)(sReg_b: 255)(addr: 20a118)
[cycle 1328] 
IF1 :
	RTYPE:(PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
IF2 :
	JTYPE: (PC: 20b2f4)(addr: 20a118)
ID :
	ITYPE:(PC: 20b2f0)(sReg_a: 255)(dReg: 6)(addr: 2)
EX1 :
	RTYPE:(PC: 20b2ec)(sReg_a: 6)(sReg_b: 2)(dReg: 6) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20b2e8)(sReg_a: 255)(dReg: 6)(addr: 1)
MEM2 :
	RTYPE:(PC: 20b2e4)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
WB :
	RTYPE:(PC: 20b2e0)(sReg_a: 0)(sReg_b: 16)(dReg: 4) 
[cycle 1328] RTYPE: (PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
[cycle 1329] 
IF1 :
	RTYPE:(PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
IF2 :
	JTYPE: (PC: 20b2f4)(addr: 20a118)
ID :
	ITYPE:(PC: 20b2f0)(sReg_a: 255)(dReg: 6)(addr: 2)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20b2ec)(sReg_a: 6)(sReg_b: 2)(dReg: 6) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20b2e8)(sReg_a: 255)(dReg: 6)(addr: 1)
WB :
	RTYPE:(PC: 20b2e4)(sReg_a: 0)(sReg_b: 0)(dReg: 5) 
[cycle 1329] RTYPE: (PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
[cycle 1330] 
IF1 :
	ITYPE:(PC: 20a11c)(sReg_a: 6)(dReg: 2)(addr: 8)
IF2 :
	RTYPE:(PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
ID :
	JTYPE: (PC: 20b2f4)(addr: 20a118)
EX1 :
	ITYPE:(PC: 20b2f0)(sReg_a: 255)(dReg: 6)(addr: 2)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20b2ec)(sReg_a: 6)(sReg_b: 2)(dReg: 6) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20b2e8)(sReg_a: 255)(dReg: 6)(addr: 1)
[cycle 1330] ITYPE: (PC: 20a11c)(sReg_a: 6)(dReg: 2)(addr: 8)
[cycle 1331] 
IF1 :
	BRANCH: (PC: 20a120)(sReg_a: 2)(sReg_b: 0)(addr: 20a1b0)
IF2 :
	ITYPE:(PC: 20a11c)(sReg_a: 6)(dReg: 2)(addr: 8)
ID :
	RTYPE:(PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
EX1 :
	JTYPE: (PC: 20b2f4)(addr: 20a118)
EX2 :
	ITYPE:(PC: 20b2f0)(sReg_a: 255)(dReg: 6)(addr: 2)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20b2ec)(sReg_a: 6)(sReg_b: 2)(dReg: 6) 
WB :
	NOP:
[cycle 1331] NOP:
[cycle 1332] 
IF1 :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
IF2 :
	BRANCH: (PC: 20a120)(sReg_a: 2)(sReg_b: 0)(addr: 20a1b0)
ID :
	ITYPE:(PC: 20a11c)(sReg_a: 6)(dReg: 2)(addr: 8)
EX1 :
	RTYPE:(PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
EX2 :
	JTYPE: (PC: 20b2f4)(addr: 20a118)
MEM1 :
	ITYPE:(PC: 20b2f0)(sReg_a: 255)(dReg: 6)(addr: 2)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20b2ec)(sReg_a: 6)(sReg_b: 2)(dReg: 6) 
[cycle 1332] RTYPE: (PC: 20a124)(sReg_a: 5)(sReg_b: 255)(dReg: 7) 
[cycle 1333] 
IF1 :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
IF2 :
	BRANCH: (PC: 20a120)(sReg_a: 2)(sReg_b: 0)(addr: 20a1b0)
ID :
	ITYPE:(PC: 20a11c)(sReg_a: 6)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
MEM1 :
	JTYPE: (PC: 20b2f4)(addr: 20a118)
MEM2 :
	ITYPE:(PC: 20b2f0)(sReg_a: 255)(dReg: 6)(addr: 2)
WB :
	NOP:
[cycle 1333] NOP:
[cycle 1334] 
IF1 :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
IF2 :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
ID :
	BRANCH: (PC: 20a120)(sReg_a: 2)(sReg_b: 0)(addr: 20a1b0)
EX1 :
	ITYPE:(PC: 20a11c)(sReg_a: 6)(dReg: 2)(addr: 8)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
MEM2 :
	JTYPE: (PC: 20b2f4)(addr: 20a118)
WB :
	ITYPE:(PC: 20b2f0)(sReg_a: 255)(dReg: 6)(addr: 2)
[cycle 1334] ITYPE: (PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
[cycle 1335] 
IF1 :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
IF2 :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
ID :
	BRANCH: (PC: 20a120)(sReg_a: 2)(sReg_b: 0)(addr: 20a1b0)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a11c)(sReg_a: 6)(dReg: 2)(addr: 8)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
WB :
	JTYPE: (PC: 20b2f4)(addr: 20a118)
[cycle 1335] JTYPE: (PC: 20a128)(addr: 8)
[cycle 1336] 
IF1 :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
IF2 :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
EX1 :
	BRANCH: (PC: 20a120)(sReg_a: 2)(sReg_b: 0)(addr: 20a1b0)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a11c)(sReg_a: 6)(dReg: 2)(addr: 8)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20a118)(sReg_a: 0)(sReg_b: 4)(dReg: 8) 
[cycle 1336] RTYPE: (PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
[cycle 1337] 
IF1 :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
IF2 :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
ID :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a120)(sReg_a: 2)(sReg_b: 0)(addr: 20a1b0)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a11c)(sReg_a: 6)(dReg: 2)(addr: 8)
WB :
	NOP:
[cycle 1337] NOP:
[cycle 1338] 
IF1 :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
ID :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
EX1 :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
EX2 :
	NOP:
MEM1 :
	BRANCH: (PC: 20a120)(sReg_a: 2)(sReg_b: 0)(addr: 20a1b0)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a11c)(sReg_a: 6)(dReg: 2)(addr: 8)
[cycle 1338] ITYPE: (PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
[cycle 1339] 
IF1 :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
IF2 :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
ID :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
MEM1 :
	NOP:
MEM2 :
	BRANCH: (PC: 20a120)(sReg_a: 2)(sReg_b: 0)(addr: 20a1b0)
WB :
	NOP:
[cycle 1339] NOP:
[cycle 1340] 
IF1 :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
IF2 :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
EX1 :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
MEM2 :
	NOP:
WB :
	BRANCH: (PC: 20a120)(sReg_a: 2)(sReg_b: 0)(addr: 20a1b0)
[cycle 1340] BRANCH: (PC: 20a134)(sReg_a: 7)(sReg_b: 2)(addr: 0)
[cycle 1341] 
IF1 :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
IF2 :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
ID :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
WB :
	NOP:
[cycle 1341] NOP:
[cycle 1342] 
IF1 :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
ID :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
EX1 :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a124)(sReg_a: 5)(dReg: 7)(addr: ff)
[cycle 1342] ITYPE: (PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
[cycle 1343] 
IF1 :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
IF2 :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
ID :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
WB :
	NOP:
[cycle 1343] NOP:
[cycle 1344] 
IF1 :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
IF2 :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
ID :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
EX1 :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a128)(sReg_a: 255)(dReg: 2)(addr: 8)
[cycle 1344] ITYPE: (PC: 20a13c)(sReg_a: 2)(dReg: 255)(addr: 20a154)
[cycle 1345] 
IF1 :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
IF2 :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
ID :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
WB :
	NOP:
[cycle 1345] NOP:
[cycle 1346] 
IF1 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
IF2 :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
ID :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20a12c)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
[cycle 1346] RTYPE: (PC: 20a154)(sReg_a: 255)(sReg_b: 6)(dReg: 3) 
[cycle 1347] 
IF1 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
IF2 :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
ID :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
EX1 :
	NOP:
EX2 :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
WB :
	NOP:
[cycle 1347] NOP:
[cycle 1348] 
IF1 :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
IF2 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
ID :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
EX1 :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
EX2 :
	NOP:
MEM1 :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a130)(sReg_a: 255)(dReg: 2)(addr: 10)
[cycle 1348] ITYPE: (PC: 20a158)(sReg_a: 3)(dReg: 255)(addr: 20a190)
[cycle 1349] 
IF1 :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
IF2 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
ID :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM1 :
	NOP:
MEM2 :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
WB :
	NOP:
[cycle 1349] NOP:
[cycle 1350] 
IF1 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
IF2 :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
ID :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
EX1 :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
MEM2 :
	NOP:
WB :
	RTYPE:(PC: 20a134)(sReg_a: 7)(sReg_b: 2)(dReg: 7) 
[cycle 1350] RTYPE: (PC: 20a15c)(sReg_a: 8)(sReg_b: 255)(dReg: 2) 
[cycle 1351] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
IF2 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
ID :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
EX1 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
EX2 :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
WB :
	NOP:
[cycle 1351] NOP:
[cycle 1352] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
IF2 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
ID :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
EX1 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a138)(sReg_a: 4)(dReg: 2)(addr: 3)
[cycle 1352] ITYPE: (PC: 20a160)(sReg_a: 8)(dReg: 255)(addr: 10056000)
[cycle 1353] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
IF2 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
ID :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
EX1 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
WB :
	NOP:
[cycle 1353] NOP:
[cycle 1354] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
IF2 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
ID :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
EX1 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a13c)(sReg_a: 2)(sReg_b: 0)(addr: 20a154)
[cycle 1354] BRANCH: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
[cycle 1355] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
IF2 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
ID :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
EX1 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1355] SQUASHED:
[cycle 1356] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
IF2 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
ID :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1356] SQUASHED:
[cycle 1357] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056004)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
ID :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
EX1 :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1357] SQUASHED:
[cycle 1358] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056008)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056004)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
EX1 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
EX2 :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
WB :
	SQUASHED:
[cycle 1358] SQUASHED:
[cycle 1359] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005600c)
IF2 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056008)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056004)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
EX2 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
MEM1 :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a154)(sReg_a: 255)(dReg: 3)(addr: 5)
[cycle 1359] ITYPE: (PC: 20a16c)(sReg_a: 2)(dReg: 255)(addr: 1005600c)
[cycle 1360] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005600c)
IF2 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056008)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056004)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
MEM1 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
MEM2 :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
WB :
	NOP:
[cycle 1360] NOP:
[cycle 1361] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056010)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005600c)
ID :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056008)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056004)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
MEM2 :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
WB :
	BRANCH: (PC: 20a158)(sReg_a: 3)(sReg_b: 0)(addr: 20a190)
[cycle 1361] BRANCH: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056010)
[cycle 1362] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056014)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056010)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005600c)
EX1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056008)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056004)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
WB :
	ITYPE:(PC: 20a15c)(sReg_a: 8)(dReg: 2)(addr: 1c)
[cycle 1362] ITYPE: (PC: 20a174)(sReg_a: 2)(dReg: 255)(addr: 10056014)
[cycle 1363] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056014)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056010)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005600c)
EX1 :
	NOP:
EX2 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056008)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056004)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056000)
[cycle 1363] STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056014)
[cycle 1364] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056018)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056014)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056010)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005600c)
EX2 :
	NOP:
MEM1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056008)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056004)
WB :
	NOP:
[cycle 1364] NOP:
[cycle 1365] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005601c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056018)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056014)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056010)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005600c)
MEM1 :
	NOP:
MEM2 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056008)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056004)
[cycle 1365] STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005601c)
[cycle 1366] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005601c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056018)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056014)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056010)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005600c)
MEM2 :
	NOP:
WB :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056008)
[cycle 1366] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1367] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005601c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056018)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056014)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056010)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005600c)
WB :
	NOP:
[cycle 1367] NOP:
[cycle 1368] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005601c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056018)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056014)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056010)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005600c)
[cycle 1368] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1369] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005601c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056018)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056014)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056010)
[cycle 1369] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1370] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005601c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056018)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056014)
[cycle 1370] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
[cycle 1371] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005601c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056018)
[cycle 1371] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
[cycle 1372] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005601c)
[cycle 1372] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
[cycle 1373] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056028)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1373] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056028)
[cycle 1374] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056028)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1374] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056028)
[cycle 1375] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056028)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1375] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056028)
[cycle 1376] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056028)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1376] NOP:
[cycle 1377] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056028)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1377] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056028)
[cycle 1378] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005602c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1378] SQUASHED:
[cycle 1379] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056030)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005602c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1379] SQUASHED:
[cycle 1380] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056034)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056030)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005602c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1380] SQUASHED:
[cycle 1381] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056038)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056034)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056030)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005602c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1381] SQUASHED:
[cycle 1382] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005603c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056038)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056034)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056030)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005602c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
WB :
	NOP:
[cycle 1382] NOP:
[cycle 1383] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005603c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056038)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056034)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056030)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005602c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056020)
[cycle 1383] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1384] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005603c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056038)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056034)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056030)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005602c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056024)
[cycle 1384] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1385] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005603c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056038)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056034)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056030)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005602c)
[cycle 1385] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1386] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005603c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056038)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056034)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056030)
[cycle 1386] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1387] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005603c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056038)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056034)
[cycle 1387] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
[cycle 1388] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005603c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056038)
[cycle 1388] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
[cycle 1389] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005603c)
[cycle 1389] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
[cycle 1390] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056048)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1390] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056048)
[cycle 1391] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056048)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1391] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056048)
[cycle 1392] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056048)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1392] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056048)
[cycle 1393] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056048)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1393] NOP:
[cycle 1394] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056048)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1394] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056048)
[cycle 1395] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005604c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1395] SQUASHED:
[cycle 1396] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056050)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005604c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1396] SQUASHED:
[cycle 1397] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056054)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056050)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005604c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1397] SQUASHED:
[cycle 1398] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056058)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056054)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056050)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005604c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1398] SQUASHED:
[cycle 1399] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005605c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056058)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056054)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056050)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005604c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
WB :
	NOP:
[cycle 1399] NOP:
[cycle 1400] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005605c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056058)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056054)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056050)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005604c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056040)
[cycle 1400] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1401] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005605c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056058)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056054)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056050)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005604c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056044)
[cycle 1401] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1402] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005605c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056058)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056054)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056050)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005604c)
[cycle 1402] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1403] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005605c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056058)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056054)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056050)
[cycle 1403] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1404] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005605c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056058)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056054)
[cycle 1404] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
[cycle 1405] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005605c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056058)
[cycle 1405] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
[cycle 1406] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005605c)
[cycle 1406] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
[cycle 1407] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056068)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1407] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056068)
[cycle 1408] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056068)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1408] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056068)
[cycle 1409] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056068)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1409] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056068)
[cycle 1410] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056068)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1410] NOP:
[cycle 1411] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056068)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1411] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056068)
[cycle 1412] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005606c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1412] SQUASHED:
[cycle 1413] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056070)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005606c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1413] SQUASHED:
[cycle 1414] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056074)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056070)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005606c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1414] SQUASHED:
[cycle 1415] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056078)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056074)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056070)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005606c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1415] SQUASHED:
[cycle 1416] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005607c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056078)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056074)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056070)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005606c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
WB :
	NOP:
[cycle 1416] NOP:
[cycle 1417] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005607c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056078)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056074)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056070)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005606c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056060)
[cycle 1417] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1418] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005607c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056078)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056074)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056070)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005606c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056064)
[cycle 1418] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1419] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005607c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056078)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056074)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056070)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005606c)
[cycle 1419] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1420] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005607c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056078)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056074)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056070)
[cycle 1420] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1421] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005607c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056078)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056074)
[cycle 1421] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
[cycle 1422] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005607c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056078)
[cycle 1422] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
[cycle 1423] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005607c)
[cycle 1423] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
[cycle 1424] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056088)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1424] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056088)
[cycle 1425] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056088)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1425] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056088)
[cycle 1426] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056088)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1426] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056088)
[cycle 1427] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056088)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1427] NOP:
[cycle 1428] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056088)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1428] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056088)
[cycle 1429] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005608c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1429] SQUASHED:
[cycle 1430] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056090)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005608c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1430] SQUASHED:
[cycle 1431] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056094)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056090)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005608c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1431] SQUASHED:
[cycle 1432] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056098)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056094)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056090)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005608c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1432] SQUASHED:
[cycle 1433] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005609c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056098)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056094)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056090)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005608c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
WB :
	NOP:
[cycle 1433] NOP:
[cycle 1434] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005609c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056098)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056094)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056090)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005608c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056080)
[cycle 1434] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1435] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005609c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056098)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056094)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056090)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005608c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056084)
[cycle 1435] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1436] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005609c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056098)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056094)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056090)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005608c)
[cycle 1436] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1437] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005609c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056098)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056094)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056090)
[cycle 1437] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1438] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005609c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056098)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056094)
[cycle 1438] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
[cycle 1439] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005609c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056098)
[cycle 1439] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
[cycle 1440] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005609c)
[cycle 1440] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
[cycle 1441] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1441] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100560a8)
[cycle 1442] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1442] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100560a8)
[cycle 1443] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1443] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100560a8)
[cycle 1444] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1444] NOP:
[cycle 1445] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1445] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560a8)
[cycle 1446] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ac)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1446] SQUASHED:
[cycle 1447] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560b0)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ac)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1447] SQUASHED:
[cycle 1448] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560b4)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560b0)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ac)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1448] SQUASHED:
[cycle 1449] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560b8)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560b4)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560b0)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ac)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1449] SQUASHED:
[cycle 1450] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560bc)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560b8)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560b4)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560b0)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ac)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
WB :
	NOP:
[cycle 1450] NOP:
[cycle 1451] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560bc)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560b8)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560b4)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560b0)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ac)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560a0)
[cycle 1451] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1452] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560bc)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560b8)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560b4)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560b0)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ac)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560a4)
[cycle 1452] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1453] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560bc)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560b8)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560b4)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560b0)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ac)
[cycle 1453] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1454] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560bc)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560b8)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560b4)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560b0)
[cycle 1454] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1455] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560bc)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560b8)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560b4)
[cycle 1455] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
[cycle 1456] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560bc)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560b8)
[cycle 1456] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
[cycle 1457] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560bc)
[cycle 1457] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
[cycle 1458] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1458] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100560c8)
[cycle 1459] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1459] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100560c8)
[cycle 1460] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1460] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100560c8)
[cycle 1461] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1461] NOP:
[cycle 1462] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1462] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560c8)
[cycle 1463] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560cc)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1463] SQUASHED:
[cycle 1464] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560d0)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560cc)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1464] SQUASHED:
[cycle 1465] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560d4)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560d0)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560cc)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1465] SQUASHED:
[cycle 1466] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560d8)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560d4)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560d0)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560cc)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1466] SQUASHED:
[cycle 1467] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560dc)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560d8)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560d4)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560d0)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560cc)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
WB :
	NOP:
[cycle 1467] NOP:
[cycle 1468] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560dc)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560d8)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560d4)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560d0)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560cc)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560c0)
[cycle 1468] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1469] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560dc)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560d8)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560d4)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560d0)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560cc)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560c4)
[cycle 1469] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1470] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560dc)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560d8)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560d4)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560d0)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560cc)
[cycle 1470] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1471] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560dc)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560d8)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560d4)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560d0)
[cycle 1471] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1472] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560dc)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560d8)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560d4)
[cycle 1472] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
[cycle 1473] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560dc)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560d8)
[cycle 1473] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
[cycle 1474] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560dc)
[cycle 1474] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
[cycle 1475] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1475] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100560e8)
[cycle 1476] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1476] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100560e8)
[cycle 1477] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1477] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100560e8)
[cycle 1478] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1478] NOP:
[cycle 1479] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1479] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100560e8)
[cycle 1480] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ec)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1480] SQUASHED:
[cycle 1481] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560f0)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ec)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1481] SQUASHED:
[cycle 1482] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560f4)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560f0)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ec)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1482] SQUASHED:
[cycle 1483] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560f8)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560f4)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560f0)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ec)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1483] SQUASHED:
[cycle 1484] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560fc)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560f8)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560f4)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560f0)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ec)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
WB :
	NOP:
[cycle 1484] NOP:
[cycle 1485] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560fc)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560f8)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560f4)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560f0)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ec)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100560e0)
[cycle 1485] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1486] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560fc)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560f8)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560f4)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560f0)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ec)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100560e4)
[cycle 1486] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1487] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560fc)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560f8)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560f4)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560f0)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100560ec)
[cycle 1487] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1488] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560fc)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560f8)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560f4)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100560f0)
[cycle 1488] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1489] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560fc)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560f8)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100560f4)
[cycle 1489] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
[cycle 1490] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560fc)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100560f8)
[cycle 1490] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
[cycle 1491] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100560fc)
[cycle 1491] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
[cycle 1492] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056108)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1492] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056108)
[cycle 1493] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056108)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1493] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056108)
[cycle 1494] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056108)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1494] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056108)
[cycle 1495] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056108)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1495] NOP:
[cycle 1496] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056108)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1496] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056108)
[cycle 1497] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005610c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1497] SQUASHED:
[cycle 1498] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056110)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005610c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1498] SQUASHED:
[cycle 1499] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056114)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056110)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005610c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1499] SQUASHED:
[cycle 1500] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056118)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056114)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056110)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005610c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1500] SQUASHED:
[cycle 1501] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005611c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056118)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056114)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056110)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005610c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
WB :
	NOP:
[cycle 1501] NOP:
[cycle 1502] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005611c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056118)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056114)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056110)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005610c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056100)
[cycle 1502] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1503] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005611c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056118)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056114)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056110)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005610c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056104)
[cycle 1503] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1504] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005611c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056118)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056114)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056110)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005610c)
[cycle 1504] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1505] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005611c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056118)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056114)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056110)
[cycle 1505] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1506] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005611c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056118)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056114)
[cycle 1506] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
[cycle 1507] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005611c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056118)
[cycle 1507] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
[cycle 1508] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005611c)
[cycle 1508] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
[cycle 1509] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056128)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1509] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056128)
[cycle 1510] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056128)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1510] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056128)
[cycle 1511] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056128)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1511] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056128)
[cycle 1512] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056128)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1512] NOP:
[cycle 1513] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056128)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1513] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056128)
[cycle 1514] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005612c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1514] SQUASHED:
[cycle 1515] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056130)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005612c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1515] SQUASHED:
[cycle 1516] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056134)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056130)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005612c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1516] SQUASHED:
[cycle 1517] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056138)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056134)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056130)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005612c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1517] SQUASHED:
[cycle 1518] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005613c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056138)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056134)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056130)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005612c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
WB :
	NOP:
[cycle 1518] NOP:
[cycle 1519] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005613c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056138)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056134)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056130)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005612c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056120)
[cycle 1519] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1520] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005613c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056138)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056134)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056130)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005612c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056124)
[cycle 1520] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1521] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005613c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056138)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056134)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056130)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005612c)
[cycle 1521] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1522] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005613c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056138)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056134)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056130)
[cycle 1522] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1523] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005613c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056138)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056134)
[cycle 1523] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
[cycle 1524] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005613c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056138)
[cycle 1524] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
[cycle 1525] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005613c)
[cycle 1525] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
[cycle 1526] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056148)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1526] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056148)
[cycle 1527] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056148)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1527] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056148)
[cycle 1528] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056148)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1528] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056148)
[cycle 1529] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056148)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1529] NOP:
[cycle 1530] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056148)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1530] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056148)
[cycle 1531] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005614c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1531] SQUASHED:
[cycle 1532] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056150)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005614c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1532] SQUASHED:
[cycle 1533] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056154)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056150)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005614c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1533] SQUASHED:
[cycle 1534] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056158)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056154)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056150)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005614c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1534] SQUASHED:
[cycle 1535] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005615c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056158)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056154)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056150)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005614c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
WB :
	NOP:
[cycle 1535] NOP:
[cycle 1536] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005615c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056158)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056154)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056150)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005614c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056140)
[cycle 1536] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1537] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005615c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056158)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056154)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056150)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005614c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056144)
[cycle 1537] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1538] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005615c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056158)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056154)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056150)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005614c)
[cycle 1538] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1539] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005615c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056158)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056154)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056150)
[cycle 1539] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1540] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005615c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056158)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056154)
[cycle 1540] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
[cycle 1541] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005615c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056158)
[cycle 1541] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
[cycle 1542] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005615c)
[cycle 1542] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
[cycle 1543] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056168)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1543] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056168)
[cycle 1544] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056168)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1544] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056168)
[cycle 1545] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056168)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1545] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056168)
[cycle 1546] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056168)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1546] NOP:
[cycle 1547] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056168)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1547] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056168)
[cycle 1548] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005616c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1548] SQUASHED:
[cycle 1549] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056170)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005616c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1549] SQUASHED:
[cycle 1550] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056174)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056170)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005616c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1550] SQUASHED:
[cycle 1551] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056178)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056174)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056170)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005616c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1551] SQUASHED:
[cycle 1552] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005617c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056178)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056174)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056170)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005616c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
WB :
	NOP:
[cycle 1552] NOP:
[cycle 1553] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005617c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056178)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056174)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056170)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005616c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056160)
[cycle 1553] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1554] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005617c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056178)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056174)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056170)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005616c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056164)
[cycle 1554] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1555] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005617c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056178)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056174)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056170)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005616c)
[cycle 1555] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1556] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005617c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056178)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056174)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056170)
[cycle 1556] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1557] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005617c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056178)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056174)
[cycle 1557] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
[cycle 1558] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005617c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056178)
[cycle 1558] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
[cycle 1559] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005617c)
[cycle 1559] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
[cycle 1560] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056188)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1560] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056188)
[cycle 1561] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056188)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1561] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056188)
[cycle 1562] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056188)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1562] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056188)
[cycle 1563] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056188)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1563] NOP:
[cycle 1564] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056188)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1564] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056188)
[cycle 1565] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005618c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1565] SQUASHED:
[cycle 1566] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056190)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005618c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1566] SQUASHED:
[cycle 1567] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056194)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056190)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005618c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1567] SQUASHED:
[cycle 1568] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056198)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056194)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056190)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005618c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1568] SQUASHED:
[cycle 1569] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005619c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056198)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056194)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056190)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005618c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
WB :
	NOP:
[cycle 1569] NOP:
[cycle 1570] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005619c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056198)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056194)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056190)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005618c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056180)
[cycle 1570] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1571] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005619c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056198)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056194)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056190)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005618c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056184)
[cycle 1571] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1572] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005619c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056198)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056194)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056190)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005618c)
[cycle 1572] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1573] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005619c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056198)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056194)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056190)
[cycle 1573] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1574] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005619c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056198)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056194)
[cycle 1574] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
[cycle 1575] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005619c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056198)
[cycle 1575] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
[cycle 1576] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005619c)
[cycle 1576] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
[cycle 1577] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1577] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100561a8)
[cycle 1578] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1578] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100561a8)
[cycle 1579] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1579] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100561a8)
[cycle 1580] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1580] NOP:
[cycle 1581] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1581] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561a8)
[cycle 1582] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ac)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1582] SQUASHED:
[cycle 1583] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561b0)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ac)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1583] SQUASHED:
[cycle 1584] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561b4)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561b0)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ac)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1584] SQUASHED:
[cycle 1585] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561b8)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561b4)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561b0)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ac)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1585] SQUASHED:
[cycle 1586] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561bc)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561b8)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561b4)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561b0)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ac)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
WB :
	NOP:
[cycle 1586] NOP:
[cycle 1587] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561bc)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561b8)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561b4)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561b0)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ac)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561a0)
[cycle 1587] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1588] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561bc)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561b8)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561b4)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561b0)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ac)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561a4)
[cycle 1588] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1589] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561bc)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561b8)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561b4)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561b0)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ac)
[cycle 1589] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1590] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561bc)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561b8)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561b4)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561b0)
[cycle 1590] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1591] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561bc)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561b8)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561b4)
[cycle 1591] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
[cycle 1592] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561bc)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561b8)
[cycle 1592] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
[cycle 1593] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561bc)
[cycle 1593] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
[cycle 1594] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1594] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100561c8)
[cycle 1595] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1595] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100561c8)
[cycle 1596] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1596] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100561c8)
[cycle 1597] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1597] NOP:
[cycle 1598] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1598] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561c8)
[cycle 1599] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561cc)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1599] SQUASHED:
[cycle 1600] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561d0)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561cc)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1600] SQUASHED:
[cycle 1601] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561d4)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561d0)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561cc)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1601] SQUASHED:
[cycle 1602] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561d8)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561d4)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561d0)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561cc)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1602] SQUASHED:
[cycle 1603] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561dc)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561d8)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561d4)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561d0)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561cc)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
WB :
	NOP:
[cycle 1603] NOP:
[cycle 1604] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561dc)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561d8)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561d4)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561d0)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561cc)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561c0)
[cycle 1604] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1605] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561dc)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561d8)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561d4)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561d0)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561cc)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561c4)
[cycle 1605] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1606] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561dc)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561d8)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561d4)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561d0)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561cc)
[cycle 1606] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1607] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561dc)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561d8)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561d4)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561d0)
[cycle 1607] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1608] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561dc)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561d8)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561d4)
[cycle 1608] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
[cycle 1609] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561dc)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561d8)
[cycle 1609] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
[cycle 1610] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561dc)
[cycle 1610] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
[cycle 1611] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1611] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100561e8)
[cycle 1612] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1612] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100561e8)
[cycle 1613] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1613] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100561e8)
[cycle 1614] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1614] NOP:
[cycle 1615] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1615] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100561e8)
[cycle 1616] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ec)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1616] SQUASHED:
[cycle 1617] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561f0)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ec)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1617] SQUASHED:
[cycle 1618] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561f4)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561f0)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ec)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1618] SQUASHED:
[cycle 1619] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561f8)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561f4)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561f0)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ec)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1619] SQUASHED:
[cycle 1620] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561fc)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561f8)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561f4)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561f0)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ec)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
WB :
	NOP:
[cycle 1620] NOP:
[cycle 1621] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561fc)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561f8)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561f4)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561f0)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ec)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100561e0)
[cycle 1621] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1622] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561fc)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561f8)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561f4)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561f0)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ec)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100561e4)
[cycle 1622] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1623] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561fc)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561f8)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561f4)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561f0)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100561ec)
[cycle 1623] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1624] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561fc)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561f8)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561f4)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100561f0)
[cycle 1624] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1625] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561fc)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561f8)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100561f4)
[cycle 1625] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
[cycle 1626] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561fc)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100561f8)
[cycle 1626] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
[cycle 1627] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100561fc)
[cycle 1627] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
[cycle 1628] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056208)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1628] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056208)
[cycle 1629] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056208)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1629] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056208)
[cycle 1630] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056208)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1630] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056208)
[cycle 1631] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056208)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1631] NOP:
[cycle 1632] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056208)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1632] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056208)
[cycle 1633] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005620c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1633] SQUASHED:
[cycle 1634] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056210)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005620c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1634] SQUASHED:
[cycle 1635] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056214)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056210)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005620c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1635] SQUASHED:
[cycle 1636] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056218)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056214)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056210)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005620c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1636] SQUASHED:
[cycle 1637] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005621c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056218)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056214)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056210)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005620c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
WB :
	NOP:
[cycle 1637] NOP:
[cycle 1638] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005621c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056218)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056214)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056210)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005620c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056200)
[cycle 1638] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1639] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005621c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056218)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056214)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056210)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005620c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056204)
[cycle 1639] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1640] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005621c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056218)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056214)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056210)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005620c)
[cycle 1640] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1641] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005621c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056218)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056214)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056210)
[cycle 1641] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1642] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005621c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056218)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056214)
[cycle 1642] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
[cycle 1643] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005621c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056218)
[cycle 1643] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
[cycle 1644] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005621c)
[cycle 1644] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
[cycle 1645] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056228)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1645] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056228)
[cycle 1646] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056228)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1646] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056228)
[cycle 1647] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056228)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1647] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056228)
[cycle 1648] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056228)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1648] NOP:
[cycle 1649] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056228)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1649] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056228)
[cycle 1650] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005622c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1650] SQUASHED:
[cycle 1651] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056230)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005622c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1651] SQUASHED:
[cycle 1652] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056234)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056230)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005622c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1652] SQUASHED:
[cycle 1653] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056238)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056234)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056230)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005622c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1653] SQUASHED:
[cycle 1654] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005623c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056238)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056234)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056230)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005622c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
WB :
	NOP:
[cycle 1654] NOP:
[cycle 1655] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005623c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056238)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056234)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056230)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005622c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056220)
[cycle 1655] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1656] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005623c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056238)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056234)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056230)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005622c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056224)
[cycle 1656] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1657] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005623c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056238)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056234)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056230)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005622c)
[cycle 1657] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1658] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005623c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056238)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056234)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056230)
[cycle 1658] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1659] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005623c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056238)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056234)
[cycle 1659] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
[cycle 1660] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005623c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056238)
[cycle 1660] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
[cycle 1661] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005623c)
[cycle 1661] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
[cycle 1662] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056248)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1662] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056248)
[cycle 1663] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056248)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1663] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056248)
[cycle 1664] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056248)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1664] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056248)
[cycle 1665] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056248)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1665] NOP:
[cycle 1666] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056248)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1666] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056248)
[cycle 1667] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005624c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1667] SQUASHED:
[cycle 1668] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056250)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005624c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1668] SQUASHED:
[cycle 1669] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056254)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056250)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005624c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1669] SQUASHED:
[cycle 1670] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056258)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056254)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056250)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005624c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1670] SQUASHED:
[cycle 1671] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005625c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056258)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056254)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056250)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005624c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
WB :
	NOP:
[cycle 1671] NOP:
[cycle 1672] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005625c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056258)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056254)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056250)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005624c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056240)
[cycle 1672] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1673] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005625c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056258)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056254)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056250)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005624c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056244)
[cycle 1673] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1674] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005625c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056258)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056254)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056250)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005624c)
[cycle 1674] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1675] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005625c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056258)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056254)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056250)
[cycle 1675] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1676] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005625c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056258)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056254)
[cycle 1676] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
[cycle 1677] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005625c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056258)
[cycle 1677] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
[cycle 1678] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005625c)
[cycle 1678] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
[cycle 1679] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056268)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1679] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056268)
[cycle 1680] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056268)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1680] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056268)
[cycle 1681] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056268)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1681] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056268)
[cycle 1682] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056268)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1682] NOP:
[cycle 1683] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056268)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1683] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056268)
[cycle 1684] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005626c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1684] SQUASHED:
[cycle 1685] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056270)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005626c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1685] SQUASHED:
[cycle 1686] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056274)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056270)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005626c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1686] SQUASHED:
[cycle 1687] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056278)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056274)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056270)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005626c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1687] SQUASHED:
[cycle 1688] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005627c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056278)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056274)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056270)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005626c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
WB :
	NOP:
[cycle 1688] NOP:
[cycle 1689] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005627c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056278)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056274)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056270)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005626c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056260)
[cycle 1689] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1690] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005627c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056278)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056274)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056270)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005626c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056264)
[cycle 1690] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1691] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005627c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056278)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056274)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056270)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005626c)
[cycle 1691] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1692] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005627c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056278)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056274)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056270)
[cycle 1692] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1693] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005627c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056278)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056274)
[cycle 1693] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
[cycle 1694] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005627c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056278)
[cycle 1694] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
[cycle 1695] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005627c)
[cycle 1695] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
[cycle 1696] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056288)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1696] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056288)
[cycle 1697] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056288)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1697] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056288)
[cycle 1698] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056288)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1698] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056288)
[cycle 1699] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056288)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1699] NOP:
[cycle 1700] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056288)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1700] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056288)
[cycle 1701] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005628c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1701] SQUASHED:
[cycle 1702] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056290)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005628c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1702] SQUASHED:
[cycle 1703] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056294)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056290)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005628c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1703] SQUASHED:
[cycle 1704] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056298)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056294)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056290)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005628c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1704] SQUASHED:
[cycle 1705] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005629c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056298)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056294)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056290)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005628c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
WB :
	NOP:
[cycle 1705] NOP:
[cycle 1706] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005629c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056298)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056294)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056290)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005628c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056280)
[cycle 1706] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1707] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005629c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056298)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056294)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056290)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005628c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056284)
[cycle 1707] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1708] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005629c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056298)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056294)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056290)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005628c)
[cycle 1708] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1709] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005629c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056298)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056294)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056290)
[cycle 1709] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1710] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005629c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056298)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056294)
[cycle 1710] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
[cycle 1711] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005629c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056298)
[cycle 1711] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
[cycle 1712] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005629c)
[cycle 1712] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
[cycle 1713] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1713] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100562a8)
[cycle 1714] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1714] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100562a8)
[cycle 1715] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1715] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100562a8)
[cycle 1716] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1716] NOP:
[cycle 1717] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562a8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1717] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562a8)
[cycle 1718] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ac)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1718] SQUASHED:
[cycle 1719] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562b0)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ac)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1719] SQUASHED:
[cycle 1720] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562b4)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562b0)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ac)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1720] SQUASHED:
[cycle 1721] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562b8)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562b4)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562b0)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ac)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1721] SQUASHED:
[cycle 1722] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562bc)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562b8)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562b4)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562b0)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ac)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
WB :
	NOP:
[cycle 1722] NOP:
[cycle 1723] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562bc)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562b8)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562b4)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562b0)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ac)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562a0)
[cycle 1723] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1724] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562bc)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562b8)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562b4)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562b0)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ac)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562a4)
[cycle 1724] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1725] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562bc)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562b8)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562b4)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562b0)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ac)
[cycle 1725] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1726] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562bc)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562b8)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562b4)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562b0)
[cycle 1726] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1727] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562bc)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562b8)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562b4)
[cycle 1727] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
[cycle 1728] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562bc)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562b8)
[cycle 1728] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
[cycle 1729] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562bc)
[cycle 1729] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
[cycle 1730] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1730] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100562c8)
[cycle 1731] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1731] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100562c8)
[cycle 1732] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1732] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100562c8)
[cycle 1733] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1733] NOP:
[cycle 1734] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562c8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1734] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562c8)
[cycle 1735] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562cc)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1735] SQUASHED:
[cycle 1736] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562d0)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562cc)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1736] SQUASHED:
[cycle 1737] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562d4)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562d0)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562cc)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1737] SQUASHED:
[cycle 1738] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562d8)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562d4)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562d0)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562cc)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1738] SQUASHED:
[cycle 1739] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562dc)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562d8)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562d4)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562d0)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562cc)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
WB :
	NOP:
[cycle 1739] NOP:
[cycle 1740] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562dc)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562d8)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562d4)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562d0)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562cc)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562c0)
[cycle 1740] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1741] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562dc)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562d8)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562d4)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562d0)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562cc)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562c4)
[cycle 1741] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1742] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562dc)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562d8)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562d4)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562d0)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562cc)
[cycle 1742] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1743] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562dc)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562d8)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562d4)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562d0)
[cycle 1743] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1744] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562dc)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562d8)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562d4)
[cycle 1744] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
[cycle 1745] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562dc)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562d8)
[cycle 1745] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
[cycle 1746] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562dc)
[cycle 1746] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
[cycle 1747] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1747] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100562e8)
[cycle 1748] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1748] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100562e8)
[cycle 1749] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1749] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 100562e8)
[cycle 1750] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1750] NOP:
[cycle 1751] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562e8)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1751] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 100562e8)
[cycle 1752] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ec)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1752] SQUASHED:
[cycle 1753] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562f0)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ec)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1753] SQUASHED:
[cycle 1754] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562f4)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562f0)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ec)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1754] SQUASHED:
[cycle 1755] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562f8)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562f4)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562f0)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ec)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1755] SQUASHED:
[cycle 1756] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562fc)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562f8)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562f4)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562f0)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ec)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
WB :
	NOP:
[cycle 1756] NOP:
[cycle 1757] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562fc)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562f8)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562f4)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562f0)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ec)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 100562e0)
[cycle 1757] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1758] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562fc)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562f8)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562f4)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562f0)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ec)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 100562e4)
[cycle 1758] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1759] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562fc)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562f8)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562f4)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562f0)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 100562ec)
[cycle 1759] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1760] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562fc)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562f8)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562f4)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 100562f0)
[cycle 1760] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1761] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562fc)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562f8)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 100562f4)
[cycle 1761] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
[cycle 1762] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562fc)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 100562f8)
[cycle 1762] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
[cycle 1763] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 100562fc)
[cycle 1763] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
[cycle 1764] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056308)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1764] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056308)
[cycle 1765] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056308)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1765] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056308)
[cycle 1766] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056308)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1766] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056308)
[cycle 1767] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056308)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1767] NOP:
[cycle 1768] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056308)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1768] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056308)
[cycle 1769] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005630c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1769] SQUASHED:
[cycle 1770] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056310)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005630c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1770] SQUASHED:
[cycle 1771] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056314)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056310)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005630c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1771] SQUASHED:
[cycle 1772] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056318)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056314)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056310)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005630c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1772] SQUASHED:
[cycle 1773] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005631c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056318)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056314)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056310)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005630c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
WB :
	NOP:
[cycle 1773] NOP:
[cycle 1774] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005631c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056318)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056314)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056310)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005630c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056300)
[cycle 1774] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1775] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005631c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056318)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056314)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056310)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005630c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056304)
[cycle 1775] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1776] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005631c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056318)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056314)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056310)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005630c)
[cycle 1776] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
[cycle 1777] 
IF1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
IF2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
ID :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005631c)
MEM1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056318)
MEM2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056314)
WB :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056310)
[cycle 1777] STORE: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1778] 
IF1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
IF2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
ID :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
EX2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005631c)
MEM2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056318)
WB :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056314)
[cycle 1778] STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
[cycle 1779] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
EX2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
MEM2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005631c)
WB :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056318)
[cycle 1779] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
[cycle 1780] 
IF1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
IF2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
ID :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX1 :
	NOP:
EX2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
MEM2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
WB :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005631c)
[cycle 1780] STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
[cycle 1781] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056328)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
EX1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
EX2 :
	NOP:
MEM1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
MEM2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
WB :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
[cycle 1781] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056328)
[cycle 1782] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056328)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
EX1 :
	NOP:
EX2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM1 :
	NOP:
MEM2 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
WB :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
[cycle 1782] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056328)
[cycle 1783] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056328)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
MEM2 :
	NOP:
WB :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
[cycle 1783] ITYPE: (PC: 20a168)(sReg_a: 2)(dReg: 255)(addr: 10056328)
[cycle 1784] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056328)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
WB :
	NOP:
[cycle 1784] NOP:
[cycle 1785] 
IF1 :
	STORE: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056328)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	BRANCH: (PC: 20a18c)(sReg_a: 3)(sReg_b: 0)(addr: 20a160)
[cycle 1785] BRANCH: (PC: 20a168)(sReg_a: 2)(sReg_b: 7)(addr: 10056328)
[cycle 1786] 
IF1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005632c)
IF2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
ID :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
EX1 :
	NOP:
EX2 :
	SQUASHED:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1786] SQUASHED:
[cycle 1787] 
IF1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056330)
IF2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005632c)
ID :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
EX1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
EX2 :
	NOP:
MEM1 :
	SQUASHED:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1787] SQUASHED:
[cycle 1788] 
IF1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056334)
IF2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056330)
ID :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005632c)
EX1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
EX2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
MEM1 :
	NOP:
MEM2 :
	SQUASHED:
WB :
	SQUASHED:
[cycle 1788] SQUASHED:
[cycle 1789] 
IF1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056338)
IF2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056334)
ID :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056330)
EX1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005632c)
EX2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
MEM1 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
MEM2 :
	NOP:
WB :
	SQUASHED:
[cycle 1789] SQUASHED:
[cycle 1790] 
IF1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005633c)
IF2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056338)
ID :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056334)
EX1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056330)
EX2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005632c)
MEM1 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
MEM2 :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
WB :
	NOP:
[cycle 1790] NOP:
[cycle 1791] 
IF1 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
IF2 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005633c)
ID :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056338)
EX1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056334)
EX2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056330)
MEM1 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005632c)
MEM2 :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
WB :
	STORE: (PC: 20a160)(sReg_a: 8)(sReg_b: 7)(addr: 10056320)
[cycle 1791] STORE: (PC: 20a180)(sReg_a: 2)(sReg_b: 255)(addr: 20)
[cycle 1792] 
IF1 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
IF2 :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
ID :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005633c)
EX1 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056338)
EX2 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056334)
MEM1 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056330)
MEM2 :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005632c)
WB :
	STORE: (PC: 20a164)(sReg_a: 2)(sReg_b: 7)(addr: 10056324)
[cycle 1792] STORE: (PC: 20a184)(sReg_a: 8)(sReg_b: 255)(addr: 20)
[cycle 1793] 
IF1 :
	ITYPE:(PC: 20a188)(sReg_a: 3)(dReg: 3)(addr: ffffffff)
IF2 :
	ITYPE:(PC: 20a184)(sReg_a: 8)(dReg: 8)(addr: 20)
ID :
	ITYPE:(PC: 20a180)(sReg_a: 2)(dReg: 2)(addr: 20)
EX1 :
	STORE: (PC: 20a17c)(sReg_a: 2)(sReg_b: 7)(addr: 1005633c)
EX2 :
	STORE: (PC: 20a178)(sReg_a: 2)(sReg_b: 7)(addr: 10056338)
MEM1 :
	STORE: (PC: 20a174)(sReg_a: 2)(sReg_b: 7)(addr: 10056334)
MEM2 :
	STORE: (PC: 20a170)(sReg_a: 2)(sReg_b: 7)(addr: 10056330)
WB :
	STORE: (PC: 20a16c)(sReg_a: 2)(sReg_b: 7)(addr: 1005632c)
[cycle 1793] STORE: (PC: 20a188)(sReg_a: 3)(sReg_b: 255)(addr: ffffffff)
+ Simulation terminates at cycle : 1793
