<profile>

<section name = "Vitis HLS Report for 'Axi2Mat_1'" level="0">
<item name = "Date">Wed Jun 29 08:15:25 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.657 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">86, 8294485, 0.287 us, 27.646 ms, 10, 8294409, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Axi2Mat_Block_entry3_proc_U0">Axi2Mat_Block_entry3_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="Axi2AxiStream_1_U0">Axi2AxiStream_1, 9, 1205285, 29.997 ns, 4.017 ms, 9, 1205285, no</column>
<column name="AxiStream2Mat_1_U0">AxiStream2Mat_1, 10, 8294409, 33.330 ns, 27.645 ms, 10, 8294409, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, 594, 402, -</column>
<column name="Instance">-, 7, 1954, 3927, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 5, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Axi2AxiStream_1_U0">Axi2AxiStream_1, 0, 4, 576, 1004, 0</column>
<column name="Axi2Mat_Block_entry3_proc_U0">Axi2Mat_Block_entry3_proc, 0, 0, 67, 133, 0</column>
<column name="AxiStream2Mat_1_U0">AxiStream2Mat_1, 0, 3, 1311, 2790, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="cols_c_U">0, 99, 0, -, 3, 32, 96</column>
<column name="cols_cast_loc_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="ldata_U">0, 99, 0, -, 2, 64, 128</column>
<column name="rows_burst_loc_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="rows_c_U">0, 99, 0, -, 3, 32, 96</column>
<column name="rows_stride_loc_channel_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Axi2AxiStream_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Axi2Mat_Block_entry3_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Axi2Mat_Block_entry3_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_cols_cast_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_rows_burst_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_rows_stride_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Axi2AxiStream_1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Axi2Mat_Block_entry3_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_cols_cast_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_rows_burst_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_rows_stride_loc_channel">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Axi2AxiStream_1_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Axi2Mat_Block_entry3_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_cols_cast_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_rows_burst_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_rows_stride_loc_channel">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Axi2AxiStream_1_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Axi2Mat_Block_entry3_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_cols_cast_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_rows_burst_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_rows_stride_loc_channel">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="din">in, 64, ap_none, din, scalar</column>
<column name="din_ap_vld">in, 1, ap_none, din, scalar</column>
<column name="imgInput_y_data81_din">out, 8, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_y_data81_full_n">in, 1, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_y_data81_write">out, 1, ap_fifo, imgInput_y_data81, pointer</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="rows_ap_vld">in, 1, ap_none, rows, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="cols_ap_vld">in, 1, ap_none, cols, scalar</column>
<column name="stride">in, 32, ap_none, stride, scalar</column>
<column name="stride_ap_vld">in, 1, ap_none, stride, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Axi2Mat.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Axi2Mat.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Axi2Mat.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Axi2Mat.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Axi2Mat.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Axi2Mat.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Axi2Mat.1, return value</column>
</table>
</item>
</section>
</profile>
