{"vcs1":{"timestamp_begin":1684310903.690263901, "rt":1.27, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310905.047249021, "rt":1.21, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684310906.336803156, "rt":0.48, "ut":0.25, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310903.057906672}
{"VCS_COMP_START_TIME": 1684310903.057906672}
{"VCS_COMP_END_TIME": 1684310908.327349426}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211888}}
