InstructionDefinition { 
    mnemonic: Mnemonic::%MNEMONIC%,
    is_two_byte_opcode: true,
    primary_opcode: %PRIMARY_OPCODE%,
    proc_start: Some(ProcessorLevel::Corei7),
    mode: Mode::Protected,
    force_op_size_prefix: %OP_SIZE_PREFIX%,
    force_evex: false,
    force_vex: false,
    vector_size: None,
    allow_rounding_mode: false,
    allow_sae: false,
    allowed_broadcast: None,
    destination: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXReg,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None,
    }),
    source: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXVex,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source2: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::AVXMemRm,
        operand_type: OperandType::XMMorYMM,
        fixed_operand: None
    }),
    source3: Some(OperandDescription {
        addressing_mode: OperandAddressingMode::I,
        operand_type: OperandType::B,
        fixed_operand: None
    }),
    can_lock: false, fixed_prefix: %FIXED_PREFIX%, flags: InstructionDefinitionFlags { mem_format: None, tttn: None }, force_addr_size_prefix: false, has_r: true, opcode_ext: None, proc_end: None, ring_level: RingLevel::Ring3, secondary_opcode: %SECONDARY_OPCODE%, valid_in_long_mode: true, op_size_64_behavior: OpSize64Behavior::Normal
},
