INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:09:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.685ns period=5.370ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[9]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.685ns period=5.370ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.370ns  (clk rise@5.370ns - clk rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.579ns (29.298%)  route 3.811ns (70.702%))
  Logic Levels:           14  (CARRY4=7 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.853 - 5.370 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1970, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X38Y145        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=32, routed)          0.440     1.202    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X37Y145        LUT5 (Prop_lut5_I1_O)        0.043     1.245 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.245    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.502 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.502    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.551 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.551    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.600 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.600    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.649 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.649    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.794 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.259     2.053    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X38Y149        LUT3 (Prop_lut3_I0_O)        0.120     2.173 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_17/O
                         net (fo=34, routed)          0.438     2.611    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_17_n_0
    SLICE_X39Y147        LUT6 (Prop_lut6_I0_O)        0.043     2.654 f  lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_3/O
                         net (fo=2, routed)           0.435     3.089    lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_3_n_0
    SLICE_X36Y149        LUT6 (Prop_lut6_I4_O)        0.043     3.132 f  lsq1/handshake_lsq_lsq1_core/expX_c1[5]_i_3/O
                         net (fo=11, routed)          0.751     3.883    lsq1/handshake_lsq_lsq1_core/dataReg_reg[28]
    SLICE_X22Y147        LUT6 (Prop_lut6_I3_O)        0.043     3.926 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.642     4.568    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3_n_0
    SLICE_X22Y151        LUT6 (Prop_lut6_I3_O)        0.043     4.611 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.174     4.784    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X23Y152        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.968 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.968    addf0/operator/ltOp_carry__2_n_0
    SLICE_X23Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.095 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.402     5.498    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X19Y154        LUT3 (Prop_lut3_I1_O)        0.130     5.628 r  lsq1/handshake_lsq_lsq1_core/X_c4_reg[9]_srl4_i_1/O
                         net (fo=1, routed)           0.270     5.898    addf0/operator/fracAdder/X_c5_reg[9]_0
    SLICE_X19Y154        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[9]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.370     5.370 r  
                                                      0.000     5.370 r  clk (IN)
                         net (fo=1970, unset)         0.483     5.853    addf0/operator/fracAdder/clk
    SLICE_X19Y154        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[9]_srl4_srlopt/C
                         clock pessimism              0.000     5.853    
                         clock uncertainty           -0.035     5.817    
    SLICE_X19Y154        FDRE (Setup_fdre_C_D)       -0.024     5.793    addf0/operator/fracAdder/X_c4_reg[9]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          5.793    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 -0.104    




