#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562f27ab08b0 .scope module, "PipelinedMIPS_tb" "PipelinedMIPS_tb" 2 3;
 .timescale 0 0;
v0x562f27afccf0_0 .var "Clk", 0 0;
v0x562f27afcd90_0 .var "Rst", 0 0;
S_0x562f27a9d340 .scope module, "MIPS_CPU" "PipelinedMIPS" 2 7, 3 11 0, S_0x562f27ab08b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 1 "Rst"
L_0x562f27afce50 .functor BUFZ 1, v0x562f27aede70_0, C4<0>, C4<0>, C4<0>;
L_0x562f27afd760 .functor BUFZ 32, v0x562f27afa3d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562f27b0dd10 .functor XOR 1, L_0x562f27b0f8a0, L_0x562f27b0f0b0, C4<0>, C4<0>;
L_0x562f27b0f150 .functor AND 1, v0x562f27aed220_0, L_0x562f27b0dd10, C4<1>, C4<1>;
L_0x562f27b0f210 .functor OR 1, L_0x562f27b0f150, v0x562f27aed410_0, C4<0>, C4<0>;
L_0x562f27b0f660 .functor XOR 32, L_0x562f27b0fee0, L_0x562f27b10250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562f27b0f8a0 .functor NOT 1, L_0x562f27b0f7b0, C4<0>, C4<0>, C4<0>;
L_0x562f27b0f5f0 .functor XOR 1, L_0x562f27b0f8a0, L_0x562f27b0f9b0, C4<0>, C4<0>;
L_0x562f27b0fb70 .functor AND 1, v0x562f27aed220_0, L_0x562f27b0f5f0, C4<1>, C4<1>;
v0x562f27af8f00_0 .net "ALUCnt", 3 0, v0x562f27acd430_0;  1 drivers
v0x562f27af8fe0_0 .net "ALUOp", 1 0, L_0x562f27b10f40;  1 drivers
v0x562f27af90a0_0 .net "ALUresult", 31 0, v0x562f27ad4f20_0;  1 drivers
v0x562f27af91a0_0 .net "ALUsrc", 0 0, v0x562f27aed160_0;  1 drivers
v0x562f27af9270_0 .net "B", 31 0, L_0x562f27b11b10;  1 drivers
v0x562f27af93b0_0 .net "Clk", 0 0, v0x562f27afccf0_0;  1 drivers
v0x562f27af9450_0 .net "ControlWire1", 7 0, L_0x562f27b0f2d0;  1 drivers
v0x562f27af94f0_0 .net "ControlWire2", 3 0, L_0x562f27b10d90;  1 drivers
v0x562f27af95d0_0 .net "ControlWire3", 1 0, L_0x562f27b12c60;  1 drivers
v0x562f27af9740_0 .net "DO", 31 0, L_0x562f27b12e80;  1 drivers
v0x562f27af9800_0 .var "EX_MEM_pipereg", 72 0;
v0x562f27af98c0_0 .net "Extdata", 31 0, L_0x562f27b10680;  1 drivers
v0x562f27af9980_0 .var "ID_EX_pipereg", 119 0;
v0x562f27af9a60_0 .var "IF_ID_pipereg", 63 0;
v0x562f27af9b40_0 .net "ImOffset", 31 0, L_0x562f27b10c00;  1 drivers
v0x562f27af9c00_0 .net "Instruction", 31 0, L_0x562f27b0e730;  1 drivers
v0x562f27af9cc0_0 .net "JA_BA", 31 0, L_0x562f27b10ea0;  1 drivers
v0x562f27af9ec0_0 .net "JuOffset28", 27 0, L_0x562f27b109d0;  1 drivers
v0x562f27af9f80_0 .net "JuOffset32", 31 0, L_0x562f27b0eec0;  1 drivers
v0x562f27afa020_0 .var "MEM_WB_pipereg", 70 0;
v0x562f27afa0e0_0 .net "MEM_memRead", 0 0, L_0x562f27b12690;  1 drivers
v0x562f27afa1d0_0 .net "MEM_memWrite", 0 0, L_0x562f27b12840;  1 drivers
v0x562f27afa2c0_0 .net "Offset_add", 31 0, v0x562f27af07f0_0;  1 drivers
v0x562f27afa3d0_0 .var "PC_reg", 31 0;
v0x562f27afa490_0 .net "PCin", 31 0, L_0x562f27afd930;  1 drivers
v0x562f27afa530_0 .net "PCout", 31 0, L_0x562f27afd760;  1 drivers
v0x562f27afa5d0_0 .net "PCsrc", 0 0, L_0x562f27b0f210;  1 drivers
v0x562f27afa670_0 .net "Rst", 0 0, v0x562f27afcd90_0;  1 drivers
v0x562f27afa710_0 .net "Zero", 0 0, L_0x562f27b11470;  1 drivers
v0x562f27afa7e0_0 .net *"_s23", 3 0, L_0x562f27b0ee20;  1 drivers
v0x562f27afa880_0 .net *"_s27", 0 0, L_0x562f27b0f0b0;  1 drivers
v0x562f27afa940_0 .net *"_s28", 0 0, L_0x562f27b0dd10;  1 drivers
v0x562f27afaa20_0 .net *"_s30", 0 0, L_0x562f27b0f150;  1 drivers
v0x562f27afaae0_0 .net *"_s36", 31 0, L_0x562f27b0f660;  1 drivers
v0x562f27afabc0_0 .net *"_s39", 0 0, L_0x562f27b0f7b0;  1 drivers
v0x562f27afac80_0 .net *"_s43", 0 0, L_0x562f27b0f9b0;  1 drivers
v0x562f27afad60_0 .net *"_s44", 0 0, L_0x562f27b0f5f0;  1 drivers
v0x562f27afae40_0 .net *"_s59", 1 0, L_0x562f27b11190;  1 drivers
v0x562f27afaf20_0 .net *"_s61", 1 0, L_0x562f27b11230;  1 drivers
v0x562f27afb000_0 .net *"_s89", 0 0, L_0x562f27b12970;  1 drivers
v0x562f27afb0e0_0 .net *"_s91", 0 0, L_0x562f27b12b30;  1 drivers
v0x562f27afb1c0_0 .net "branch", 0 0, v0x562f27aed220_0;  1 drivers
v0x562f27afb2b0_0 .net "branch_zero", 0 0, L_0x562f27b0fb70;  1 drivers
v0x562f27afb350_0 .net "dMemError", 0 0, v0x562f27aede70_0;  1 drivers
v0x562f27afb440_0 .net "data1", 31 0, L_0x562f27b0fee0;  1 drivers
v0x562f27afb4e0_0 .net "data2", 31 0, L_0x562f27b10250;  1 drivers
v0x562f27afb5b0_0 .net "flush", 0 0, v0x562f27af0040_0;  1 drivers
v0x562f27afb6a0_0 .net "flushIF", 0 0, L_0x562f27afd160;  1 drivers
v0x562f27afb740_0 .net "hazard", 0 0, v0x562f27af0100_0;  1 drivers
v0x562f27afb830_0 .net "iMemError", 0 0, v0x562f27af14d0_0;  1 drivers
v0x562f27afb920_0 .net "inc4_PC", 31 0, v0x562f27af4040_0;  1 drivers
v0x562f27afba10_0 .net "jump", 0 0, v0x562f27aed410_0;  1 drivers
v0x562f27afbb00_0 .net "memError", 0 0, L_0x562f27afce50;  1 drivers
v0x562f27afbba0_0 .net "memRead", 0 0, v0x562f27aed4d0_0;  1 drivers
v0x562f27afbc40_0 .net "memWrite", 0 0, v0x562f27aed590_0;  1 drivers
v0x562f27afbce0_0 .net "memtoreg", 0 0, v0x562f27aed650_0;  1 drivers
v0x562f27afbd80_0 .net "nop", 0 0, v0x562f27af8c10_0;  1 drivers
v0x562f27afbe70_0 .net "opCode", 5 0, L_0x562f27b0ebb0;  1 drivers
v0x562f27afbf10_0 .net "opCode_nop", 5 0, L_0x562f27b11050;  1 drivers
v0x562f27afc000_0 .net "rdSel", 4 0, L_0x562f27b0ead0;  1 drivers
v0x562f27afc0a0_0 .net "regDst", 0 0, v0x562f27aed710_0;  1 drivers
v0x562f27afc140_0 .net "regWrite", 0 0, v0x562f27aed7d0_0;  1 drivers
v0x562f27afc1e0_0 .net "rsSel", 4 0, L_0x562f27b0e910;  1 drivers
v0x562f27afc2d0_0 .net "rtSel", 4 0, L_0x562f27b0e9e0;  1 drivers
v0x562f27afc3c0_0 .net "stall", 4 0, v0x562f27af8ce0_0;  1 drivers
v0x562f27afc890_0 .net "writeData", 31 0, L_0x562f27b140e0;  1 drivers
v0x562f27afc980_0 .net "writeReg", 4 0, L_0x562f27b121d0;  1 drivers
v0x562f27afca90_0 .net "writeReg2", 4 0, L_0x562f27b12a10;  1 drivers
v0x562f27afcb50_0 .net "writeReg3", 4 0, L_0x562f27b0ed30;  1 drivers
v0x562f27afcbf0_0 .net "zero_eqdet", 0 0, L_0x562f27b0f8a0;  1 drivers
E_0x562f27a3cda0 .event posedge, v0x562f27aee120_0;
L_0x562f27afcec0 .part L_0x562f27b10d90, 3, 1;
L_0x562f27afcfc0 .part L_0x562f27b10d90, 0, 1;
L_0x562f27afd090 .part L_0x562f27b12c60, 1, 1;
L_0x562f27b0e910 .part v0x562f27af9a60_0, 21, 5;
L_0x562f27b0e9e0 .part v0x562f27af9a60_0, 16, 5;
L_0x562f27b0ead0 .part v0x562f27af9a60_0, 11, 5;
L_0x562f27b0ebb0 .part v0x562f27af9a60_0, 26, 6;
L_0x562f27b0ed30 .part v0x562f27afa020_0, 64, 5;
L_0x562f27b0ee20 .part v0x562f27af9a60_0, 60, 4;
L_0x562f27b0eec0 .concat [ 28 4 0 0], L_0x562f27b109d0, L_0x562f27b0ee20;
L_0x562f27b0f0b0 .part v0x562f27af9a60_0, 26, 1;
LS_0x562f27b0f2d0_0_0 .concat [ 1 1 1 2], v0x562f27aed710_0, v0x562f27aed4d0_0, v0x562f27aed650_0, L_0x562f27b10f40;
LS_0x562f27b0f2d0_0_4 .concat [ 1 1 1 0], v0x562f27aed590_0, v0x562f27aed7d0_0, v0x562f27aed160_0;
L_0x562f27b0f2d0 .concat [ 5 3 0 0], LS_0x562f27b0f2d0_0_0, LS_0x562f27b0f2d0_0_4;
L_0x562f27b0f7b0 .reduce/or L_0x562f27b0f660;
L_0x562f27b0f9b0 .part v0x562f27af9a60_0, 26, 1;
L_0x562f27b102c0 .part v0x562f27afa020_0, 70, 1;
L_0x562f27b10810 .part v0x562f27af9a60_0, 0, 16;
L_0x562f27b10a70 .part v0x562f27af9a60_0, 0, 26;
L_0x562f27b10cf0 .part v0x562f27af9a60_0, 32, 32;
L_0x562f27b11190 .part v0x562f27af9980_0, 111, 2;
L_0x562f27b11230 .part v0x562f27af9980_0, 107, 2;
L_0x562f27b10d90 .concat [ 2 2 0 0], L_0x562f27b11230, L_0x562f27b11190;
L_0x562f27b11600 .part v0x562f27af9980_0, 0, 32;
L_0x562f27b11760 .part v0x562f27af9980_0, 109, 2;
L_0x562f27b11890 .part v0x562f27af9980_0, 64, 6;
L_0x562f27b11a00 .part v0x562f27af9980_0, 114, 6;
L_0x562f27b11bb0 .part v0x562f27af9980_0, 32, 32;
L_0x562f27b11d80 .part v0x562f27af9980_0, 64, 32;
L_0x562f27b11f80 .part v0x562f27af9980_0, 113, 1;
L_0x562f27b122c0 .part v0x562f27af9980_0, 101, 5;
L_0x562f27b123b0 .part v0x562f27af9980_0, 96, 5;
L_0x562f27b125a0 .part v0x562f27af9980_0, 106, 1;
L_0x562f27b12690 .part v0x562f27af9800_0, 64, 1;
L_0x562f27b12840 .part v0x562f27af9800_0, 66, 1;
L_0x562f27b12970 .part v0x562f27af9800_0, 67, 1;
L_0x562f27b12b30 .part v0x562f27af9800_0, 65, 1;
L_0x562f27b12c60 .concat [ 1 1 0 0], L_0x562f27b12b30, L_0x562f27b12970;
L_0x562f27b12a10 .part v0x562f27af9800_0, 68, 5;
L_0x562f27b13e60 .part v0x562f27af9800_0, 0, 32;
L_0x562f27b14040 .part v0x562f27af9800_0, 32, 32;
L_0x562f27b141d0 .part v0x562f27afa020_0, 0, 32;
L_0x562f27b14410 .part v0x562f27afa020_0, 32, 32;
L_0x562f27b14590 .part v0x562f27afa020_0, 69, 1;
S_0x562f27aab640 .scope module, "ALU0" "ALU" 3 140, 4 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Zero"
    .port_info 1 /OUTPUT 32 "ALUresult"
    .port_info 2 /INPUT 32 "A"
    .port_info 3 /INPUT 32 "B"
    .port_info 4 /INPUT 4 "AluOp"
v0x562f27ad38b0_0 .net "A", 31 0, L_0x562f27b11600;  1 drivers
v0x562f27ad4f20_0 .var "ALUresult", 31 0;
v0x562f27ad5d30_0 .net "AluOp", 3 0, v0x562f27acd430_0;  alias, 1 drivers
v0x562f27ad6a10_0 .net "B", 31 0, L_0x562f27b11b10;  alias, 1 drivers
v0x562f27a9ead0_0 .net "Zero", 0 0, L_0x562f27b11470;  alias, 1 drivers
L_0x7fa8cdf87408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f27aafba0_0 .net/2u *"_s0", 31 0, L_0x7fa8cdf87408;  1 drivers
E_0x562f27a3cb80 .event edge, v0x562f27ad6a10_0, v0x562f27ad38b0_0, v0x562f27ad5d30_0;
L_0x562f27b11470 .cmp/eq 32, v0x562f27ad4f20_0, L_0x7fa8cdf87408;
S_0x562f27aad5e0 .scope module, "ALU1" "ALUControl" 3 142, 5 190 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUCnt"
    .port_info 1 /INPUT 2 "AluOp"
    .port_info 2 /INPUT 6 "Funct"
    .port_info 3 /INPUT 6 "Imm"
v0x562f27acd430_0 .var "ALUCnt", 3 0;
v0x562f27aec900_0 .net "AluOp", 1 0, L_0x562f27b11760;  1 drivers
v0x562f27aec9c0_0 .net "Funct", 5 0, L_0x562f27b11890;  1 drivers
v0x562f27aeca80_0 .net "Imm", 5 0, L_0x562f27b11a00;  1 drivers
E_0x562f27a3c550 .event edge, v0x562f27aec9c0_0, v0x562f27aec900_0;
S_0x562f27aecbe0 .scope module, "CUnit" "Control" 3 111, 5 3 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Instruction"
    .port_info 1 /OUTPUT 1 "ALUsrc"
    .port_info 2 /OUTPUT 1 "RegWrite"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "RegDst"
    .port_info 8 /OUTPUT 1 "Branch"
    .port_info 9 /OUTPUT 1 "Jump"
v0x562f27aeced0_0 .net "ALUOp", 1 0, L_0x562f27b10f40;  alias, 1 drivers
v0x562f27aecfd0_0 .var "ALUOp0", 0 0;
v0x562f27aed090_0 .var "ALUOp1", 0 0;
v0x562f27aed160_0 .var "ALUsrc", 0 0;
v0x562f27aed220_0 .var "Branch", 0 0;
v0x562f27aed330_0 .net "Instruction", 5 0, L_0x562f27b11050;  alias, 1 drivers
v0x562f27aed410_0 .var "Jump", 0 0;
v0x562f27aed4d0_0 .var "MemRead", 0 0;
v0x562f27aed590_0 .var "MemWrite", 0 0;
v0x562f27aed650_0 .var "MemtoReg", 0 0;
v0x562f27aed710_0 .var "RegDst", 0 0;
v0x562f27aed7d0_0 .var "RegWrite", 0 0;
E_0x562f27ad7310 .event edge, v0x562f27aed330_0;
L_0x562f27b10f40 .concat [ 1 1 0 0], v0x562f27aecfd0_0, v0x562f27aed090_0;
S_0x562f27aed9d0 .scope module, "DataMemory" "DataMemoryFile" 3 169, 6 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "DMemError"
    .port_info 1 /OUTPUT 32 "ReadData"
    .port_info 2 /INPUT 32 "Address"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "memRead"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
v0x562f27aedcb0_0 .net "Address", 31 0, L_0x562f27b13e60;  1 drivers
v0x562f27aeddb0_0 .net "Clk", 0 0, v0x562f27afccf0_0;  alias, 1 drivers
v0x562f27aede70_0 .var "DMemError", 0 0;
v0x562f27aedf10_0 .net "ReadData", 31 0, L_0x562f27b12e80;  alias, 1 drivers
v0x562f27aedff0_0 .net "ReadData1", 31 0, L_0x562f27b13d20;  1 drivers
v0x562f27aee120_0 .net "Rst", 0 0, v0x562f27afcd90_0;  alias, 1 drivers
v0x562f27aee1e0_0 .net "WriteData", 31 0, L_0x562f27b14040;  1 drivers
L_0x7fa8cdf87450 .functor BUFT 1, C4<10111010110100001101101011011010>, C4<0>, C4<0>, C4<0>;
v0x562f27aee2c0_0 .net/2u *"_s0", 31 0, L_0x7fa8cdf87450;  1 drivers
L_0x7fa8cdf874e0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x562f27aee3a0_0 .net/2u *"_s10", 32 0, L_0x7fa8cdf874e0;  1 drivers
v0x562f27aee480_0 .net *"_s12", 32 0, L_0x562f27b13150;  1 drivers
v0x562f27aee560_0 .net *"_s14", 7 0, L_0x562f27b13350;  1 drivers
v0x562f27aee640_0 .net *"_s16", 32 0, L_0x562f27b133f0;  1 drivers
L_0x7fa8cdf87528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562f27aee720_0 .net *"_s19", 0 0, L_0x7fa8cdf87528;  1 drivers
L_0x7fa8cdf87570 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x562f27aee800_0 .net/2u *"_s20", 32 0, L_0x7fa8cdf87570;  1 drivers
v0x562f27aee8e0_0 .net *"_s22", 32 0, L_0x562f27b13570;  1 drivers
v0x562f27aee9c0_0 .net *"_s24", 7 0, L_0x562f27b13700;  1 drivers
v0x562f27aeeaa0_0 .net *"_s26", 32 0, L_0x562f27b137f0;  1 drivers
L_0x7fa8cdf875b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562f27aeeb80_0 .net *"_s29", 0 0, L_0x7fa8cdf875b8;  1 drivers
L_0x7fa8cdf87600 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562f27aeec60_0 .net/2u *"_s30", 32 0, L_0x7fa8cdf87600;  1 drivers
v0x562f27aeed40_0 .net *"_s32", 32 0, L_0x562f27b138e0;  1 drivers
v0x562f27aeee20_0 .net *"_s34", 7 0, L_0x562f27b13ad0;  1 drivers
v0x562f27aeef00_0 .net *"_s36", 31 0, L_0x562f27b13b70;  1 drivers
o0x7fa8cdfd0bb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x562f27aeefe0_0 name=_s38
v0x562f27aef0c0_0 .net *"_s4", 7 0, L_0x562f27b12fc0;  1 drivers
v0x562f27aef1a0_0 .net *"_s6", 32 0, L_0x562f27b13060;  1 drivers
L_0x7fa8cdf87498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562f27aef280_0 .net *"_s9", 0 0, L_0x7fa8cdf87498;  1 drivers
v0x562f27aef360 .array "dataMem", 63 0, 7 0;
v0x562f27aef420_0 .net "memRead", 0 0, L_0x562f27b12690;  alias, 1 drivers
v0x562f27aef4e0_0 .net "memWrite", 0 0, L_0x562f27b12840;  alias, 1 drivers
E_0x562f27ad7570 .event posedge, v0x562f27aeddb0_0;
L_0x562f27b12e80 .functor MUXZ 32, L_0x562f27b13d20, L_0x7fa8cdf87450, v0x562f27aede70_0, C4<>;
L_0x562f27b12fc0 .array/port v0x562f27aef360, L_0x562f27b13150;
L_0x562f27b13060 .concat [ 32 1 0 0], L_0x562f27b13e60, L_0x7fa8cdf87498;
L_0x562f27b13150 .arith/sum 33, L_0x562f27b13060, L_0x7fa8cdf874e0;
L_0x562f27b13350 .array/port v0x562f27aef360, L_0x562f27b13570;
L_0x562f27b133f0 .concat [ 32 1 0 0], L_0x562f27b13e60, L_0x7fa8cdf87528;
L_0x562f27b13570 .arith/sum 33, L_0x562f27b133f0, L_0x7fa8cdf87570;
L_0x562f27b13700 .array/port v0x562f27aef360, L_0x562f27b138e0;
L_0x562f27b137f0 .concat [ 32 1 0 0], L_0x562f27b13e60, L_0x7fa8cdf875b8;
L_0x562f27b138e0 .arith/sum 33, L_0x562f27b137f0, L_0x7fa8cdf87600;
L_0x562f27b13ad0 .array/port v0x562f27aef360, L_0x562f27b13e60;
L_0x562f27b13b70 .concat [ 8 8 8 8], L_0x562f27b13ad0, L_0x562f27b13700, L_0x562f27b13350, L_0x562f27b12fc0;
L_0x562f27b13d20 .functor MUXZ 32, o0x7fa8cdfd0bb8, L_0x562f27b13b70, L_0x562f27b12690, C4<>;
S_0x562f27aef6a0 .scope module, "HazUnit" "HazardUnit" 3 42, 7 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "hazard"
    .port_info 1 /OUTPUT 1 "flush"
    .port_info 2 /INPUT 5 "EX_Rd"
    .port_info 3 /INPUT 5 "MEM_Rd"
    .port_info 4 /INPUT 5 "ID_Rt"
    .port_info 5 /INPUT 5 "ID_Rs"
    .port_info 6 /INPUT 1 "EX_regWen"
    .port_info 7 /INPUT 1 "EX_memRead"
    .port_info 8 /INPUT 1 "MEM_regWen"
    .port_info 9 /INPUT 1 "branch"
    .port_info 10 /INPUT 1 "jump"
v0x562f27aef970_0 .net "EX_Rd", 4 0, L_0x562f27b121d0;  alias, 1 drivers
v0x562f27aefa70_0 .net "EX_memRead", 0 0, L_0x562f27afcfc0;  1 drivers
v0x562f27aefb30_0 .net "EX_regWen", 0 0, L_0x562f27afcec0;  1 drivers
v0x562f27aefbd0_0 .net "ID_Rs", 4 0, L_0x562f27b0e910;  alias, 1 drivers
v0x562f27aefcb0_0 .net "ID_Rt", 4 0, L_0x562f27b0e9e0;  alias, 1 drivers
v0x562f27aefde0_0 .net "MEM_Rd", 4 0, L_0x562f27b12a10;  alias, 1 drivers
v0x562f27aefec0_0 .net "MEM_regWen", 0 0, L_0x562f27afd090;  1 drivers
v0x562f27aeff80_0 .net "branch", 0 0, L_0x562f27b0fb70;  alias, 1 drivers
v0x562f27af0040_0 .var "flush", 0 0;
v0x562f27af0100_0 .var "hazard", 0 0;
v0x562f27af01c0_0 .net "jump", 0 0, v0x562f27aed410_0;  alias, 1 drivers
E_0x562f27aef870/0 .event edge, v0x562f27aefb30_0, v0x562f27aef970_0, v0x562f27aefbd0_0, v0x562f27aefcb0_0;
E_0x562f27aef870/1 .event edge, v0x562f27aefec0_0, v0x562f27aefde0_0, v0x562f27aefa70_0;
E_0x562f27aef870 .event/or E_0x562f27aef870/0, E_0x562f27aef870/1;
E_0x562f27aef910 .event edge, v0x562f27aeff80_0, v0x562f27aed410_0;
S_0x562f27af03a0 .scope module, "ImmAddressAdder" "Add" 3 107, 4 28 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x562f27af0610_0 .net "A", 31 0, L_0x562f27b10cf0;  1 drivers
v0x562f27af0710_0 .net "B", 31 0, L_0x562f27b10c00;  alias, 1 drivers
v0x562f27af07f0_0 .var "Result", 31 0;
E_0x562f27af0590 .event edge, v0x562f27af0710_0, v0x562f27af0610_0;
S_0x562f27af0930 .scope module, "InputSelectALU" "Mux" 3 144, 8 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x562f27b11aa0 .functor NOT 1, L_0x562f27b11f80, C4<0>, C4<0>, C4<0>;
v0x562f27af0b30_0 .net "I0", 31 0, L_0x562f27b11bb0;  1 drivers
v0x562f27af0c10_0 .net "I1", 31 0, L_0x562f27b11d80;  1 drivers
v0x562f27af0cf0_0 .net "Out", 31 0, L_0x562f27b11b10;  alias, 1 drivers
v0x562f27af0df0_0 .net "Sel", 0 0, L_0x562f27b11f80;  1 drivers
v0x562f27af0e90_0 .net *"_s0", 0 0, L_0x562f27b11aa0;  1 drivers
L_0x562f27b11b10 .functor MUXZ 32, L_0x562f27b11d80, L_0x562f27b11bb0, L_0x562f27b11aa0, C4<>;
S_0x562f27af1040 .scope module, "InstructionMemory" "InstructionMemoryFile" 3 68, 9 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "IMemError"
    .port_info 1 /INPUT 32 "Address"
    .port_info 2 /OUTPUT 32 "Data"
    .port_info 3 /INPUT 1 "Clk"
v0x562f27af1210_0 .net "Address", 31 0, v0x562f27afa3d0_0;  1 drivers
v0x562f27af1310_0 .net "Clk", 0 0, v0x562f27afccf0_0;  alias, 1 drivers
v0x562f27af1400_0 .net "Data", 31 0, L_0x562f27b0e730;  alias, 1 drivers
v0x562f27af14d0_0 .var "IMemError", 0 0;
o0x7fa8cdfd1578 .functor BUFZ 1, C4<z>; HiZ drive
v0x562f27af1570_0 .net "Rst", 0 0, o0x7fa8cdfd1578;  0 drivers
v0x562f27af1680_0 .net *"_s0", 7 0, L_0x562f27afdab0;  1 drivers
v0x562f27af1760_0 .net *"_s10", 7 0, L_0x562f27b0de70;  1 drivers
v0x562f27af1840_0 .net *"_s12", 32 0, L_0x562f27b0df40;  1 drivers
L_0x7fa8cdf870a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562f27af1920_0 .net *"_s15", 0 0, L_0x7fa8cdf870a8;  1 drivers
L_0x7fa8cdf870f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x562f27af1a00_0 .net/2u *"_s16", 32 0, L_0x7fa8cdf870f0;  1 drivers
v0x562f27af1ae0_0 .net *"_s18", 32 0, L_0x562f27b0e0a0;  1 drivers
v0x562f27af1bc0_0 .net *"_s2", 32 0, L_0x562f27afdb70;  1 drivers
v0x562f27af1ca0_0 .net *"_s20", 7 0, L_0x562f27b0e270;  1 drivers
v0x562f27af1d80_0 .net *"_s22", 32 0, L_0x562f27b0e310;  1 drivers
L_0x7fa8cdf87138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562f27af1e60_0 .net *"_s25", 0 0, L_0x7fa8cdf87138;  1 drivers
L_0x7fa8cdf87180 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562f27af1f40_0 .net/2u *"_s26", 32 0, L_0x7fa8cdf87180;  1 drivers
v0x562f27af2020_0 .net *"_s28", 32 0, L_0x562f27b0e4a0;  1 drivers
v0x562f27af2210_0 .net *"_s30", 7 0, L_0x562f27b0e630;  1 drivers
L_0x7fa8cdf87018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562f27af22f0_0 .net *"_s5", 0 0, L_0x7fa8cdf87018;  1 drivers
L_0x7fa8cdf87060 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x562f27af23d0_0 .net/2u *"_s6", 32 0, L_0x7fa8cdf87060;  1 drivers
v0x562f27af24b0_0 .net *"_s8", 32 0, L_0x562f27b0dc70;  1 drivers
v0x562f27af2590 .array "imembank", 63 0, 7 0;
L_0x562f27afdab0 .array/port v0x562f27af2590, L_0x562f27b0dc70;
L_0x562f27afdb70 .concat [ 32 1 0 0], v0x562f27afa3d0_0, L_0x7fa8cdf87018;
L_0x562f27b0dc70 .arith/sum 33, L_0x562f27afdb70, L_0x7fa8cdf87060;
L_0x562f27b0de70 .array/port v0x562f27af2590, L_0x562f27b0e0a0;
L_0x562f27b0df40 .concat [ 32 1 0 0], v0x562f27afa3d0_0, L_0x7fa8cdf870a8;
L_0x562f27b0e0a0 .arith/sum 33, L_0x562f27b0df40, L_0x7fa8cdf870f0;
L_0x562f27b0e270 .array/port v0x562f27af2590, L_0x562f27b0e4a0;
L_0x562f27b0e310 .concat [ 32 1 0 0], v0x562f27afa3d0_0, L_0x7fa8cdf87138;
L_0x562f27b0e4a0 .arith/sum 33, L_0x562f27b0e310, L_0x7fa8cdf87180;
L_0x562f27b0e630 .array/port v0x562f27af2590, v0x562f27afa3d0_0;
L_0x562f27b0e730 .concat [ 8 8 8 8], L_0x562f27b0e630, L_0x562f27b0e270, L_0x562f27b0de70, L_0x562f27afdab0;
S_0x562f27af26d0 .scope module, "JumpAddressSel" "Mux" 3 109, 8 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x562f27b10e30 .functor NOT 1, v0x562f27aed220_0, C4<0>, C4<0>, C4<0>;
v0x562f27af2850_0 .net "I0", 31 0, L_0x562f27b0eec0;  alias, 1 drivers
v0x562f27af2950_0 .net "I1", 31 0, v0x562f27af07f0_0;  alias, 1 drivers
v0x562f27af2a40_0 .net "Out", 31 0, L_0x562f27b10ea0;  alias, 1 drivers
v0x562f27af2b10_0 .net "Sel", 0 0, v0x562f27aed220_0;  alias, 1 drivers
v0x562f27af2be0_0 .net *"_s0", 0 0, L_0x562f27b10e30;  1 drivers
L_0x562f27b10ea0 .functor MUXZ 32, v0x562f27af07f0_0, L_0x562f27b0eec0, L_0x562f27b10e30, C4<>;
S_0x562f27af2d20 .scope module, "MemorySelMux" "Mux" 3 186, 8 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x562f27b131f0 .functor NOT 1, L_0x562f27b14590, C4<0>, C4<0>, C4<0>;
v0x562f27af2ef0_0 .net "I0", 31 0, L_0x562f27b141d0;  1 drivers
v0x562f27af2ff0_0 .net "I1", 31 0, L_0x562f27b14410;  1 drivers
v0x562f27af30d0_0 .net "Out", 31 0, L_0x562f27b140e0;  alias, 1 drivers
v0x562f27af31c0_0 .net "Sel", 0 0, L_0x562f27b14590;  1 drivers
v0x562f27af3280_0 .net *"_s0", 0 0, L_0x562f27b131f0;  1 drivers
L_0x562f27b140e0 .functor MUXZ 32, L_0x562f27b14410, L_0x562f27b141d0, L_0x562f27b131f0, C4<>;
S_0x562f27af3430 .scope module, "NOPinsert" "Mux6" 3 113, 8 21 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Out"
    .port_info 1 /INPUT 6 "I0"
    .port_info 2 /INPUT 6 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x562f27b10fe0 .functor NOT 1, v0x562f27af8c10_0, C4<0>, C4<0>, C4<0>;
v0x562f27af3670_0 .net "I0", 5 0, L_0x562f27b0ebb0;  alias, 1 drivers
L_0x7fa8cdf873c0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x562f27af3770_0 .net "I1", 5 0, L_0x7fa8cdf873c0;  1 drivers
v0x562f27af3850_0 .net "Out", 5 0, L_0x562f27b11050;  alias, 1 drivers
v0x562f27af3950_0 .net "Sel", 0 0, v0x562f27af8c10_0;  alias, 1 drivers
v0x562f27af39f0_0 .net *"_s0", 0 0, L_0x562f27b10fe0;  1 drivers
L_0x562f27b11050 .functor MUXZ 6, L_0x7fa8cdf873c0, L_0x562f27b0ebb0, L_0x562f27b10fe0, C4<>;
S_0x562f27af3ba0 .scope module, "PCAddressIncrement" "Add" 3 69, 4 28 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x562f27af3e60_0 .net "A", 31 0, L_0x562f27afd760;  alias, 1 drivers
L_0x7fa8cdf871c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x562f27af3f60_0 .net "B", 31 0, L_0x7fa8cdf871c8;  1 drivers
v0x562f27af4040_0 .var "Result", 31 0;
E_0x562f27af3de0 .event edge, v0x562f27af3f60_0, v0x562f27af3e60_0;
S_0x562f27af4180 .scope module, "PCSelect" "Mux" 3 67, 8 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x562f27afd870 .functor NOT 1, L_0x562f27b0f210, C4<0>, C4<0>, C4<0>;
v0x562f27af43f0_0 .net "I0", 31 0, v0x562f27af4040_0;  alias, 1 drivers
v0x562f27af44e0_0 .net "I1", 31 0, L_0x562f27b10ea0;  alias, 1 drivers
v0x562f27af45b0_0 .net "Out", 31 0, L_0x562f27afd930;  alias, 1 drivers
v0x562f27af4680_0 .net "Sel", 0 0, L_0x562f27b0f210;  alias, 1 drivers
v0x562f27af4740_0 .net *"_s0", 0 0, L_0x562f27afd870;  1 drivers
L_0x562f27afd930 .functor MUXZ 32, L_0x562f27b10ea0, v0x562f27af4040_0, L_0x562f27afd870, C4<>;
S_0x562f27af48f0 .scope module, "RdRtSelRF" "Mux5" 3 146, 8 11 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Out"
    .port_info 1 /INPUT 5 "I0"
    .port_info 2 /INPUT 5 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x562f27b12160 .functor NOT 1, L_0x562f27b125a0, C4<0>, C4<0>, C4<0>;
v0x562f27af4b30_0 .net "I0", 4 0, L_0x562f27b122c0;  1 drivers
v0x562f27af4c30_0 .net "I1", 4 0, L_0x562f27b123b0;  1 drivers
v0x562f27af4d10_0 .net "Out", 4 0, L_0x562f27b121d0;  alias, 1 drivers
v0x562f27af4e10_0 .net "Sel", 0 0, L_0x562f27b125a0;  1 drivers
v0x562f27af4eb0_0 .net *"_s0", 0 0, L_0x562f27b12160;  1 drivers
L_0x562f27b121d0 .functor MUXZ 5, L_0x562f27b123b0, L_0x562f27b122c0, L_0x562f27b12160, C4<>;
S_0x562f27af5060 .scope module, "Registers" "RegisterFile" 3 98, 10 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data1"
    .port_info 1 /OUTPUT 32 "data2"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "writeReg"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
    .port_info 8 /INPUT 1 "regWen"
L_0x562f27b0fee0 .functor BUFZ 32, L_0x562f27b0fcc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562f27b10250 .functor BUFZ 32, L_0x562f27b0ffa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562f27af53e0_0 .net "Clk", 0 0, v0x562f27afccf0_0;  alias, 1 drivers
v0x562f27af54f0_0 .net "Rst", 0 0, v0x562f27afcd90_0;  alias, 1 drivers
v0x562f27af55b0_0 .net *"_s0", 31 0, L_0x562f27b0fcc0;  1 drivers
v0x562f27af5650_0 .net *"_s10", 6 0, L_0x562f27b10040;  1 drivers
L_0x7fa8cdf87258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562f27af5710_0 .net *"_s13", 1 0, L_0x7fa8cdf87258;  1 drivers
v0x562f27af5840_0 .net *"_s2", 6 0, L_0x562f27b0fd60;  1 drivers
L_0x7fa8cdf87210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562f27af5920_0 .net *"_s5", 1 0, L_0x7fa8cdf87210;  1 drivers
v0x562f27af5a00_0 .net *"_s8", 31 0, L_0x562f27b0ffa0;  1 drivers
v0x562f27af5ae0_0 .net "data1", 31 0, L_0x562f27b0fee0;  alias, 1 drivers
v0x562f27af5c50_0 .net "data2", 31 0, L_0x562f27b10250;  alias, 1 drivers
v0x562f27af5d30_0 .net "read1", 4 0, L_0x562f27b0e910;  alias, 1 drivers
v0x562f27af5df0_0 .net "read2", 4 0, L_0x562f27b0e9e0;  alias, 1 drivers
v0x562f27af5ec0_0 .net "regWen", 0 0, L_0x562f27b102c0;  1 drivers
v0x562f27af5f60 .array "registerbank", 31 0, 31 0;
v0x562f27af6020_0 .net "writeData", 31 0, L_0x562f27b140e0;  alias, 1 drivers
v0x562f27af6110_0 .net "writeReg", 4 0, L_0x562f27b0ed30;  alias, 1 drivers
E_0x562f27af5360 .event negedge, v0x562f27aeddb0_0;
L_0x562f27b0fcc0 .array/port v0x562f27af5f60, L_0x562f27b0fd60;
L_0x562f27b0fd60 .concat [ 5 2 0 0], L_0x562f27b0e910, L_0x7fa8cdf87210;
L_0x562f27b0ffa0 .array/port v0x562f27af5f60, L_0x562f27b10040;
L_0x562f27b10040 .concat [ 5 2 0 0], L_0x562f27b0e9e0, L_0x7fa8cdf87258;
S_0x562f27af62f0 .scope module, "Shiftby2" "Shft2" 3 105, 11 10 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "In"
v0x562f27af64d0_0 .net "In", 31 0, L_0x562f27b10680;  alias, 1 drivers
v0x562f27af65d0_0 .net "Out", 31 0, L_0x562f27b10c00;  alias, 1 drivers
v0x562f27af66c0_0 .net *"_s1", 29 0, L_0x562f27b10b60;  1 drivers
L_0x7fa8cdf87378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562f27af6790_0 .net/2u *"_s2", 1 0, L_0x7fa8cdf87378;  1 drivers
L_0x562f27b10b60 .part L_0x562f27b10680, 0, 30;
L_0x562f27b10c00 .concat [ 2 30 0 0], L_0x7fa8cdf87378, L_0x562f27b10b60;
S_0x562f27af68d0 .scope module, "Shiftby2Jump" "Shft2Jump" 3 102, 11 20 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "Out"
    .port_info 1 /INPUT 26 "In"
v0x562f27af6bf0_0 .net "In", 25 0, L_0x562f27b10a70;  1 drivers
v0x562f27af6cf0_0 .net "Out", 27 0, L_0x562f27b109d0;  alias, 1 drivers
L_0x7fa8cdf87330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562f27af6dd0_0 .net/2u *"_s0", 1 0, L_0x7fa8cdf87330;  1 drivers
L_0x562f27b109d0 .concat [ 2 26 0 0], L_0x7fa8cdf87330, L_0x562f27b10a70;
S_0x562f27af6f20 .scope module, "SignExtend" "SignExt" 3 100, 11 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 16 "In"
v0x562f27af7130_0 .net "In", 15 0, L_0x562f27b10810;  1 drivers
v0x562f27af7230_0 .net "Out", 31 0, L_0x562f27b10680;  alias, 1 drivers
v0x562f27af7320_0 .net *"_s1", 0 0, L_0x562f27b103b0;  1 drivers
L_0x7fa8cdf872a0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x562f27af73f0_0 .net/2u *"_s2", 15 0, L_0x7fa8cdf872a0;  1 drivers
v0x562f27af74d0_0 .net *"_s4", 31 0, L_0x562f27b10450;  1 drivers
L_0x7fa8cdf872e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f27af7600_0 .net/2u *"_s6", 15 0, L_0x7fa8cdf872e8;  1 drivers
v0x562f27af76e0_0 .net *"_s8", 31 0, L_0x562f27b10590;  1 drivers
L_0x562f27b103b0 .part L_0x562f27b10810, 15, 1;
L_0x562f27b10450 .concat [ 16 16 0 0], L_0x562f27b10810, L_0x7fa8cdf872a0;
L_0x562f27b10590 .concat [ 16 16 0 0], L_0x562f27b10810, L_0x7fa8cdf872e8;
L_0x562f27b10680 .functor MUXZ 32, L_0x562f27b10590, L_0x562f27b10450, L_0x562f27b103b0, C4<>;
S_0x562f27af7820 .scope module, "pipRegCntrl" "pipeRegControl" 3 44, 12 1 0, S_0x562f27a9d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nop"
    .port_info 1 /OUTPUT 5 "stall"
    .port_info 2 /OUTPUT 1 "flushIF"
    .port_info 3 /INPUT 1 "hazard"
    .port_info 4 /INPUT 1 "flush"
    .port_info 5 /INPUT 1 "dmemError"
    .port_info 6 /INPUT 1 "imemError"
    .port_info 7 /INPUT 1 "MEM_memRead"
    .port_info 8 /INPUT 1 "MEM_memWrite"
    .port_info 9 /INPUT 1 "Clk"
    .port_info 10 /INPUT 1 "Rst"
P_0x562f27af79f0 .param/l "normal" 0 12 15, C4<00>;
P_0x562f27af7a30 .param/l "stall_1" 0 12 16, C4<01>;
P_0x562f27af7a70 .param/l "stall_2" 0 12 17, C4<10>;
L_0x562f27afd160 .functor BUFZ 1, v0x562f27af0040_0, C4<0>, C4<0>, C4<0>;
L_0x562f27afd220 .functor OR 1, L_0x562f27b12840, L_0x562f27b12690, C4<0>, C4<0>;
L_0x562f27afd290 .functor AND 1, v0x562f27aede70_0, L_0x562f27afd220, C4<1>, C4<1>;
L_0x562f27afd3c0 .functor OR 1, L_0x562f27afd290, v0x562f27af14d0_0, C4<0>, C4<0>;
L_0x562f27afd4b0 .functor NOT 1, L_0x562f27afd3c0, C4<0>, C4<0>, C4<0>;
L_0x562f27afd570 .functor AND 1, L_0x562f27afd4b0, v0x562f27af0100_0, C4<1>, C4<1>;
v0x562f27af7d80_0 .net "Clk", 0 0, v0x562f27afccf0_0;  alias, 1 drivers
v0x562f27af7e40_0 .net "MEM_memRead", 0 0, L_0x562f27b12690;  alias, 1 drivers
v0x562f27af7f00_0 .net "MEM_memWrite", 0 0, L_0x562f27b12840;  alias, 1 drivers
v0x562f27af8000_0 .net "Rst", 0 0, v0x562f27afcd90_0;  alias, 1 drivers
v0x562f27af80f0_0 .var "State", 1 0;
v0x562f27af81e0_0 .net *"_s10", 0 0, L_0x562f27afd570;  1 drivers
v0x562f27af8280_0 .net *"_s2", 0 0, L_0x562f27afd220;  1 drivers
v0x562f27af8320_0 .net *"_s8", 0 0, L_0x562f27afd4b0;  1 drivers
o0x7fa8cdfd2988 .functor BUFZ 1, C4<z>; HiZ drive
v0x562f27af8400_0 .net "branch", 0 0, o0x7fa8cdfd2988;  0 drivers
v0x562f27af84c0_0 .net "dmemError", 0 0, v0x562f27aede70_0;  alias, 1 drivers
v0x562f27af8560_0 .net "dmemHaz", 0 0, L_0x562f27afd290;  1 drivers
v0x562f27af8600_0 .net "flush", 0 0, v0x562f27af0040_0;  alias, 1 drivers
v0x562f27af86a0_0 .net "flushIF", 0 0, L_0x562f27afd160;  alias, 1 drivers
v0x562f27af8740_0 .net "hazType", 1 0, L_0x562f27afd670;  1 drivers
v0x562f27af8820_0 .net "hazard", 0 0, v0x562f27af0100_0;  alias, 1 drivers
v0x562f27af88f0_0 .net "imemError", 0 0, v0x562f27af14d0_0;  alias, 1 drivers
o0x7fa8cdfd2a48 .functor BUFZ 1, C4<z>; HiZ drive
v0x562f27af89c0_0 .net "jump", 0 0, o0x7fa8cdfd2a48;  0 drivers
v0x562f27af8b70_0 .net "memHaz", 0 0, L_0x562f27afd3c0;  1 drivers
v0x562f27af8c10_0 .var "nop", 0 0;
v0x562f27af8ce0_0 .var "stall", 4 0;
E_0x562f27af7d20 .event edge, v0x562f27af80f0_0;
L_0x562f27afd670 .concat [ 1 1 0 0], L_0x562f27afd570, L_0x562f27afd3c0;
    .scope S_0x562f27aef6a0;
T_0 ;
    %wait E_0x562f27aef910;
    %load/vec4 v0x562f27af01c0_0;
    %load/vec4 v0x562f27aeff80_0;
    %or;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27af0040_0, 0;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27af0040_0, 0;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27af0040_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x562f27aef6a0;
T_1 ;
    %wait E_0x562f27aef870;
    %load/vec4 v0x562f27aefb30_0;
    %load/vec4 v0x562f27aef970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x562f27aef970_0;
    %load/vec4 v0x562f27aefbd0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x562f27aef970_0;
    %load/vec4 v0x562f27aefcb0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27af0100_0, 0;
T_1.2 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562f27aefec0_0;
    %load/vec4 v0x562f27aefde0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x562f27aefde0_0;
    %load/vec4 v0x562f27aefbd0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x562f27aefde0_0;
    %load/vec4 v0x562f27aefcb0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27af0100_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x562f27aefa70_0;
    %load/vec4 v0x562f27aef970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x562f27aef970_0;
    %load/vec4 v0x562f27aefbd0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x562f27aef970_0;
    %load/vec4 v0x562f27aefcb0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27af0100_0, 0;
T_1.10 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27af0100_0, 0;
T_1.9 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562f27af7820;
T_2 ;
    %wait E_0x562f27af5360;
    %load/vec4 v0x562f27af8b70_0;
    %load/vec4 v0x562f27af8b70_0;
    %inv;
    %load/vec4 v0x562f27af8820_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x562f27af80f0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562f27af7820;
T_3 ;
    %wait E_0x562f27af7d20;
    %load/vec4 v0x562f27af80f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27af8c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27af8c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27af8c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27af8c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af8ce0_0, 4, 5;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x562f27af1040;
T_4 ;
    %vpi_call 9 9 "$readmemh", "Instruction_Memory.txt", v0x562f27af2590 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f27af14d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x562f27af3ba0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562f27af4040_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x562f27af3ba0;
T_6 ;
    %wait E_0x562f27af3de0;
    %load/vec4 v0x562f27af3e60_0;
    %load/vec4 v0x562f27af3f60_0;
    %add;
    %store/vec4 v0x562f27af4040_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562f27af5060;
T_7 ;
    %wait E_0x562f27ad7570;
    %load/vec4 v0x562f27af54f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 10 13 "$readmemh", "Register_File.txt", v0x562f27af5f60 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562f27af5060;
T_8 ;
    %wait E_0x562f27af5360;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562f27af5f60, 0, 4;
    %load/vec4 v0x562f27af5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x562f27af6020_0;
    %load/vec4 v0x562f27af6110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562f27af5f60, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x562f27af03a0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562f27af07f0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x562f27af03a0;
T_10 ;
    %wait E_0x562f27af0590;
    %load/vec4 v0x562f27af0610_0;
    %load/vec4 v0x562f27af0710_0;
    %add;
    %store/vec4 v0x562f27af07f0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x562f27aecbe0;
T_11 ;
    %wait E_0x562f27ad7310;
    %load/vec4 v0x562f27aed330_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed160_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x562f27aed650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aed220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f27aed090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562f27aecfd0_0, 0;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x562f27aab640;
T_12 ;
    %wait E_0x562f27a3cb80;
    %load/vec4 v0x562f27ad5d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562f27ad4f20_0, 0;
    %jmp T_12.10;
T_12.0 ;
    %load/vec4 v0x562f27ad38b0_0;
    %load/vec4 v0x562f27ad6a10_0;
    %and;
    %assign/vec4 v0x562f27ad4f20_0, 0;
    %jmp T_12.10;
T_12.1 ;
    %load/vec4 v0x562f27ad38b0_0;
    %load/vec4 v0x562f27ad6a10_0;
    %or;
    %assign/vec4 v0x562f27ad4f20_0, 0;
    %jmp T_12.10;
T_12.2 ;
    %load/vec4 v0x562f27ad38b0_0;
    %load/vec4 v0x562f27ad6a10_0;
    %add;
    %assign/vec4 v0x562f27ad4f20_0, 0;
    %jmp T_12.10;
T_12.3 ;
    %load/vec4 v0x562f27ad38b0_0;
    %load/vec4 v0x562f27ad6a10_0;
    %sub;
    %assign/vec4 v0x562f27ad4f20_0, 0;
    %jmp T_12.10;
T_12.4 ;
    %load/vec4 v0x562f27ad38b0_0;
    %load/vec4 v0x562f27ad6a10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.12, 8;
T_12.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.12, 8;
 ; End of false expr.
    %blend;
T_12.12;
    %assign/vec4 v0x562f27ad4f20_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v0x562f27ad38b0_0;
    %load/vec4 v0x562f27ad6a10_0;
    %or;
    %inv;
    %assign/vec4 v0x562f27ad4f20_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x562f27ad38b0_0;
    %ix/getv 4, v0x562f27ad6a10_0;
    %shiftl 4;
    %assign/vec4 v0x562f27ad4f20_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x562f27ad38b0_0;
    %ix/getv 4, v0x562f27ad6a10_0;
    %shiftr 4;
    %assign/vec4 v0x562f27ad4f20_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x562f27ad38b0_0;
    %ix/getv 4, v0x562f27ad6a10_0;
    %shiftr 4;
    %assign/vec4 v0x562f27ad4f20_0, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x562f27aad5e0;
T_13 ;
    %wait E_0x562f27a3c550;
    %load/vec4 v0x562f27aec900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562f27acd430_0, 0, 4;
    %jmp T_13.3;
T_13.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x562f27acd430_0, 0, 4;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x562f27aec9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x562f27acd430_0, 0, 4;
    %jmp T_13.11;
T_13.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x562f27acd430_0, 0, 4;
    %jmp T_13.11;
T_13.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562f27acd430_0, 0, 4;
    %jmp T_13.11;
T_13.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x562f27acd430_0, 0, 4;
    %jmp T_13.11;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562f27acd430_0, 0, 4;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562f27acd430_0, 0, 4;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x562f27acd430_0, 0, 4;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x562f27aed9d0;
T_14 ;
    %vpi_call 6 14 "$readmemh", "Data_Memory.txt", v0x562f27aef360 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f27aede70_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x562f27aed9d0;
T_15 ;
    %wait E_0x562f27ad7570;
    %load/vec4 v0x562f27aef4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x562f27aee1e0_0;
    %split/vec4 8;
    %ix/getv 3, v0x562f27aedcb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562f27aef360, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x562f27aedcb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562f27aef360, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x562f27aedcb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562f27aef360, 0, 4;
    %load/vec4 v0x562f27aedcb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562f27aef360, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x562f27a9d340;
T_16 ;
    %wait E_0x562f27a3cda0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562f27afa3d0_0, 0, 32;
    %pushi/vec4 4227858432, 0, 64;
    %assign/vec4 v0x562f27af9a60_0, 0;
    %pushi/vec4 0, 0, 120;
    %assign/vec4 v0x562f27af9980_0, 0;
    %pushi/vec4 0, 0, 73;
    %assign/vec4 v0x562f27af9800_0, 0;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x562f27afa020_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x562f27a9d340;
T_17 ;
    %wait E_0x562f27ad7570;
    %load/vec4 v0x562f27afc3c0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x562f27afa490_0;
    %assign/vec4 v0x562f27afa3d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x562f27afa3d0_0;
    %assign/vec4 v0x562f27afa3d0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x562f27a9d340;
T_18 ;
    %wait E_0x562f27ad7570;
    %load/vec4 v0x562f27afc3c0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x562f27af9c00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9a60_0, 4, 5;
    %load/vec4 v0x562f27afb920_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9a60_0, 4, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x562f27af9a60_0;
    %assign/vec4 v0x562f27af9a60_0, 0;
T_18.1 ;
    %load/vec4 v0x562f27afb6a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 4227858432, 0, 64;
    %assign/vec4 v0x562f27af9a60_0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x562f27a9d340;
T_19 ;
    %wait E_0x562f27ad7570;
    %load/vec4 v0x562f27afc3c0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x562f27afb440_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9980_0, 4, 5;
    %load/vec4 v0x562f27afb4e0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9980_0, 4, 5;
    %load/vec4 v0x562f27af98c0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9980_0, 4, 5;
    %load/vec4 v0x562f27afc2d0_0;
    %load/vec4 v0x562f27afc000_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9980_0, 4, 5;
    %load/vec4 v0x562f27af9450_0;
    %ix/load 4, 106, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9980_0, 4, 5;
    %load/vec4 v0x562f27afbf10_0;
    %ix/load 4, 114, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9980_0, 4, 5;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x562f27afbd80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x562f27afbf10_0;
    %load/vec4 v0x562f27af9450_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %assign/vec4 v0x562f27af9980_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x562f27af9980_0;
    %assign/vec4 v0x562f27af9980_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x562f27a9d340;
T_20 ;
    %wait E_0x562f27ad7570;
    %load/vec4 v0x562f27afc3c0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x562f27af90a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9800_0, 4, 5;
    %load/vec4 v0x562f27af9980_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9800_0, 4, 5;
    %load/vec4 v0x562f27af94f0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9800_0, 4, 5;
    %load/vec4 v0x562f27afc980_0;
    %ix/load 4, 68, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27af9800_0, 4, 5;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x562f27af9800_0;
    %assign/vec4 v0x562f27af9800_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x562f27a9d340;
T_21 ;
    %wait E_0x562f27ad7570;
    %load/vec4 v0x562f27afc3c0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x562f27af9740_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27afa020_0, 4, 5;
    %load/vec4 v0x562f27af9800_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27afa020_0, 4, 5;
    %load/vec4 v0x562f27afca90_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27afa020_0, 4, 5;
    %load/vec4 v0x562f27af95d0_0;
    %ix/load 4, 69, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562f27afa020_0, 4, 5;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x562f27afa020_0;
    %assign/vec4 v0x562f27afa020_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x562f27ab08b0;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f27afccf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f27afcd90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f27afcd90_0, 0, 1;
T_22.0 ;
    %delay 1, 0;
    %load/vec4 v0x562f27afccf0_0;
    %inv;
    %store/vec4 v0x562f27afccf0_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x562f27ab08b0;
T_23 ;
    %vpi_call 2 20 "$dumpfile", "Test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562f27ab08b0 {0 0 0};
    %delay 70, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f27afcd90_0, 0, 1;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "PipelinedMIPS_tb.v";
    "./PipelinedMIPS.v";
    "./ALU.v";
    "./Control.v";
    "./Data_Memory_File.v";
    "./HazardUnit.v";
    "./Mux.v";
    "./Instruction_Memory_File.v";
    "./Register_File.v";
    "./SignExtension.v";
    "./PipelineRegisterController.v";
