INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'cc_cmplr_v3_0_72b7a24319d65c58'...
Applying external generics to 'cc_cmplr_v3_0_72b7a24319d65c58'...
Delivering EJava files for 'cc_cmplr_v3_0_72b7a24319d65c58'...
Generating implementation netlist for 'cc_cmplr_v3_0_72b7a24319d65c58'...
INFO:sim - Pre-processing HDL files for 'cc_cmplr_v3_0_72b7a24319d65c58'...
Running synthesis for 'cc_cmplr_v3_0_72b7a24319d65c58'
Running ngcbuild...
Writing VHO instantiation template for 'cc_cmplr_v3_0_72b7a24319d65c58'...
Writing VHDL behavioral simulation model for 'cc_cmplr_v3_0_72b7a24319d65c58'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c1d446233ff9b610e/tmp/_cg/cc_cmplr_v3_0_72b7
a24319d65c58
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c1d446233ff9b610e/tmp/_cg/cc_cmplr_v3_0_72b7
a24319d65c58
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'cc_cmplr_v3_0_72b7a24319d65c58'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cc_cmplr_v3_0_7a1c77196b2a4f1a'...
Applying external generics to 'cc_cmplr_v3_0_7a1c77196b2a4f1a'...
Delivering EJava files for 'cc_cmplr_v3_0_7a1c77196b2a4f1a'...
Generating implementation netlist for 'cc_cmplr_v3_0_7a1c77196b2a4f1a'...
INFO:sim - Pre-processing HDL files for 'cc_cmplr_v3_0_7a1c77196b2a4f1a'...
Running synthesis for 'cc_cmplr_v3_0_7a1c77196b2a4f1a'
Running ngcbuild...
Writing VHO instantiation template for 'cc_cmplr_v3_0_7a1c77196b2a4f1a'...
Writing VHDL behavioral simulation model for 'cc_cmplr_v3_0_7a1c77196b2a4f1a'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c1d446233ff9b610e/tmp/_cg/cc_cmplr_v3_0_7a1c
77196b2a4f1a
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c1d446233ff9b610e/tmp/_cg/cc_cmplr_v3_0_7a1c
77196b2a4f1a
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'cc_cmplr_v3_0_7a1c77196b2a4f1a'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_43dadab23f828959'...
Applying external generics to 'fr_cmplr_v6_3_43dadab23f828959'...
Delivering associated files for 'fr_cmplr_v6_3_43dadab23f828959'...
Delivering EJava files for 'fr_cmplr_v6_3_43dadab23f828959'...
Generating implementation netlist for 'fr_cmplr_v6_3_43dadab23f828959'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_43dadab23f828959'...
Running synthesis for 'fr_cmplr_v6_3_43dadab23f828959'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_43dadab23f828959'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_43dadab23f828959'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_43dadab23f828959'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_48f5a61b3ab44363'...
Applying external generics to 'fr_cmplr_v6_3_48f5a61b3ab44363'...
Delivering associated files for 'fr_cmplr_v6_3_48f5a61b3ab44363'...
Delivering EJava files for 'fr_cmplr_v6_3_48f5a61b3ab44363'...
Generating implementation netlist for 'fr_cmplr_v6_3_48f5a61b3ab44363'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_48f5a61b3ab44363'...
Running synthesis for 'fr_cmplr_v6_3_48f5a61b3ab44363'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_48f5a61b3ab44363'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_48f5a61b3ab44363'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_48f5a61b3ab44363'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_c7662ab7880aa65a'...
Applying external generics to 'fr_cmplr_v6_3_c7662ab7880aa65a'...
Delivering associated files for 'fr_cmplr_v6_3_c7662ab7880aa65a'...
Delivering EJava files for 'fr_cmplr_v6_3_c7662ab7880aa65a'...
Generating implementation netlist for 'fr_cmplr_v6_3_c7662ab7880aa65a'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_c7662ab7880aa65a'...
Running synthesis for 'fr_cmplr_v6_3_c7662ab7880aa65a'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_c7662ab7880aa65a'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_c7662ab7880aa65a'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_c7662ab7880aa65a'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
