#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d0249c0f8a0 .scope module, "sl1" "sl1" 2 323;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5d0249c84480_0 .net *"_ivl_1", 14 0, L_0x5d0249caaae0;  1 drivers
L_0x7f77f509d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d0249c88860_0 .net/2u *"_ivl_2", 0 0, L_0x7f77f509d018;  1 drivers
o0x7f77f50e6078 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5d0249c763d0_0 .net "a", 15 0, o0x7f77f50e6078;  0 drivers
v0x5d0249c9c6e0_0 .net "y", 15 0, L_0x5d0249caab80;  1 drivers
L_0x5d0249caaae0 .part o0x7f77f50e6078, 0, 15;
L_0x5d0249caab80 .concat [ 1 15 0 0], L_0x7f77f509d018, L_0x5d0249caaae0;
S_0x5d0249c11620 .scope module, "tb_multicycle" "tb_multicycle" 3 61;
 .timescale 0 0;
v0x5d0249caa980_0 .var "clk", 0 0;
v0x5d0249caaa20_0 .var "reset", 0 0;
S_0x5d0249c9c820 .scope module, "main" "multi_cycle" 3 67, 2 4 0, S_0x5d0249c11620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x5d0249ca8f90_0 .net "adc", 0 0, v0x5d0249c9e8c0_0;  1 drivers
v0x5d0249ca9050_0 .net "alucontrol", 1 0, v0x5d0249c9e170_0;  1 drivers
v0x5d0249ca9110_0 .net "aluout", 15 0, v0x5d0249c9d7e0_0;  1 drivers
v0x5d0249ca91b0_0 .net "alusrc", 0 0, L_0x5d0249caaed0;  1 drivers
v0x5d0249ca9250_0 .net "branch", 0 0, L_0x5d0249cab000;  1 drivers
v0x5d0249ca9390_0 .net "carry", 0 0, v0x5d0249c9d6f0_0;  1 drivers
v0x5d0249ca9430_0 .net "clk", 0 0, v0x5d0249caa980_0;  1 drivers
v0x5d0249ca94d0_0 .net "instr", 15 0, v0x5d0249ca1580_0;  1 drivers
v0x5d0249ca9590_0 .net "jal", 0 0, L_0x5d0249cab470;  1 drivers
v0x5d0249ca9630_0 .net "memtoreg", 0 0, L_0x5d0249cab340;  1 drivers
v0x5d0249ca96d0_0 .net "memwrite", 0 0, L_0x5d0249cab130;  1 drivers
v0x5d0249ca9770_0 .net "ndz", 0 0, v0x5d0249c9f090_0;  1 drivers
v0x5d0249ca9810_0 .net "pc", 15 0, v0x5d0249ca60c0_0;  1 drivers
v0x5d0249ca98d0_0 .net "pcnext", 15 0, L_0x5d0249cbc5d0;  1 drivers
v0x5d0249ca9990_0 .net "pcplus1", 15 0, L_0x5d0249caba40;  1 drivers
v0x5d0249ca9ae0_0 .net "pcsrc", 0 0, L_0x5d0249cab750;  1 drivers
v0x5d0249ca9b80_0 .net "read_data", 15 0, v0x5d0249ca0a60_0;  1 drivers
v0x5d0249ca9d50_0 .net "regdst", 0 0, L_0x5d0249caada0;  1 drivers
v0x5d0249ca9df0_0 .net "regwrite", 0 0, L_0x5d0249caac70;  1 drivers
v0x5d0249ca9e90_0 .net "regwriteFinal", 0 0, L_0x5d0249cbce90;  1 drivers
v0x5d0249ca9f30_0 .net "reset", 0 0, v0x5d0249caaa20_0;  1 drivers
v0x5d0249ca9fd0_0 .net "result", 15 0, L_0x5d0249cbcb40;  1 drivers
v0x5d0249caa090_0 .net "result_temp", 15 0, L_0x5d0249cbcaa0;  1 drivers
v0x5d0249caa150_0 .net "signimm", 15 0, L_0x5d0249cbbe60;  1 drivers
v0x5d0249caa2a0_0 .net "srca", 15 0, v0x5d0249ca68c0_0;  1 drivers
v0x5d0249caa360_0 .net "srcb", 15 0, L_0x5d0249cbd210;  1 drivers
v0x5d0249caa470_0 .net "state", 1 0, v0x5d0249ca86f0_0;  1 drivers
v0x5d0249caa530_0 .net "temp", 0 0, L_0x5d0249cbcc90;  1 drivers
v0x5d0249caa620_0 .net "write_data", 15 0, v0x5d0249ca69d0_0;  1 drivers
v0x5d0249caa6e0_0 .net "writereg", 2 0, L_0x5d0249cbc740;  1 drivers
v0x5d0249caa7f0_0 .net "zero", 0 0, v0x5d0249c9d8a0_0;  1 drivers
L_0x5d0249cab850 .part v0x5d0249ca1580_0, 12, 4;
L_0x5d0249cab9a0 .part v0x5d0249ca1580_0, 0, 2;
L_0x5d0249cbc820 .part v0x5d0249ca1580_0, 9, 3;
L_0x5d0249cbc9d0 .part v0x5d0249ca1580_0, 3, 3;
L_0x5d0249cbd090 .part v0x5d0249ca1580_0, 6, 3;
L_0x5d0249cbd130 .part v0x5d0249ca1580_0, 9, 3;
S_0x5d0249c9c9d0 .scope module, "adccheckmux" "mux2" 2 73, 2 341 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
P_0x5d0249c9cbd0 .param/l "WIDTH" 0 2 341, +C4<00000000000000000000000000000001>;
v0x5d0249c9cc70_0 .net "d0", 0 0, L_0x5d0249caac70;  alias, 1 drivers
v0x5d0249c9cd70_0 .net "d1", 0 0, v0x5d0249c9d6f0_0;  alias, 1 drivers
v0x5d0249c9ce50_0 .net "s", 0 0, v0x5d0249c9e8c0_0;  alias, 1 drivers
v0x5d0249c9cef0_0 .net "y", 0 0, L_0x5d0249cbcc90;  alias, 1 drivers
L_0x5d0249cbcc90 .functor MUXZ 1, L_0x5d0249caac70, v0x5d0249c9d6f0_0, v0x5d0249c9e8c0_0, C4<>;
S_0x5d0249c9d050 .scope module, "alu1" "alu" 2 79, 2 345 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "state";
    .port_info 2 /INPUT 16 "i_data_A";
    .port_info 3 /INPUT 16 "i_data_B";
    .port_info 4 /INPUT 2 "i_alu_control";
    .port_info 5 /OUTPUT 16 "o_result";
    .port_info 6 /OUTPUT 1 "o_zero_flag";
    .port_info 7 /OUTPUT 1 "o_carry_flag";
v0x5d0249c9d390_0 .net "clk", 0 0, v0x5d0249caa980_0;  alias, 1 drivers
v0x5d0249c9d470_0 .net "i_alu_control", 1 0, v0x5d0249c9e170_0;  alias, 1 drivers
v0x5d0249c9d550_0 .net "i_data_A", 15 0, v0x5d0249ca68c0_0;  alias, 1 drivers
v0x5d0249c9d610_0 .net "i_data_B", 15 0, L_0x5d0249cbd210;  alias, 1 drivers
v0x5d0249c9d6f0_0 .var "o_carry_flag", 0 0;
v0x5d0249c9d7e0_0 .var "o_result", 15 0;
v0x5d0249c9d8a0_0 .var "o_zero_flag", 0 0;
v0x5d0249c9d960_0 .net "state", 1 0, v0x5d0249ca86f0_0;  alias, 1 drivers
E_0x5d0249c52b30 .event posedge, v0x5d0249c9d390_0;
S_0x5d0249c9db90 .scope module, "cntrl" "controller" 2 50, 2 245 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "state";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /INPUT 2 "cz";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "memtoreg";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /OUTPUT 1 "regdst";
    .port_info 11 /OUTPUT 1 "regwrite";
    .port_info 12 /OUTPUT 1 "jal";
    .port_info 13 /OUTPUT 2 "alucontrol";
    .port_info 14 /OUTPUT 1 "adc";
    .port_info 15 /OUTPUT 1 "ndz";
L_0x5d0249cab6e0 .functor AND 1, L_0x5d0249cab000, v0x5d0249c9d8a0_0, C4<1>, C4<1>;
L_0x5d0249cab750 .functor OR 1, L_0x5d0249cab470, L_0x5d0249cab6e0, C4<0>, C4<0>;
v0x5d0249c9f610_0 .net *"_ivl_0", 0 0, L_0x5d0249cab6e0;  1 drivers
v0x5d0249c9f710_0 .net "adc", 0 0, v0x5d0249c9e8c0_0;  alias, 1 drivers
v0x5d0249c9f820_0 .net "alucontrol", 1 0, v0x5d0249c9e170_0;  alias, 1 drivers
v0x5d0249c9f910_0 .net "alusrc", 0 0, L_0x5d0249caaed0;  alias, 1 drivers
v0x5d0249c9f9b0_0 .net "branch", 0 0, L_0x5d0249cab000;  alias, 1 drivers
v0x5d0249c9faa0_0 .net "clk", 0 0, v0x5d0249caa980_0;  alias, 1 drivers
v0x5d0249c9fb90_0 .net "cz", 1 0, L_0x5d0249cab9a0;  1 drivers
v0x5d0249c9fc30_0 .net "jal", 0 0, L_0x5d0249cab470;  alias, 1 drivers
v0x5d0249c9fcd0_0 .net "memread", 0 0, L_0x5d0249cab260;  1 drivers
v0x5d0249c9fda0_0 .net "memtoreg", 0 0, L_0x5d0249cab340;  alias, 1 drivers
v0x5d0249c9fe70_0 .net "memwrite", 0 0, L_0x5d0249cab130;  alias, 1 drivers
v0x5d0249c9ff40_0 .net "ndz", 0 0, v0x5d0249c9f090_0;  alias, 1 drivers
v0x5d0249ca0010_0 .net "op", 3 0, L_0x5d0249cab850;  1 drivers
v0x5d0249ca00b0_0 .net "pcsrc", 0 0, L_0x5d0249cab750;  alias, 1 drivers
v0x5d0249ca0150_0 .net "regdst", 0 0, L_0x5d0249caada0;  alias, 1 drivers
v0x5d0249ca01f0_0 .net "regwrite", 0 0, L_0x5d0249caac70;  alias, 1 drivers
v0x5d0249ca02e0_0 .net "state", 1 0, v0x5d0249ca86f0_0;  alias, 1 drivers
v0x5d0249ca0380_0 .net "zero", 0 0, v0x5d0249c9d8a0_0;  alias, 1 drivers
S_0x5d0249c9dee0 .scope module, "ad" "aludecoder" 2 256, 2 303 0, S_0x5d0249c9db90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 2 "alucontrol";
v0x5d0249c9e170_0 .var "alucontrol", 1 0;
v0x5d0249c9e280_0 .net "opcode", 3 0, L_0x5d0249cab850;  alias, 1 drivers
v0x5d0249c9e340_0 .net "state", 1 0, v0x5d0249ca86f0_0;  alias, 1 drivers
E_0x5d0249c52f80 .event anyedge, v0x5d0249c9d960_0, v0x5d0249c9e280_0;
S_0x5d0249c9e4a0 .scope module, "md" "decoder" 2 255, 2 261 0, S_0x5d0249c9db90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "state";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /INPUT 2 "cz";
    .port_info 4 /OUTPUT 1 "memtoreg";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "memread";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "alusrc";
    .port_info 9 /OUTPUT 1 "regdst";
    .port_info 10 /OUTPUT 1 "regwrite";
    .port_info 11 /OUTPUT 1 "jal";
    .port_info 12 /OUTPUT 1 "adc";
    .port_info 13 /OUTPUT 1 "ndz";
v0x5d0249c9e7e0_0 .net *"_ivl_10", 7 0, v0x5d0249c9ec10_0;  1 drivers
v0x5d0249c9e8c0_0 .var "adc", 0 0;
v0x5d0249c9e9b0_0 .net "alusrc", 0 0, L_0x5d0249caaed0;  alias, 1 drivers
v0x5d0249c9ea80_0 .net "branch", 0 0, L_0x5d0249cab000;  alias, 1 drivers
v0x5d0249c9eb20_0 .net "clk", 0 0, v0x5d0249caa980_0;  alias, 1 drivers
v0x5d0249c9ec10_0 .var "controls", 7 0;
v0x5d0249c9ecb0_0 .net "cz", 1 0, L_0x5d0249cab9a0;  alias, 1 drivers
v0x5d0249c9ed90_0 .net "jal", 0 0, L_0x5d0249cab470;  alias, 1 drivers
v0x5d0249c9ee50_0 .net "memread", 0 0, L_0x5d0249cab260;  alias, 1 drivers
v0x5d0249c9ef10_0 .net "memtoreg", 0 0, L_0x5d0249cab340;  alias, 1 drivers
v0x5d0249c9efd0_0 .net "memwrite", 0 0, L_0x5d0249cab130;  alias, 1 drivers
v0x5d0249c9f090_0 .var "ndz", 0 0;
v0x5d0249c9f150_0 .net "op", 3 0, L_0x5d0249cab850;  alias, 1 drivers
v0x5d0249c9f240_0 .net "regdst", 0 0, L_0x5d0249caada0;  alias, 1 drivers
v0x5d0249c9f2e0_0 .net "regwrite", 0 0, L_0x5d0249caac70;  alias, 1 drivers
v0x5d0249c9f3b0_0 .net "state", 1 0, v0x5d0249ca86f0_0;  alias, 1 drivers
L_0x5d0249caac70 .part v0x5d0249c9ec10_0, 7, 1;
L_0x5d0249caada0 .part v0x5d0249c9ec10_0, 6, 1;
L_0x5d0249caaed0 .part v0x5d0249c9ec10_0, 5, 1;
L_0x5d0249cab000 .part v0x5d0249c9ec10_0, 4, 1;
L_0x5d0249cab130 .part v0x5d0249c9ec10_0, 3, 1;
L_0x5d0249cab260 .part v0x5d0249c9ec10_0, 2, 1;
L_0x5d0249cab340 .part v0x5d0249c9ec10_0, 1, 1;
L_0x5d0249cab470 .part v0x5d0249c9ec10_0, 0, 1;
S_0x5d0249ca0540 .scope module, "dmem" "data_memory" 2 82, 2 131 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 16 "addr";
    .port_info 4 /INPUT 16 "wd";
    .port_info 5 /OUTPUT 16 "rd";
v0x5d0249ca07c0 .array "RAM", 0 255, 15 0;
v0x5d0249ca08a0_0 .net "addr", 15 0, v0x5d0249c9d7e0_0;  alias, 1 drivers
v0x5d0249ca0990_0 .net "clk", 0 0, v0x5d0249caa980_0;  alias, 1 drivers
v0x5d0249ca0a60_0 .var "rd", 15 0;
v0x5d0249ca0b00_0 .net "state", 1 0, v0x5d0249ca86f0_0;  alias, 1 drivers
v0x5d0249ca0c10_0 .net "wd", 15 0, v0x5d0249ca69d0_0;  alias, 1 drivers
v0x5d0249ca0cf0_0 .net "we", 0 0, L_0x5d0249cab130;  alias, 1 drivers
S_0x5d0249ca0e50 .scope module, "imem" "instr_memory" 2 47, 2 154 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /INPUT 1 "carry";
    .port_info 3 /INPUT 2 "state";
    .port_info 4 /INPUT 16 "addr";
    .port_info 5 /OUTPUT 16 "rd";
v0x5d0249ca11a0 .array "RAM", 0 31, 15 0;
v0x5d0249ca1280_0 .net "addr", 15 0, v0x5d0249ca60c0_0;  alias, 1 drivers
v0x5d0249ca1360_0 .net "carry", 0 0, v0x5d0249c9d6f0_0;  alias, 1 drivers
v0x5d0249ca1450_0 .net "clk", 0 0, v0x5d0249caa980_0;  alias, 1 drivers
v0x5d0249ca1580_0 .var "rd", 15 0;
v0x5d0249ca1640_0 .net "state", 1 0, v0x5d0249ca86f0_0;  alias, 1 drivers
v0x5d0249ca1700_0 .net "zero", 0 0, v0x5d0249c9d8a0_0;  alias, 1 drivers
E_0x5d0249ca1120 .event anyedge, v0x5d0249ca1280_0;
S_0x5d0249ca18f0 .scope module, "jalwritemux" "mux2" 2 65, 2 341 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5d0249ca1ad0 .param/l "WIDTH" 0 2 341, +C4<00000000000000000000000000010000>;
v0x5d0249ca1c00_0 .net "d0", 15 0, L_0x5d0249cbcaa0;  alias, 1 drivers
v0x5d0249ca1d00_0 .net "d1", 15 0, L_0x5d0249caba40;  alias, 1 drivers
v0x5d0249ca1de0_0 .net "s", 0 0, L_0x5d0249cab470;  alias, 1 drivers
v0x5d0249ca1ed0_0 .net "y", 15 0, L_0x5d0249cbcb40;  alias, 1 drivers
L_0x5d0249cbcb40 .functor MUXZ 16, L_0x5d0249cbcaa0, L_0x5d0249caba40, L_0x5d0249cab470, C4<>;
S_0x5d0249ca2010 .scope module, "ndzcheckmux" "mux2" 2 74, 2 341 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
P_0x5d0249ca21f0 .param/l "WIDTH" 0 2 341, +C4<00000000000000000000000000000001>;
v0x5d0249ca2290_0 .net "d0", 0 0, L_0x5d0249cbcc90;  alias, 1 drivers
v0x5d0249ca2370_0 .net "d1", 0 0, v0x5d0249c9d8a0_0;  alias, 1 drivers
v0x5d0249ca2410_0 .net "s", 0 0, v0x5d0249c9f090_0;  alias, 1 drivers
v0x5d0249ca2530_0 .net "y", 0 0, L_0x5d0249cbce90;  alias, 1 drivers
L_0x5d0249cbce90 .functor MUXZ 1, L_0x5d0249cbcc90, v0x5d0249c9d8a0_0, v0x5d0249c9f090_0, C4<>;
S_0x5d0249ca2670 .scope module, "pc_logic" "next_pc" 2 58, 2 116 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 2 "state";
    .port_info 5 /INPUT 16 "pc";
    .port_info 6 /INPUT 16 "instr";
    .port_info 7 /OUTPUT 16 "pcplus1";
    .port_info 8 /OUTPUT 16 "signimm";
    .port_info 9 /OUTPUT 16 "pcnext";
v0x5d0249ca4ee0_0 .net "clk", 0 0, v0x5d0249caa980_0;  alias, 1 drivers
v0x5d0249ca4f80_0 .net "immediate", 15 0, L_0x5d0249cbc380;  1 drivers
v0x5d0249ca5090_0 .net "instr", 15 0, v0x5d0249ca1580_0;  alias, 1 drivers
v0x5d0249ca5160_0 .net "jal", 0 0, L_0x5d0249cab470;  alias, 1 drivers
v0x5d0249ca5200_0 .net "pc", 15 0, v0x5d0249ca60c0_0;  alias, 1 drivers
v0x5d0249ca52a0_0 .net "pcbranch", 15 0, L_0x5d0249cbc530;  1 drivers
v0x5d0249ca53b0_0 .net "pcnext", 15 0, L_0x5d0249cbc5d0;  alias, 1 drivers
v0x5d0249ca5470_0 .net "pcplus1", 15 0, L_0x5d0249caba40;  alias, 1 drivers
v0x5d0249ca5510_0 .net "pcsrc", 0 0, L_0x5d0249cab750;  alias, 1 drivers
v0x5d0249ca5640_0 .net "reset", 0 0, v0x5d0249caaa20_0;  alias, 1 drivers
v0x5d0249ca5700_0 .net "signimm", 15 0, L_0x5d0249cbbe60;  alias, 1 drivers
v0x5d0249ca5810_0 .net "signimm_jal", 15 0, L_0x5d0249cbc1f0;  1 drivers
v0x5d0249ca5920_0 .net "state", 1 0, v0x5d0249ca86f0_0;  alias, 1 drivers
L_0x5d0249cbbf00 .part v0x5d0249ca1580_0, 0, 6;
L_0x5d0249cbc2e0 .part v0x5d0249ca1580_0, 0, 9;
S_0x5d0249ca2950 .scope module, "jal_branch_mux" "mux2" 2 125, 2 341 0, S_0x5d0249ca2670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5d0249ca2b50 .param/l "WIDTH" 0 2 341, +C4<00000000000000000000000000010000>;
v0x5d0249ca2c90_0 .net "d0", 15 0, L_0x5d0249cbbe60;  alias, 1 drivers
v0x5d0249ca2d90_0 .net "d1", 15 0, L_0x5d0249cbc1f0;  alias, 1 drivers
v0x5d0249ca2e70_0 .net "s", 0 0, L_0x5d0249cab470;  alias, 1 drivers
v0x5d0249ca2f40_0 .net "y", 15 0, L_0x5d0249cbc380;  alias, 1 drivers
L_0x5d0249cbc380 .functor MUXZ 16, L_0x5d0249cbbe60, L_0x5d0249cbc1f0, L_0x5d0249cab470, C4<>;
S_0x5d0249ca30b0 .scope module, "pcadd" "adder" 2 126, 2 319 0, S_0x5d0249ca2670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
v0x5d0249ca3300_0 .net "a", 15 0, v0x5d0249ca60c0_0;  alias, 1 drivers
v0x5d0249ca33e0_0 .net "b", 15 0, L_0x5d0249cbc380;  alias, 1 drivers
v0x5d0249ca34b0_0 .net "y", 15 0, L_0x5d0249cbc530;  alias, 1 drivers
L_0x5d0249cbc530 .arith/sum 16, v0x5d0249ca60c0_0, L_0x5d0249cbc380;
S_0x5d0249ca3600 .scope module, "pcadd1" "adder" 2 122, 2 319 0, S_0x5d0249ca2670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
v0x5d0249ca3860_0 .net "a", 15 0, v0x5d0249ca60c0_0;  alias, 1 drivers
L_0x7f77f509d060 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d0249ca3970_0 .net "b", 15 0, L_0x7f77f509d060;  1 drivers
v0x5d0249ca3a50_0 .net "y", 15 0, L_0x5d0249caba40;  alias, 1 drivers
L_0x5d0249caba40 .arith/sum 16, v0x5d0249ca60c0_0, L_0x7f77f509d060;
S_0x5d0249ca3b80 .scope module, "pcbrmux" "mux2" 2 127, 2 341 0, S_0x5d0249ca2670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5d0249ca3d60 .param/l "WIDTH" 0 2 341, +C4<00000000000000000000000000010000>;
v0x5d0249ca3ed0_0 .net "d0", 15 0, L_0x5d0249caba40;  alias, 1 drivers
v0x5d0249ca3fe0_0 .net "d1", 15 0, L_0x5d0249cbc530;  alias, 1 drivers
v0x5d0249ca40a0_0 .net "s", 0 0, L_0x5d0249cab750;  alias, 1 drivers
v0x5d0249ca41a0_0 .net "y", 15 0, L_0x5d0249cbc5d0;  alias, 1 drivers
L_0x5d0249cbc5d0 .functor MUXZ 16, L_0x5d0249caba40, L_0x5d0249cbc530, L_0x5d0249cab750, C4<>;
S_0x5d0249ca42d0 .scope module, "se" "sign_ext" 2 123, 2 327 0, S_0x5d0249ca2670;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5d0249ca4520_0 .net *"_ivl_1", 0 0, L_0x5d0249cbbb80;  1 drivers
v0x5d0249ca4620_0 .net *"_ivl_2", 9 0, L_0x5d0249cbbc20;  1 drivers
v0x5d0249ca4700_0 .net "a", 5 0, L_0x5d0249cbbf00;  1 drivers
v0x5d0249ca47c0_0 .net "y", 15 0, L_0x5d0249cbbe60;  alias, 1 drivers
L_0x5d0249cbbb80 .part L_0x5d0249cbbf00, 5, 1;
LS_0x5d0249cbbc20_0_0 .concat [ 1 1 1 1], L_0x5d0249cbbb80, L_0x5d0249cbbb80, L_0x5d0249cbbb80, L_0x5d0249cbbb80;
LS_0x5d0249cbbc20_0_4 .concat [ 1 1 1 1], L_0x5d0249cbbb80, L_0x5d0249cbbb80, L_0x5d0249cbbb80, L_0x5d0249cbbb80;
LS_0x5d0249cbbc20_0_8 .concat [ 1 1 0 0], L_0x5d0249cbbb80, L_0x5d0249cbbb80;
L_0x5d0249cbbc20 .concat [ 4 4 2 0], LS_0x5d0249cbbc20_0_0, LS_0x5d0249cbbc20_0_4, LS_0x5d0249cbbc20_0_8;
L_0x5d0249cbbe60 .concat [ 6 10 0 0], L_0x5d0249cbbf00, L_0x5d0249cbbc20;
S_0x5d0249ca48c0 .scope module, "se_jal" "sign_ext_jal" 2 124, 2 331 0, S_0x5d0249ca2670;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5d0249ca4ae0_0 .net *"_ivl_1", 0 0, L_0x5d0249cbbfa0;  1 drivers
v0x5d0249ca4be0_0 .net *"_ivl_2", 6 0, L_0x5d0249cbc040;  1 drivers
v0x5d0249ca4cc0_0 .net "a", 8 0, L_0x5d0249cbc2e0;  1 drivers
v0x5d0249ca4db0_0 .net "y", 15 0, L_0x5d0249cbc1f0;  alias, 1 drivers
L_0x5d0249cbbfa0 .part L_0x5d0249cbc2e0, 8, 1;
LS_0x5d0249cbc040_0_0 .concat [ 1 1 1 1], L_0x5d0249cbbfa0, L_0x5d0249cbbfa0, L_0x5d0249cbbfa0, L_0x5d0249cbbfa0;
LS_0x5d0249cbc040_0_4 .concat [ 1 1 1 0], L_0x5d0249cbbfa0, L_0x5d0249cbbfa0, L_0x5d0249cbbfa0;
L_0x5d0249cbc040 .concat [ 4 3 0 0], LS_0x5d0249cbc040_0_0, LS_0x5d0249cbc040_0_4;
L_0x5d0249cbc1f0 .concat [ 9 7 0 0], L_0x5d0249cbc2e0, L_0x5d0249cbc040;
S_0x5d0249ca5b20 .scope module, "pc_reg" "flipflop" 2 57, 2 335 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
P_0x5d0249ca1030 .param/l "WIDTH" 0 2 335, +C4<00000000000000000000000000010000>;
v0x5d0249ca5ef0_0 .net "clk", 0 0, v0x5d0249caa980_0;  alias, 1 drivers
v0x5d0249ca5fb0_0 .net "d", 15 0, L_0x5d0249cbc5d0;  alias, 1 drivers
v0x5d0249ca60c0_0 .var "q", 15 0;
v0x5d0249ca6160_0 .net "reset", 0 0, v0x5d0249caaa20_0;  alias, 1 drivers
v0x5d0249ca6200_0 .net "state", 1 0, v0x5d0249ca86f0_0;  alias, 1 drivers
E_0x5d0249ca5e70/0 .event negedge, v0x5d0249c9d390_0;
E_0x5d0249ca5e70/1 .event posedge, v0x5d0249ca5640_0;
E_0x5d0249ca5e70 .event/or E_0x5d0249ca5e70/0, E_0x5d0249ca5e70/1;
S_0x5d0249ca6340 .scope module, "register" "regfile" 2 75, 2 200 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 3 "ra1";
    .port_info 5 /INPUT 3 "ra2";
    .port_info 6 /INPUT 3 "wa";
    .port_info 7 /INPUT 16 "wd";
    .port_info 8 /INPUT 16 "pc";
    .port_info 9 /OUTPUT 16 "rd1";
    .port_info 10 /OUTPUT 16 "rd2";
v0x5d0249ca65a0_0 .net "clk", 0 0, v0x5d0249caa980_0;  alias, 1 drivers
v0x5d0249ca6660_0 .net "pc", 15 0, L_0x5d0249cbc5d0;  alias, 1 drivers
v0x5d0249ca6720_0 .net "ra1", 2 0, L_0x5d0249cbd090;  1 drivers
v0x5d0249ca67e0_0 .net "ra2", 2 0, L_0x5d0249cbd130;  1 drivers
v0x5d0249ca68c0_0 .var "rd1", 15 0;
v0x5d0249ca69d0_0 .var "rd2", 15 0;
v0x5d0249ca6a70 .array "register_file", 0 7, 15 0;
v0x5d0249ca6b10_0 .net "reset", 0 0, v0x5d0249caaa20_0;  alias, 1 drivers
v0x5d0249ca6c00_0 .net "state", 1 0, v0x5d0249ca86f0_0;  alias, 1 drivers
v0x5d0249ca6e60_0 .net "wa", 2 0, L_0x5d0249cbc740;  alias, 1 drivers
v0x5d0249ca6f40_0 .net "wd", 15 0, L_0x5d0249cbcb40;  alias, 1 drivers
v0x5d0249ca7000_0 .net "we", 0 0, L_0x5d0249cbce90;  alias, 1 drivers
E_0x5d0249ca6520 .event posedge, v0x5d0249ca5640_0;
S_0x5d0249ca7250 .scope module, "resultmux" "mux2" 2 63, 2 341 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5d0249ca73e0 .param/l "WIDTH" 0 2 341, +C4<00000000000000000000000000010000>;
v0x5d0249ca7550_0 .net "d0", 15 0, v0x5d0249c9d7e0_0;  alias, 1 drivers
v0x5d0249ca7680_0 .net "d1", 15 0, v0x5d0249ca0a60_0;  alias, 1 drivers
v0x5d0249ca7740_0 .net "s", 0 0, L_0x5d0249cab340;  alias, 1 drivers
v0x5d0249ca7860_0 .net "y", 15 0, L_0x5d0249cbcaa0;  alias, 1 drivers
L_0x5d0249cbcaa0 .functor MUXZ 16, v0x5d0249c9d7e0_0, v0x5d0249ca0a60_0, L_0x5d0249cab340, C4<>;
S_0x5d0249ca7970 .scope module, "srcbmux" "mux2" 2 78, 2 341 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5d0249ca7b50 .param/l "WIDTH" 0 2 341, +C4<00000000000000000000000000010000>;
v0x5d0249ca7c90_0 .net "d0", 15 0, v0x5d0249ca69d0_0;  alias, 1 drivers
v0x5d0249ca7dc0_0 .net "d1", 15 0, L_0x5d0249cbbe60;  alias, 1 drivers
v0x5d0249ca7e80_0 .net "s", 0 0, L_0x5d0249caaed0;  alias, 1 drivers
v0x5d0249ca7f70_0 .net "y", 15 0, L_0x5d0249cbd210;  alias, 1 drivers
L_0x5d0249cbd210 .functor MUXZ 16, v0x5d0249ca69d0_0, L_0x5d0249cbbe60, L_0x5d0249caaed0, C4<>;
S_0x5d0249ca80a0 .scope module, "statecontrol" "state_logic" 2 44, 2 87 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instr";
    .port_info 3 /OUTPUT 2 "state";
v0x5d0249ca8370_0 .net "clk", 0 0, v0x5d0249caa980_0;  alias, 1 drivers
v0x5d0249ca8540_0 .net "instr", 15 0, v0x5d0249ca1580_0;  alias, 1 drivers
v0x5d0249ca8650_0 .net "reset", 0 0, v0x5d0249caaa20_0;  alias, 1 drivers
v0x5d0249ca86f0_0 .var "state", 1 0;
E_0x5d0249ca82f0 .event posedge, v0x5d0249ca5640_0, v0x5d0249c9d390_0;
S_0x5d0249ca8840 .scope module, "writemux" "mux2" 2 62, 2 341 0, S_0x5d0249c9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d0";
    .port_info 1 /INPUT 3 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 3 "y";
P_0x5d0249ca8a20 .param/l "WIDTH" 0 2 341, +C4<00000000000000000000000000000011>;
v0x5d0249ca8b60_0 .net "d0", 2 0, L_0x5d0249cbc820;  1 drivers
v0x5d0249ca8c60_0 .net "d1", 2 0, L_0x5d0249cbc9d0;  1 drivers
v0x5d0249ca8d40_0 .net "s", 0 0, L_0x5d0249caada0;  alias, 1 drivers
v0x5d0249ca8e60_0 .net "y", 2 0, L_0x5d0249cbc740;  alias, 1 drivers
L_0x5d0249cbc740 .functor MUXZ 3, L_0x5d0249cbc820, L_0x5d0249cbc9d0, L_0x5d0249caada0, C4<>;
    .scope S_0x5d0249ca80a0;
T_0 ;
    %wait E_0x5d0249ca82f0;
    %load/vec4 v0x5d0249ca8650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d0249ca86f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5d0249ca86f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5d0249ca8540_0;
    %parti/s 4, 12, 5;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5d0249ca86f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5d0249ca86f0_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5d0249ca86f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x5d0249ca8540_0;
    %parti/s 4, 12, 5;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_0.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5d0249ca8540_0;
    %parti/s 4, 12, 5;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
T_0.10;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5d0249ca86f0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5d0249ca86f0_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5d0249ca86f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5d0249ca86f0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x5d0249ca86f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d0249ca86f0_0, 0;
T_0.13 ;
T_0.12 ;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d0249ca0e50;
T_1 ;
    %vpi_call 2 163 "$readmemh", "memfile.dat", v0x5d0249ca11a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5d0249ca0e50;
T_2 ;
    %wait E_0x5d0249ca1120;
    %load/vec4 v0x5d0249ca1640_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %ix/getv 4, v0x5d0249ca1280_0;
    %load/vec4a v0x5d0249ca11a0, 4;
    %store/vec4 v0x5d0249ca1580_0, 0, 16;
    %load/vec4 v0x5d0249ca1580_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0x5d0249ca1580_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/x;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 36, 3, 6;
    %cmp/x;
    %jmp/1 T_2.7, 4;
    %dup/vec4;
    %pushi/vec4 44, 3, 6;
    %cmp/x;
    %jmp/1 T_2.8, 4;
    %dup/vec4;
    %pushi/vec4 52, 3, 6;
    %cmp/x;
    %jmp/1 T_2.9, 4;
    %jmp T_2.10;
T_2.2 ;
    %vpi_call 2 172 "$display", "Time: %0d, PC: %0d => ADD R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, v0x5d0249ca1280_0, &PV<v0x5d0249ca1580_0, 9, 3>, &PV<v0x5d0249ca1580_0, 6, 3>, &PV<v0x5d0249ca1580_0, 3, 3>, v0x5d0249ca1700_0, v0x5d0249ca1360_0 {0 0 0};
    %jmp T_2.10;
T_2.3 ;
    %vpi_call 2 175 "$display", "Time: %0d, PC: %0d => ADC R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, v0x5d0249ca1280_0, &PV<v0x5d0249ca1580_0, 9, 3>, &PV<v0x5d0249ca1580_0, 6, 3>, &PV<v0x5d0249ca1580_0, 3, 3>, v0x5d0249ca1700_0, v0x5d0249ca1360_0 {0 0 0};
    %jmp T_2.10;
T_2.4 ;
    %vpi_call 2 178 "$display", "Time: %0d, PC: %0d => NDU R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, v0x5d0249ca1280_0, &PV<v0x5d0249ca1580_0, 9, 3>, &PV<v0x5d0249ca1580_0, 6, 3>, &PV<v0x5d0249ca1580_0, 3, 3>, v0x5d0249ca1700_0, v0x5d0249ca1360_0 {0 0 0};
    %jmp T_2.10;
T_2.5 ;
    %vpi_call 2 181 "$display", "Time: %0d, PC: %0d => NDZ R%d, R%d, R%d ZERO: %b, CARRY: %b", $time, v0x5d0249ca1280_0, &PV<v0x5d0249ca1580_0, 9, 3>, &PV<v0x5d0249ca1580_0, 6, 3>, &PV<v0x5d0249ca1580_0, 3, 3>, v0x5d0249ca1700_0, v0x5d0249ca1360_0 {0 0 0};
    %jmp T_2.10;
T_2.6 ;
    %vpi_call 2 184 "$display", "Time: %0d, PC: %0d => LW R%d, R%d, Imm: %b  ZERO: %b, CARRY: %b", $time, v0x5d0249ca1280_0, &PV<v0x5d0249ca1580_0, 9, 3>, &PV<v0x5d0249ca1580_0, 6, 3>, &PV<v0x5d0249ca1580_0, 0, 6>, v0x5d0249ca1700_0, v0x5d0249ca1360_0 {0 0 0};
    %jmp T_2.10;
T_2.7 ;
    %vpi_call 2 187 "$display", "Time: %0d, PC: %0d => SW R%d, R%d, Imm: %b  ZERO: %b, CARRY: %b", $time, v0x5d0249ca1280_0, &PV<v0x5d0249ca1580_0, 9, 3>, &PV<v0x5d0249ca1580_0, 6, 3>, &PV<v0x5d0249ca1580_0, 0, 6>, v0x5d0249ca1700_0, v0x5d0249ca1360_0 {0 0 0};
    %jmp T_2.10;
T_2.8 ;
    %vpi_call 2 190 "$display", "Time: %0d, PC: %0d => BEQ R%d, R%d, Imm: %b  ZERO: %b, CARRY: %b", $time, v0x5d0249ca1280_0, &PV<v0x5d0249ca1580_0, 9, 3>, &PV<v0x5d0249ca1580_0, 6, 3>, &PV<v0x5d0249ca1580_0, 0, 6>, v0x5d0249ca1700_0, v0x5d0249ca1360_0 {0 0 0};
    %jmp T_2.10;
T_2.9 ;
    %vpi_call 2 193 "$display", "Time: %0d, PC: %0d => JAL R%d, Imm: %b ZERO: %b, CARRY: %b", $time, v0x5d0249ca1280_0, &PV<v0x5d0249ca1580_0, 9, 3>, &PV<v0x5d0249ca1580_0, 0, 9>, v0x5d0249ca1700_0, v0x5d0249ca1360_0 {0 0 0};
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5d0249c9e4a0;
T_3 ;
    %wait E_0x5d0249c52b30;
    %load/vec4 v0x5d0249c9f3b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d0249c9e8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d0249c9f090_0, 0;
    %load/vec4 v0x5d0249c9f150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x5d0249c9ec10_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x5d0249c9ec10_0, 0;
    %load/vec4 v0x5d0249c9ecb0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d0249c9e8c0_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x5d0249c9ec10_0, 0;
    %load/vec4 v0x5d0249c9ecb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d0249c9f090_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 166, 0, 8;
    %assign/vec4 v0x5d0249c9ec10_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 40, 0, 8;
    %assign/vec4 v0x5d0249c9ec10_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x5d0249c9ec10_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 177, 0, 8;
    %assign/vec4 v0x5d0249c9ec10_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5d0249c9dee0;
T_4 ;
    %wait E_0x5d0249c52f80;
    %load/vec4 v0x5d0249c9e340_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5d0249c9e280_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5d0249c9e170_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d0249c9e170_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d0249c9e170_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5d0249c9e170_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d0249c9e170_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5d0249c9e170_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5d0249ca5b20;
T_5 ;
    %wait E_0x5d0249ca5e70;
    %load/vec4 v0x5d0249ca6160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d0249ca60c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5d0249ca6200_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5d0249ca5fb0_0;
    %assign/vec4 v0x5d0249ca60c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5d0249ca6340;
T_6 ;
    %wait E_0x5d0249ca6520;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d0249ca6a70, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d0249ca6a70, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d0249ca6a70, 4, 0;
    %pushi/vec4 9, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d0249ca6a70, 4, 0;
    %pushi/vec4 24, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d0249ca6a70, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d0249ca6a70, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d0249ca6a70, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d0249ca6a70, 4, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d0249ca6340;
T_7 ;
    %wait E_0x5d0249c52b30;
    %load/vec4 v0x5d0249ca6c00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5d0249ca6720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5d0249ca6a70, 4;
    %assign/vec4 v0x5d0249ca68c0_0, 0;
    %load/vec4 v0x5d0249ca67e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5d0249ca6a70, 4;
    %assign/vec4 v0x5d0249ca69d0_0, 0;
    %vpi_call 2 227 "$display", "Time: %0d, Register values: R0 = %0d, R1 = %0d, R2 = %0d, R3 = %0d, R4 = %0d, R5 = %0d, R6 = %0d, R7 = %0d", $time, &A<v0x5d0249ca6a70, 0>, &A<v0x5d0249ca6a70, 1>, &A<v0x5d0249ca6a70, 2>, &A<v0x5d0249ca6a70, 3>, &A<v0x5d0249ca6a70, 4>, &A<v0x5d0249ca6a70, 5>, &A<v0x5d0249ca6a70, 6>, &A<v0x5d0249ca6a70, 7> {0 0 0};
    %load/vec4 v0x5d0249ca6720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5d0249ca6a70, 4;
    %load/vec4 v0x5d0249ca67e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5d0249ca6a70, 4;
    %vpi_call 2 229 "$display", "Time: %0d, Registers read rd1: %0d, rd2: %0d", $time, S<1,vec4,u16>, S<0,vec4,u16> {2 0 0};
T_7.0 ;
    %load/vec4 v0x5d0249ca6c00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5d0249ca7000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x5d0249ca6e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5d0249ca6f40_0;
    %load/vec4 v0x5d0249ca6e60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d0249ca6a70, 0, 4;
    %vpi_call 2 235 "$display", "Time: %0d, Writing Back: R[%0d] = %0d", $time, v0x5d0249ca6e60_0, v0x5d0249ca6f40_0 {0 0 0};
T_7.4 ;
    %load/vec4 v0x5d0249ca6660_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d0249ca6a70, 0, 4;
    %vpi_call 2 238 "$display", "Time: %0d, Updating pc=%0d", $time, v0x5d0249ca6660_0 {0 0 0};
    %vpi_call 2 239 "$display", "----------------------------------------------------------" {0 0 0};
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5d0249c9d050;
T_8 ;
    %wait E_0x5d0249c52b30;
    %load/vec4 v0x5d0249c9d960_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5d0249c9d470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5d0249c9d7e0_0, 0, 16;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x5d0249c9d550_0;
    %pad/u 17;
    %load/vec4 v0x5d0249c9d610_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x5d0249c9d7e0_0, 0, 16;
    %store/vec4 v0x5d0249c9d6f0_0, 0, 1;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x5d0249c9d550_0;
    %load/vec4 v0x5d0249c9d610_0;
    %sub;
    %store/vec4 v0x5d0249c9d7e0_0, 0, 16;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x5d0249c9d550_0;
    %load/vec4 v0x5d0249c9d610_0;
    %and;
    %inv;
    %store/vec4 v0x5d0249c9d7e0_0, 0, 16;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5d0249c9d7e0_0;
    %nor/r;
    %store/vec4 v0x5d0249c9d8a0_0, 0, 1;
    %vpi_call 2 365 "$display", "Time: %0d, ALU Operation: A: %0d, B: %0d, result: %0d, Zero: %b, Carry: %b", $time, v0x5d0249c9d550_0, v0x5d0249c9d610_0, v0x5d0249c9d7e0_0, v0x5d0249c9d8a0_0, v0x5d0249c9d6f0_0 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5d0249ca0540;
T_9 ;
    %wait E_0x5d0249c52b30;
    %load/vec4 v0x5d0249ca0b00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5d0249ca0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5d0249ca0c10_0;
    %ix/getv 3, v0x5d0249ca08a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d0249ca07c0, 0, 4;
    %vpi_call 2 143 "$display", "Time: %0d, MEM access: writing RAM[%0d]=%0d", $time, v0x5d0249ca08a0_0, v0x5d0249ca0c10_0 {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %ix/getv 4, v0x5d0249ca08a0_0;
    %load/vec4a v0x5d0249ca07c0, 4;
    %assign/vec4 v0x5d0249ca0a60_0, 0;
    %vpi_call 2 147 "$display", "Time: %0d, MEM Access: read addr=%0d, value read=%0d", $time, v0x5d0249ca08a0_0, &A<v0x5d0249ca07c0, v0x5d0249ca08a0_0 > {0 0 0};
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5d0249c11620;
T_10 ;
    %delay 1040, 0;
    %vpi_call 3 71 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5d0249c11620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d0249caaa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d0249caa980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d0249caaa20_0, 0, 1;
T_11.0 ;
    %delay 10, 0;
    %load/vec4 v0x5d0249caa980_0;
    %inv;
    %store/vec4 v0x5d0249caa980_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "multi_cycle.v";
    "tb_multicycle.v";
