Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 22 15:44:17 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_disp_timing_summary_routed.rpt -pb my_disp_timing_summary_routed.pb -rpx my_disp_timing_summary_routed.rpx -warn_on_violation
| Design       : my_disp
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.518ns  (logic 5.211ns (45.246%)  route 6.306ns (54.754%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.858     5.333    disp_uut/CA_OBUF
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.124     5.457 r  disp_uut/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.448     7.905    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612    11.518 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.518    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.489ns  (logic 5.455ns (47.482%)  route 6.034ns (52.518%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.538     5.013    disp_uut/CA_OBUF
    SLICE_X43Y24         LUT5 (Prop_lut5_I1_O)        0.152     5.165 r  disp_uut/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.496     7.661    AN_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.828    11.489 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.489    AN[4]
    T11                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.392ns  (logic 5.467ns (47.988%)  route 5.925ns (52.012%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.858     5.333    disp_uut/CA_OBUF
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.152     5.485 r  disp_uut/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.067     7.552    AN_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         3.840    11.392 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.392    AN[6]
    W14                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.243ns  (logic 5.415ns (48.158%)  route 5.829ns (51.842%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.533     5.008    disp_uut/CA_OBUF
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.150     5.158 r  disp_uut/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.296     7.454    AN_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.789    11.243 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.243    AN[0]
    V12                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.735ns  (logic 5.125ns (47.742%)  route 5.610ns (52.258%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.538     5.013    disp_uut/CA_OBUF
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.124     5.137 r  disp_uut/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.072     7.209    AN_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.526    10.735 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.735    AN[2]
    V16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.720ns  (logic 5.130ns (47.855%)  route 5.590ns (52.145%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.533     5.008    disp_uut/CA_OBUF
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124     5.132 r  disp_uut/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.057     7.189    AN_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531    10.720 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.720    AN[1]
    W16                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.456ns  (logic 5.239ns (50.105%)  route 5.217ns (49.895%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.353     4.828    disp_uut/CA_OBUF
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.952 r  disp_uut/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.864     6.816    AN_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.640    10.456 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.456    AN[5]
    Y14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 5.069ns (58.369%)  route 3.615ns (41.631%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.615     5.091    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     8.684 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     8.684    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.681ns (67.065%)  route 0.825ns (32.935%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.401     0.697    disp_uut/SW_IBUF[1]
    SLICE_X43Y25         LUT5 (Prop_lut5_I1_O)        0.045     0.742 r  disp_uut/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.424     1.166    AN_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.506 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.506    AN[5]
    Y14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.741ns (66.121%)  route 0.892ns (33.879%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.401     0.697    disp_uut/SW_IBUF[1]
    SLICE_X43Y25         LUT5 (Prop_lut5_I3_O)        0.046     0.743 r  disp_uut/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.234    AN_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         1.399     2.633 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.633    AN[6]
    W14                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.537ns (58.323%)  route 1.098ns (41.677%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           1.098     1.341    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         1.294     2.636 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     2.636    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.574ns (59.713%)  route 1.062ns (40.287%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.568     0.866    disp_uut/SW_IBUF[0]
    SLICE_X43Y24         LUT5 (Prop_lut5_I4_O)        0.045     0.911 r  disp_uut/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.405    AN_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.232     2.636 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.636    AN[1]
    W16                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.567ns (59.438%)  route 1.070ns (40.562%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.578     0.873    disp_uut/SW_IBUF[1]
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.045     0.918 r  disp_uut/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.492     1.410    AN_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.227     2.637 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.637    AN[2]
    V16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.653ns (60.850%)  route 1.063ns (39.150%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.401     0.697    disp_uut/SW_IBUF[1]
    SLICE_X43Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.742 r  disp_uut/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.662     1.404    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     2.716 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.716    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.695ns (58.816%)  route 1.187ns (41.184%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.568     0.866    disp_uut/SW_IBUF[0]
    SLICE_X43Y24         LUT5 (Prop_lut5_I4_O)        0.048     0.914 r  disp_uut/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.619     1.533    AN_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.350     2.882 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.882    AN[0]
    V12                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.002ns  (logic 1.725ns (57.478%)  route 1.277ns (42.522%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.578     0.873    disp_uut/SW_IBUF[1]
    SLICE_X43Y24         LUT5 (Prop_lut5_I4_O)        0.043     0.916 r  disp_uut/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.699     1.615    AN_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         1.387     3.002 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.002    AN[4]
    T11                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





