// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FPToInt(
  input         clock,
                io_in_valid,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_ldst,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_wen,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_ren1,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_ren2,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_ren3,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_swap12,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_swap23,	// src/main/scala/tile/FPU.scala:455:14
  input  [1:0]  io_in_bits_typeTagIn,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_typeTagOut,	// src/main/scala/tile/FPU.scala:455:14
  input         io_in_bits_fromint,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_toint,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_fastpipe,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_fma,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_div,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_sqrt,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_wflags,	// src/main/scala/tile/FPU.scala:455:14
  input  [2:0]  io_in_bits_rm,	// src/main/scala/tile/FPU.scala:455:14
  input  [1:0]  io_in_bits_fmaCmd,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_typ,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_fmt,	// src/main/scala/tile/FPU.scala:455:14
  input  [64:0] io_in_bits_in1,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_in2,	// src/main/scala/tile/FPU.scala:455:14
                io_in_bits_in3,	// src/main/scala/tile/FPU.scala:455:14
  output [2:0]  io_out_bits_in_rm,	// src/main/scala/tile/FPU.scala:455:14
  output [64:0] io_out_bits_in_in1,	// src/main/scala/tile/FPU.scala:455:14
                io_out_bits_in_in2,	// src/main/scala/tile/FPU.scala:455:14
  output        io_out_bits_lt,	// src/main/scala/tile/FPU.scala:455:14
  output [63:0] io_out_bits_store,	// src/main/scala/tile/FPU.scala:455:14
                io_out_bits_toint,	// src/main/scala/tile/FPU.scala:455:14
  output [4:0]  io_out_bits_exc	// src/main/scala/tile/FPU.scala:455:14
);

  wire        _narrow_io_signedOut_T;	// src/main/scala/tile/FPU.scala:494:35
  wire [2:0]  _narrow_io_intExceptionFlags;	// src/main/scala/tile/FPU.scala:501:30
  wire [63:0] _conv_io_out;	// src/main/scala/tile/FPU.scala:491:24
  wire [2:0]  _conv_io_intExceptionFlags;	// src/main/scala/tile/FPU.scala:491:24
  wire        _dcmp_io_lt;	// src/main/scala/tile/FPU.scala:463:20
  wire        _dcmp_io_eq;	// src/main/scala/tile/FPU.scala:463:20
  wire [4:0]  _dcmp_io_exceptionFlags;	// src/main/scala/tile/FPU.scala:463:20
  wire        io_in_valid_0 = io_in_valid;
  wire        io_in_bits_ldst_0 = io_in_bits_ldst;
  wire        io_in_bits_wen_0 = io_in_bits_wen;
  wire        io_in_bits_ren1_0 = io_in_bits_ren1;
  wire        io_in_bits_ren2_0 = io_in_bits_ren2;
  wire        io_in_bits_ren3_0 = io_in_bits_ren3;
  wire        io_in_bits_swap12_0 = io_in_bits_swap12;
  wire        io_in_bits_swap23_0 = io_in_bits_swap23;
  wire [1:0]  io_in_bits_typeTagIn_0 = io_in_bits_typeTagIn;
  wire [1:0]  io_in_bits_typeTagOut_0 = io_in_bits_typeTagOut;
  wire        io_in_bits_fromint_0 = io_in_bits_fromint;
  wire        io_in_bits_toint_0 = io_in_bits_toint;
  wire        io_in_bits_fastpipe_0 = io_in_bits_fastpipe;
  wire        io_in_bits_fma_0 = io_in_bits_fma;
  wire        io_in_bits_div_0 = io_in_bits_div;
  wire        io_in_bits_sqrt_0 = io_in_bits_sqrt;
  wire        io_in_bits_wflags_0 = io_in_bits_wflags;
  wire [2:0]  io_in_bits_rm_0 = io_in_bits_rm;
  wire [1:0]  io_in_bits_fmaCmd_0 = io_in_bits_fmaCmd;
  wire [1:0]  io_in_bits_typ_0 = io_in_bits_typ;
  wire [1:0]  io_in_bits_fmt_0 = io_in_bits_fmt;
  wire [64:0] io_in_bits_in1_0 = io_in_bits_in1;
  wire [64:0] io_in_bits_in2_0 = io_in_bits_in2;
  wire [64:0] io_in_bits_in3_0 = io_in_bits_in3;
  wire [63:0] store;	// src/main/scala/util/package.scala:33:76
  reg         in_ldst;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_ldst = in_ldst;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_wen;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_wen = in_wen;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_ren1;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_ren1 = in_ren1;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_ren2;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_ren2 = in_ren2;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_ren3;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_ren3 = in_ren3;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_swap12;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_swap12 = in_swap12;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_swap23;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_swap23 = in_swap23;	// src/main/scala/tile/FPU.scala:460:21
  reg  [1:0]  in_typeTagIn;	// src/main/scala/tile/FPU.scala:460:21
  wire [1:0]  io_out_bits_in_typeTagIn = in_typeTagIn;	// src/main/scala/tile/FPU.scala:460:21
  reg  [1:0]  in_typeTagOut;	// src/main/scala/tile/FPU.scala:460:21
  wire [1:0]  io_out_bits_in_typeTagOut = in_typeTagOut;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_fromint;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_fromint = in_fromint;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_toint;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_toint = in_toint;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_fastpipe;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_fastpipe = in_fastpipe;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_fma;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_fma = in_fma;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_div;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_div = in_div;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_sqrt;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_sqrt = in_sqrt;	// src/main/scala/tile/FPU.scala:460:21
  reg         in_wflags;	// src/main/scala/tile/FPU.scala:460:21
  wire        io_out_bits_in_wflags = in_wflags;	// src/main/scala/tile/FPU.scala:460:21
  reg  [2:0]  in_rm;	// src/main/scala/tile/FPU.scala:460:21
  wire [2:0]  io_out_bits_in_rm_0 = in_rm;	// src/main/scala/tile/FPU.scala:460:21
  reg  [1:0]  in_fmaCmd;	// src/main/scala/tile/FPU.scala:460:21
  wire [1:0]  io_out_bits_in_fmaCmd = in_fmaCmd;	// src/main/scala/tile/FPU.scala:460:21
  reg  [1:0]  in_typ;	// src/main/scala/tile/FPU.scala:460:21
  wire [1:0]  io_out_bits_in_typ = in_typ;	// src/main/scala/tile/FPU.scala:460:21
  reg  [1:0]  in_fmt;	// src/main/scala/tile/FPU.scala:460:21
  wire [1:0]  io_out_bits_in_fmt = in_fmt;	// src/main/scala/tile/FPU.scala:460:21
  reg  [64:0] in_in1;	// src/main/scala/tile/FPU.scala:460:21
  wire [64:0] io_out_bits_in_in1_0 = in_in1;	// src/main/scala/tile/FPU.scala:460:21
  reg  [64:0] in_in2;	// src/main/scala/tile/FPU.scala:460:21
  wire [64:0] io_out_bits_in_in2_0 = in_in2;	// src/main/scala/tile/FPU.scala:460:21
  reg  [64:0] in_in3;	// src/main/scala/tile/FPU.scala:460:21
  wire [64:0] io_out_bits_in_in3 = in_in3;	// src/main/scala/tile/FPU.scala:460:21
  reg         valid;	// src/main/scala/tile/FPU.scala:461:22
  wire        io_out_valid = valid;	// src/main/scala/tile/FPU.scala:461:22
  wire [11:0] store_unrecoded_rawIn_exp = in_in1[63:52];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, src/main/scala/tile/FPU.scala:460:21
  wire [11:0] store_unrecoded_rawIn_exp_1 = in_in1[63:52];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, src/main/scala/tile/FPU.scala:460:21
  wire [11:0] classify_out_expIn = in_in1[63:52];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, src/main/scala/tile/FPU.scala:270:18, :460:21
  wire        store_unrecoded_rawIn_isZero = store_unrecoded_rawIn_exp[11:9] == 3'h0;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :52:{28,53}
  wire        store_unrecoded_rawIn_isZero_0 = store_unrecoded_rawIn_isZero;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23
  wire        store_unrecoded_rawIn_isSpecial = &(store_unrecoded_rawIn_exp[11:10]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:{28,53}
  wire        store_unrecoded_rawIn_isNaN =
    store_unrecoded_rawIn_isSpecial & store_unrecoded_rawIn_exp[9];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:{33,41}
  wire        store_unrecoded_rawIn_isInf =
    store_unrecoded_rawIn_isSpecial & ~(store_unrecoded_rawIn_exp[9]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:41, :57:{33,36}
  wire        store_unrecoded_rawIn_sign = in_in1[64];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, :59:25, src/main/scala/tile/FPU.scala:460:21
  wire        store_unrecoded_rawIn_1_sign = in_in1[64];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, :59:25, src/main/scala/tile/FPU.scala:460:21
  wire        classify_out_sign = in_in1[64];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:59:25, src/main/scala/tile/FPU.scala:268:17, :460:21
  wire        classify_out_sign_2 = in_in1[64];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:59:25, src/main/scala/tile/FPU.scala:247:17, :460:21
  wire [12:0] store_unrecoded_rawIn_sExp = {1'h0, store_unrecoded_rawIn_exp};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :55:23, :60:27
  wire [51:0] classify_out_fractIn = in_in1[51:0];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:61:49, src/main/scala/tile/FPU.scala:269:20, :460:21
  wire [53:0] store_unrecoded_rawIn_sig =
    {1'h0, ~store_unrecoded_rawIn_isZero, classify_out_fractIn};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23, :61:{35,44}, src/main/scala/tile/FPU.scala:269:20
  wire        store_unrecoded_isSubnormal =
    $signed(store_unrecoded_rawIn_sExp) < 13'sh402;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [5:0]  store_unrecoded_denormShiftDist = 6'h1 - store_unrecoded_rawIn_sExp[5:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:{35,47}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [52:0] _store_unrecoded_denormFract_T_1 =
    store_unrecoded_rawIn_sig[53:1] >> store_unrecoded_denormShiftDist;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:35, :53:{38,42}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [51:0] store_unrecoded_denormFract = _store_unrecoded_denormFract_T_1[51:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:53:{42,60}
  wire [10:0] store_unrecoded_expOut =
    (store_unrecoded_isSubnormal ? 11'h0 : store_unrecoded_rawIn_sExp[10:0] + 11'h3FF)
    | {11{store_unrecoded_rawIn_isNaN | store_unrecoded_rawIn_isInf}};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [51:0] store_unrecoded_fractOut =
    store_unrecoded_isSubnormal
      ? store_unrecoded_denormFract
      : store_unrecoded_rawIn_isInf ? 52'h0 : store_unrecoded_rawIn_sig[51:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :53:60, :62:16, :64:{20,48}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [11:0] store_unrecoded_hi = {store_unrecoded_rawIn_sign, store_unrecoded_expOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:15, :66:12, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [63:0] store_unrecoded = {store_unrecoded_hi, store_unrecoded_fractOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:62:16, :66:12
  wire [1:0]  _GEN = {in_in1[31], in_in1[52]};	// src/main/scala/tile/FPU.scala:435:28, :436:10, :437:10, :460:21
  wire [1:0]  store_prevRecoded_hi;	// src/main/scala/tile/FPU.scala:435:28
  assign store_prevRecoded_hi = _GEN;	// src/main/scala/tile/FPU.scala:435:28
  wire [1:0]  store_prevRecoded_hi_1;	// src/main/scala/tile/FPU.scala:435:28
  assign store_prevRecoded_hi_1 = _GEN;	// src/main/scala/tile/FPU.scala:435:28
  wire [32:0] store_prevRecoded = {store_prevRecoded_hi, in_in1[30:0]};	// src/main/scala/tile/FPU.scala:435:28, :438:10, :460:21
  wire [8:0]  store_prevUnrecoded_rawIn_exp = store_prevRecoded[31:23];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, src/main/scala/tile/FPU.scala:435:28
  wire        store_prevUnrecoded_rawIn_isZero =
    store_prevUnrecoded_rawIn_exp[8:6] == 3'h0;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :52:{28,53}
  wire        store_prevUnrecoded_rawIn_isZero_0 = store_prevUnrecoded_rawIn_isZero;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23
  wire        store_prevUnrecoded_rawIn_isSpecial = &(store_prevUnrecoded_rawIn_exp[8:7]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:{28,53}
  wire        store_prevUnrecoded_rawIn_isNaN =
    store_prevUnrecoded_rawIn_isSpecial & store_prevUnrecoded_rawIn_exp[6];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:{33,41}
  wire        store_prevUnrecoded_rawIn_isInf =
    store_prevUnrecoded_rawIn_isSpecial & ~(store_prevUnrecoded_rawIn_exp[6]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:41, :57:{33,36}
  wire        store_prevUnrecoded_rawIn_sign = store_prevRecoded[32];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, :59:25, src/main/scala/tile/FPU.scala:435:28
  wire [9:0]  store_prevUnrecoded_rawIn_sExp = {1'h0, store_prevUnrecoded_rawIn_exp};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :55:23, :60:27
  wire [24:0] store_prevUnrecoded_rawIn_sig =
    {1'h0, ~store_prevUnrecoded_rawIn_isZero, store_prevRecoded[22:0]};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23, :61:{35,44,49}, src/main/scala/tile/FPU.scala:435:28
  wire        store_prevUnrecoded_isSubnormal =
    $signed(store_prevUnrecoded_rawIn_sExp) < 10'sh82;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [4:0]  store_prevUnrecoded_denormShiftDist =
    5'h1 - store_prevUnrecoded_rawIn_sExp[4:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:{35,47}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [23:0] _store_prevUnrecoded_denormFract_T_1 =
    store_prevUnrecoded_rawIn_sig[24:1] >> store_prevUnrecoded_denormShiftDist;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:35, :53:{38,42}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [22:0] store_prevUnrecoded_denormFract =
    _store_prevUnrecoded_denormFract_T_1[22:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:53:{42,60}
  wire [7:0]  store_prevUnrecoded_expOut =
    (store_prevUnrecoded_isSubnormal ? 8'h0 : store_prevUnrecoded_rawIn_sExp[7:0] + 8'h7F)
    | {8{store_prevUnrecoded_rawIn_isNaN | store_prevUnrecoded_rawIn_isInf}};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [22:0] store_prevUnrecoded_fractOut =
    store_prevUnrecoded_isSubnormal
      ? store_prevUnrecoded_denormFract
      : store_prevUnrecoded_rawIn_isInf ? 23'h0 : store_prevUnrecoded_rawIn_sig[22:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :53:60, :62:16, :64:{20,48}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [8:0]  store_prevUnrecoded_hi =
    {store_prevUnrecoded_rawIn_sign, store_prevUnrecoded_expOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:15, :66:12, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [31:0] store_prevUnrecoded =
    {store_prevUnrecoded_hi, store_prevUnrecoded_fractOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:62:16, :66:12
  wire [2:0]  classify_out_code_1 = in_in1[63:61];	// src/main/scala/tile/FPU.scala:243:25, :248:17, :460:21
  wire        store_unrecoded_rawIn_isZero_1 = store_unrecoded_rawIn_exp_1[11:9] == 3'h0;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :52:{28,53}
  wire        store_unrecoded_rawIn_1_isZero = store_unrecoded_rawIn_isZero_1;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23
  wire        store_unrecoded_rawIn_isSpecial_1 = &(store_unrecoded_rawIn_exp_1[11:10]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:{28,53}
  wire        store_unrecoded_rawIn_1_isNaN =
    store_unrecoded_rawIn_isSpecial_1 & store_unrecoded_rawIn_exp_1[9];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:{33,41}
  wire        store_unrecoded_rawIn_1_isInf =
    store_unrecoded_rawIn_isSpecial_1 & ~(store_unrecoded_rawIn_exp_1[9]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:41, :57:{33,36}
  wire [12:0] store_unrecoded_rawIn_1_sExp = {1'h0, store_unrecoded_rawIn_exp_1};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :55:23, :60:27
  wire [53:0] store_unrecoded_rawIn_1_sig =
    {1'h0, ~store_unrecoded_rawIn_isZero_1, classify_out_fractIn};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23, :61:{35,44}, src/main/scala/tile/FPU.scala:269:20
  wire        store_unrecoded_isSubnormal_1 =
    $signed(store_unrecoded_rawIn_1_sExp) < 13'sh402;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [5:0]  store_unrecoded_denormShiftDist_1 =
    6'h1 - store_unrecoded_rawIn_1_sExp[5:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:{35,47}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [52:0] _store_unrecoded_denormFract_T_3 =
    store_unrecoded_rawIn_1_sig[53:1] >> store_unrecoded_denormShiftDist_1;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:35, :53:{38,42}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [51:0] store_unrecoded_denormFract_1 = _store_unrecoded_denormFract_T_3[51:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:53:{42,60}
  wire [10:0] store_unrecoded_expOut_1 =
    (store_unrecoded_isSubnormal_1 ? 11'h0 : store_unrecoded_rawIn_1_sExp[10:0] + 11'h3FF)
    | {11{store_unrecoded_rawIn_1_isNaN | store_unrecoded_rawIn_1_isInf}};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [51:0] store_unrecoded_fractOut_1 =
    store_unrecoded_isSubnormal_1
      ? store_unrecoded_denormFract_1
      : store_unrecoded_rawIn_1_isInf ? 52'h0 : store_unrecoded_rawIn_1_sig[51:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :53:60, :62:16, :64:{20,48}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [11:0] store_unrecoded_hi_1 =
    {store_unrecoded_rawIn_1_sign, store_unrecoded_expOut_1};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:15, :66:12, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [63:0] store_unrecoded_1 = {store_unrecoded_hi_1, store_unrecoded_fractOut_1};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:62:16, :66:12
  wire [32:0] store_prevRecoded_1 = {store_prevRecoded_hi_1, in_in1[30:0]};	// src/main/scala/tile/FPU.scala:435:28, :438:10, :460:21
  wire [8:0]  store_prevUnrecoded_rawIn_exp_1 = store_prevRecoded_1[31:23];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, src/main/scala/tile/FPU.scala:435:28
  wire        store_prevUnrecoded_rawIn_isZero_1 =
    store_prevUnrecoded_rawIn_exp_1[8:6] == 3'h0;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :52:{28,53}
  wire        store_prevUnrecoded_rawIn_1_isZero = store_prevUnrecoded_rawIn_isZero_1;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23
  wire        store_prevUnrecoded_rawIn_isSpecial_1 =
    &(store_prevUnrecoded_rawIn_exp_1[8:7]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:{28,53}
  wire        store_prevUnrecoded_rawIn_1_isNaN =
    store_prevUnrecoded_rawIn_isSpecial_1 & store_prevUnrecoded_rawIn_exp_1[6];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:{33,41}
  wire        store_prevUnrecoded_rawIn_1_isInf =
    store_prevUnrecoded_rawIn_isSpecial_1 & ~(store_prevUnrecoded_rawIn_exp_1[6]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:41, :57:{33,36}
  wire        store_prevUnrecoded_rawIn_1_sign = store_prevRecoded_1[32];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, :59:25, src/main/scala/tile/FPU.scala:435:28
  wire [9:0]  store_prevUnrecoded_rawIn_1_sExp = {1'h0, store_prevUnrecoded_rawIn_exp_1};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :55:23, :60:27
  wire [24:0] store_prevUnrecoded_rawIn_1_sig =
    {1'h0, ~store_prevUnrecoded_rawIn_isZero_1, store_prevRecoded_1[22:0]};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23, :61:{35,44,49}, src/main/scala/tile/FPU.scala:435:28
  wire        store_prevUnrecoded_isSubnormal_1 =
    $signed(store_prevUnrecoded_rawIn_1_sExp) < 10'sh82;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [4:0]  store_prevUnrecoded_denormShiftDist_1 =
    5'h1 - store_prevUnrecoded_rawIn_1_sExp[4:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:{35,47}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [23:0] _store_prevUnrecoded_denormFract_T_3 =
    store_prevUnrecoded_rawIn_1_sig[24:1] >> store_prevUnrecoded_denormShiftDist_1;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:35, :53:{38,42}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [22:0] store_prevUnrecoded_denormFract_1 =
    _store_prevUnrecoded_denormFract_T_3[22:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:53:{42,60}
  wire [7:0]  store_prevUnrecoded_expOut_1 =
    (store_prevUnrecoded_isSubnormal_1
       ? 8'h0
       : store_prevUnrecoded_rawIn_1_sExp[7:0] + 8'h7F)
    | {8{store_prevUnrecoded_rawIn_1_isNaN | store_prevUnrecoded_rawIn_1_isInf}};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [22:0] store_prevUnrecoded_fractOut_1 =
    store_prevUnrecoded_isSubnormal_1
      ? store_prevUnrecoded_denormFract_1
      : store_prevUnrecoded_rawIn_1_isInf ? 23'h0 : store_prevUnrecoded_rawIn_1_sig[22:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :53:60, :62:16, :64:{20,48}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [8:0]  store_prevUnrecoded_hi_1 =
    {store_prevUnrecoded_rawIn_1_sign, store_prevUnrecoded_expOut_1};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:15, :66:12, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [31:0] store_prevUnrecoded_1 =
    {store_prevUnrecoded_hi_1, store_prevUnrecoded_fractOut_1};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:62:16, :66:12
  wire        store_truncIdx = in_typeTagOut[0];	// src/main/scala/tile/FPU.scala:460:21, src/main/scala/util/package.scala:32:47
  wire        classify_out_truncIdx = in_typeTagOut[0];	// src/main/scala/tile/FPU.scala:460:21, src/main/scala/util/package.scala:32:47
  assign store =
    store_truncIdx
      ? {store_unrecoded_1[63:32],
         (&classify_out_code_1) ? store_prevUnrecoded_1 : store_unrecoded_1[31:0]}
      : {2{(&classify_out_code_1) ? store_prevUnrecoded : store_unrecoded[31:0]}};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:66:12, src/main/scala/tile/FPU.scala:243:56, :248:17, :440:{10,21,44,81}, :470:58, src/main/scala/util/package.scala:32:47, :33:76
  wire [63:0] io_out_bits_store_0 = store;	// src/main/scala/util/package.scala:33:76
  wire [63:0] toint;	// src/main/scala/tile/FPU.scala:471:26
  wire        intType;	// src/main/scala/tile/FPU.scala:472:28
  wire [63:0] io_out_bits_toint_0 = intType ? toint : {{32{toint[31]}}, toint[31:0]};	// src/main/scala/tile/FPU.scala:471:26, :472:28, :474:59, src/main/scala/util/package.scala:33:76, :124:{15,20,38}
  wire [22:0] classify_out_fractOut = classify_out_fractIn[51:29];	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]  classify_out_expOut_expCode = classify_out_expIn[11:9];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0] classify_out_expOut_commonCase = classify_out_expIn - 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:{31,50}
  wire [8:0]  classify_out_expOut =
    classify_out_expOut_expCode == 3'h0 | classify_out_expOut_expCode > 3'h5
      ? {classify_out_expOut_expCode, classify_out_expOut_commonCase[5:0]}
      : classify_out_expOut_commonCase[8:0];	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69,97}
  wire [9:0]  classify_out_hi = {classify_out_sign, classify_out_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire        classify_out_sign_1 = classify_out_hi[9];	// src/main/scala/tile/FPU.scala:247:17, :277:8
  wire [2:0]  classify_out_code = classify_out_hi[8:6];	// src/main/scala/tile/FPU.scala:248:17, :277:8
  wire [1:0]  classify_out_codeHi = classify_out_code[2:1];	// src/main/scala/tile/FPU.scala:248:17, :249:22
  wire        classify_out_isSpecial = &classify_out_codeHi;	// src/main/scala/tile/FPU.scala:249:22, :250:28
  wire        classify_out_isHighSubnormalIn = classify_out_hi[6:0] < 7'h2;	// src/main/scala/tile/FPU.scala:252:{30,55}, :277:8
  wire        _classify_out_isNormal_T = classify_out_codeHi == 2'h1;	// src/main/scala/tile/FPU.scala:249:22, :253:46
  wire        classify_out_isSubnormal =
    classify_out_code == 3'h1 | _classify_out_isNormal_T & classify_out_isHighSubnormalIn;	// src/main/scala/tile/FPU.scala:248:17, :252:55, :253:{28,36,46,54}
  wire        classify_out_isNormal =
    _classify_out_isNormal_T & ~classify_out_isHighSubnormalIn
    | classify_out_codeHi == 2'h2;	// src/main/scala/tile/FPU.scala:249:22, :252:55, :253:46, :254:{35,38,57,67}
  wire        classify_out_isZero = classify_out_code == 3'h0;	// src/main/scala/tile/FPU.scala:248:17, :255:23
  wire        classify_out_isInf = classify_out_isSpecial & ~(classify_out_code[0]);	// src/main/scala/tile/FPU.scala:248:17, :250:28, :256:{27,30,35}
  wire        classify_out_isNaN = &classify_out_code;	// src/main/scala/tile/FPU.scala:248:17, :257:22
  wire        classify_out_isSNaN = classify_out_isNaN & ~(classify_out_fractOut[22]);	// src/main/scala/tile/FPU.scala:257:22, :258:{24,27,29}, :271:38
  wire        classify_out_isQNaN = classify_out_isNaN & classify_out_fractOut[22];	// src/main/scala/tile/FPU.scala:257:22, :258:29, :259:24, :271:38
  wire [1:0]  classify_out_lo_lo =
    {classify_out_isNormal & classify_out_sign_1,
     classify_out_isInf & classify_out_sign_1};	// src/main/scala/tile/FPU.scala:247:17, :254:57, :256:27, :261:8, :263:{39,54}
  wire [1:0]  classify_out_lo_hi_hi =
    {classify_out_isZero & ~classify_out_sign_1,
     classify_out_isZero & classify_out_sign_1};	// src/main/scala/tile/FPU.scala:247:17, :255:23, :261:{8,34}, :262:{38,55}
  wire [2:0]  classify_out_lo_hi =
    {classify_out_lo_hi_hi, classify_out_isSubnormal & classify_out_sign_1};	// src/main/scala/tile/FPU.scala:247:17, :253:36, :261:8, :263:21
  wire [4:0]  classify_out_lo = {classify_out_lo_hi, classify_out_lo_lo};	// src/main/scala/tile/FPU.scala:261:8
  wire [1:0]  classify_out_hi_lo =
    {classify_out_isNormal & ~classify_out_sign_1,
     classify_out_isSubnormal & ~classify_out_sign_1};	// src/main/scala/tile/FPU.scala:247:17, :253:36, :254:57, :261:{8,34,50}, :262:21
  wire [1:0]  classify_out_hi_hi_hi = {classify_out_isQNaN, classify_out_isSNaN};	// src/main/scala/tile/FPU.scala:258:24, :259:24, :261:8
  wire [2:0]  classify_out_hi_hi =
    {classify_out_hi_hi_hi, classify_out_isInf & ~classify_out_sign_1};	// src/main/scala/tile/FPU.scala:247:17, :256:27, :261:{8,31,34}
  wire [4:0]  classify_out_hi_1 = {classify_out_hi_hi, classify_out_hi_lo};	// src/main/scala/tile/FPU.scala:261:8
  wire [1:0]  classify_out_codeHi_1 = classify_out_code_1[2:1];	// src/main/scala/tile/FPU.scala:248:17, :249:22
  wire        classify_out_isSpecial_1 = &classify_out_codeHi_1;	// src/main/scala/tile/FPU.scala:249:22, :250:28
  wire        classify_out_isHighSubnormalIn_1 = in_in1[61:52] < 10'h2;	// src/main/scala/tile/FPU.scala:252:{30,55}, :460:21
  wire        _classify_out_isNormal_T_4 = classify_out_codeHi_1 == 2'h1;	// src/main/scala/tile/FPU.scala:249:22, :253:46
  wire        classify_out_isSubnormal_1 =
    classify_out_code_1 == 3'h1 | _classify_out_isNormal_T_4
    & classify_out_isHighSubnormalIn_1;	// src/main/scala/tile/FPU.scala:248:17, :252:55, :253:{28,36,46,54}
  wire        classify_out_isNormal_1 =
    _classify_out_isNormal_T_4 & ~classify_out_isHighSubnormalIn_1
    | classify_out_codeHi_1 == 2'h2;	// src/main/scala/tile/FPU.scala:249:22, :252:55, :253:46, :254:{35,38,57,67}
  wire        classify_out_isZero_1 = classify_out_code_1 == 3'h0;	// src/main/scala/tile/FPU.scala:248:17, :255:23
  wire        classify_out_isInf_1 = classify_out_isSpecial_1 & ~(classify_out_code_1[0]);	// src/main/scala/tile/FPU.scala:248:17, :250:28, :256:{27,30,35}
  wire        classify_out_isNaN_1 = &classify_out_code_1;	// src/main/scala/tile/FPU.scala:248:17, :257:22
  wire        classify_out_isSNaN_1 = classify_out_isNaN_1 & ~(in_in1[51]);	// src/main/scala/tile/FPU.scala:257:22, :258:{24,27,29}, :460:21
  wire        classify_out_isQNaN_1 = classify_out_isNaN_1 & in_in1[51];	// src/main/scala/tile/FPU.scala:257:22, :258:29, :259:24, :460:21
  wire [1:0]  classify_out_lo_lo_1 =
    {classify_out_isNormal_1 & classify_out_sign_2,
     classify_out_isInf_1 & classify_out_sign_2};	// src/main/scala/tile/FPU.scala:247:17, :254:57, :256:27, :261:8, :263:{39,54}
  wire [1:0]  classify_out_lo_hi_hi_1 =
    {classify_out_isZero_1 & ~classify_out_sign_2,
     classify_out_isZero_1 & classify_out_sign_2};	// src/main/scala/tile/FPU.scala:247:17, :255:23, :261:{8,34}, :262:{38,55}
  wire [2:0]  classify_out_lo_hi_1 =
    {classify_out_lo_hi_hi_1, classify_out_isSubnormal_1 & classify_out_sign_2};	// src/main/scala/tile/FPU.scala:247:17, :253:36, :261:8, :263:21
  wire [4:0]  classify_out_lo_1 = {classify_out_lo_hi_1, classify_out_lo_lo_1};	// src/main/scala/tile/FPU.scala:261:8
  wire [1:0]  classify_out_hi_lo_1 =
    {classify_out_isNormal_1 & ~classify_out_sign_2,
     classify_out_isSubnormal_1 & ~classify_out_sign_2};	// src/main/scala/tile/FPU.scala:247:17, :253:36, :254:57, :261:{8,34,50}, :262:21
  wire [1:0]  classify_out_hi_hi_hi_1 = {classify_out_isQNaN_1, classify_out_isSNaN_1};	// src/main/scala/tile/FPU.scala:258:24, :259:24, :261:8
  wire [2:0]  classify_out_hi_hi_1 =
    {classify_out_hi_hi_hi_1, classify_out_isInf_1 & ~classify_out_sign_2};	// src/main/scala/tile/FPU.scala:247:17, :256:27, :261:{8,31,34}
  wire [4:0]  classify_out_hi_2 = {classify_out_hi_hi_1, classify_out_hi_lo_1};	// src/main/scala/tile/FPU.scala:261:8
  wire [9:0]  classify_out =
    classify_out_truncIdx
      ? {classify_out_hi_2, classify_out_lo_1}
      : {classify_out_hi_1, classify_out_lo};	// src/main/scala/tile/FPU.scala:261:8, src/main/scala/util/package.scala:32:47, :33:76
  wire        cvtType = in_typ[1];	// src/main/scala/tile/FPU.scala:460:21, src/main/scala/util/package.scala:155:13
  assign intType = in_wflags ? ~in_ren2 & cvtType : ~(in_rm[0]) & in_fmt[0];	// src/main/scala/tile/FPU.scala:460:21, :472:{28,35}, :477:{14,19}, :480:13, :483:20, :486:13, :488:{11,21}, :490:15, src/main/scala/util/package.scala:155:13
  assign _narrow_io_signedOut_T = in_typ[0];	// src/main/scala/tile/FPU.scala:460:21, :494:35
  wire [3:0]  io_out_bits_exc_hi = {|(_conv_io_intExceptionFlags[2:1]), 3'h0};	// src/main/scala/tile/FPU.scala:491:24, :496:{29,55,62}
  wire        excSign = in_in1[64] & classify_out_code_1 != 3'h7;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:59:25, src/main/scala/tile/FPU.scala:243:56, :248:17, :460:21, :506:59
  wire [31:0] excOut = {~_narrow_io_signedOut_T == excSign, {31{~excSign}}};	// src/main/scala/tile/FPU.scala:494:{28,35}, :506:59, :507:{27,46,63,69}
  wire        invalid = _conv_io_intExceptionFlags[2] | _narrow_io_intExceptionFlags[1];	// src/main/scala/tile/FPU.scala:491:24, :501:30, :508:{50,54,84}
  assign toint =
    in_wflags
      ? (in_ren2
           ? {store[63:32], 31'h0, |(~(in_rm[1:0]) & {_dcmp_io_lt, _dcmp_io_eq})}
           : ~cvtType & invalid ? {_conv_io_out[63:32], excOut} : _conv_io_out)
      : in_rm[0] ? {store[63:32], 22'h0, classify_out} : store;	// src/main/scala/tile/FPU.scala:460:21, :463:20, :471:26, :477:{14,19}, :479:{11,27,36}, :483:20, :484:{11,15,22,27,53,57,66}, :488:21, :491:24, :495:13, :500:{23,32}, :507:27, :508:54, :509:{26,34,40,53}, src/main/scala/util/package.scala:33:76, :155:13
  wire [3:0]  io_out_bits_exc_hi_1 = {invalid, 3'h0};	// src/main/scala/tile/FPU.scala:508:54, :510:33
  wire [4:0]  io_out_bits_exc_0 =
    in_wflags
      ? (in_ren2
           ? _dcmp_io_exceptionFlags
           : cvtType
               ? {io_out_bits_exc_hi, _conv_io_intExceptionFlags[0]}
               : {io_out_bits_exc_hi_1, ~invalid & _conv_io_intExceptionFlags[0]})
      : 5'h0;	// src/main/scala/tile/FPU.scala:460:21, :463:20, :475:19, :483:20, :485:21, :488:21, :491:24, :496:{23,29,102}, :500:32, :508:54, :510:{27,33,53,62}, src/main/scala/util/package.scala:155:13
  wire        io_out_bits_lt_0 =
    _dcmp_io_lt | $signed(in_in1) < 65'sh0 & $signed(in_in2) > -65'sh1;	// src/main/scala/tile/FPU.scala:460:21, :463:20, :517:{32,53,59,79}
  always @(posedge clock) begin
    if (io_in_valid_0) begin
      in_ldst <= io_in_bits_ldst_0;	// src/main/scala/tile/FPU.scala:460:21
      in_wen <= io_in_bits_wen_0;	// src/main/scala/tile/FPU.scala:460:21
      in_ren1 <= io_in_bits_ren1_0;	// src/main/scala/tile/FPU.scala:460:21
      in_ren2 <= io_in_bits_ren2_0;	// src/main/scala/tile/FPU.scala:460:21
      in_ren3 <= io_in_bits_ren3_0;	// src/main/scala/tile/FPU.scala:460:21
      in_swap12 <= io_in_bits_swap12_0;	// src/main/scala/tile/FPU.scala:460:21
      in_swap23 <= io_in_bits_swap23_0;	// src/main/scala/tile/FPU.scala:460:21
      in_typeTagIn <= io_in_bits_typeTagIn_0;	// src/main/scala/tile/FPU.scala:460:21
      in_typeTagOut <= io_in_bits_typeTagOut_0;	// src/main/scala/tile/FPU.scala:460:21
      in_fromint <= io_in_bits_fromint_0;	// src/main/scala/tile/FPU.scala:460:21
      in_toint <= io_in_bits_toint_0;	// src/main/scala/tile/FPU.scala:460:21
      in_fastpipe <= io_in_bits_fastpipe_0;	// src/main/scala/tile/FPU.scala:460:21
      in_fma <= io_in_bits_fma_0;	// src/main/scala/tile/FPU.scala:460:21
      in_div <= io_in_bits_div_0;	// src/main/scala/tile/FPU.scala:460:21
      in_sqrt <= io_in_bits_sqrt_0;	// src/main/scala/tile/FPU.scala:460:21
      in_wflags <= io_in_bits_wflags_0;	// src/main/scala/tile/FPU.scala:460:21
      in_rm <= io_in_bits_rm_0;	// src/main/scala/tile/FPU.scala:460:21
      in_fmaCmd <= io_in_bits_fmaCmd_0;	// src/main/scala/tile/FPU.scala:460:21
      in_typ <= io_in_bits_typ_0;	// src/main/scala/tile/FPU.scala:460:21
      in_fmt <= io_in_bits_fmt_0;	// src/main/scala/tile/FPU.scala:460:21
      in_in1 <= io_in_bits_in1_0;	// src/main/scala/tile/FPU.scala:460:21
      in_in2 <= io_in_bits_in2_0;	// src/main/scala/tile/FPU.scala:460:21
      in_in3 <= io_in_bits_in3_0;	// src/main/scala/tile/FPU.scala:460:21
    end
    valid <= io_in_valid_0;	// src/main/scala/tile/FPU.scala:461:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:6];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        in_ldst = _RANDOM[3'h0][0];	// src/main/scala/tile/FPU.scala:460:21
        in_wen = _RANDOM[3'h0][1];	// src/main/scala/tile/FPU.scala:460:21
        in_ren1 = _RANDOM[3'h0][2];	// src/main/scala/tile/FPU.scala:460:21
        in_ren2 = _RANDOM[3'h0][3];	// src/main/scala/tile/FPU.scala:460:21
        in_ren3 = _RANDOM[3'h0][4];	// src/main/scala/tile/FPU.scala:460:21
        in_swap12 = _RANDOM[3'h0][5];	// src/main/scala/tile/FPU.scala:460:21
        in_swap23 = _RANDOM[3'h0][6];	// src/main/scala/tile/FPU.scala:460:21
        in_typeTagIn = _RANDOM[3'h0][8:7];	// src/main/scala/tile/FPU.scala:460:21
        in_typeTagOut = _RANDOM[3'h0][10:9];	// src/main/scala/tile/FPU.scala:460:21
        in_fromint = _RANDOM[3'h0][11];	// src/main/scala/tile/FPU.scala:460:21
        in_toint = _RANDOM[3'h0][12];	// src/main/scala/tile/FPU.scala:460:21
        in_fastpipe = _RANDOM[3'h0][13];	// src/main/scala/tile/FPU.scala:460:21
        in_fma = _RANDOM[3'h0][14];	// src/main/scala/tile/FPU.scala:460:21
        in_div = _RANDOM[3'h0][15];	// src/main/scala/tile/FPU.scala:460:21
        in_sqrt = _RANDOM[3'h0][16];	// src/main/scala/tile/FPU.scala:460:21
        in_wflags = _RANDOM[3'h0][17];	// src/main/scala/tile/FPU.scala:460:21
        in_rm = _RANDOM[3'h0][20:18];	// src/main/scala/tile/FPU.scala:460:21
        in_fmaCmd = _RANDOM[3'h0][22:21];	// src/main/scala/tile/FPU.scala:460:21
        in_typ = _RANDOM[3'h0][24:23];	// src/main/scala/tile/FPU.scala:460:21
        in_fmt = _RANDOM[3'h0][26:25];	// src/main/scala/tile/FPU.scala:460:21
        in_in1 = {_RANDOM[3'h0][31:27], _RANDOM[3'h1], _RANDOM[3'h2][27:0]};	// src/main/scala/tile/FPU.scala:460:21
        in_in2 = {_RANDOM[3'h2][31:28], _RANDOM[3'h3], _RANDOM[3'h4][28:0]};	// src/main/scala/tile/FPU.scala:460:21
        in_in3 = {_RANDOM[3'h4][31:29], _RANDOM[3'h5], _RANDOM[3'h6][29:0]};	// src/main/scala/tile/FPU.scala:460:21
        valid = _RANDOM[3'h6][30];	// src/main/scala/tile/FPU.scala:460:21, :461:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CompareRecFN dcmp (	// src/main/scala/tile/FPU.scala:463:20
    .io_a              (in_in1),	// src/main/scala/tile/FPU.scala:460:21
    .io_b              (in_in2),	// src/main/scala/tile/FPU.scala:460:21
    .io_signaling      (~(in_rm[1])),	// src/main/scala/tile/FPU.scala:460:21, :466:{24,30}
    .io_lt             (_dcmp_io_lt),
    .io_eq             (_dcmp_io_eq),
    .io_exceptionFlags (_dcmp_io_exceptionFlags)
  );	// src/main/scala/tile/FPU.scala:463:20
  RecFNToIN conv (	// src/main/scala/tile/FPU.scala:491:24
    .io_in                (in_in1),	// src/main/scala/tile/FPU.scala:460:21
    .io_roundingMode      (in_rm),	// src/main/scala/tile/FPU.scala:460:21
    .io_signedOut         (~_narrow_io_signedOut_T),	// src/main/scala/tile/FPU.scala:494:{28,35}
    .io_out               (_conv_io_out),
    .io_intExceptionFlags (_conv_io_intExceptionFlags)
  );	// src/main/scala/tile/FPU.scala:491:24
  RecFNToIN_1 narrow (	// src/main/scala/tile/FPU.scala:501:30
    .io_in                (in_in1),	// src/main/scala/tile/FPU.scala:460:21
    .io_roundingMode      (in_rm),	// src/main/scala/tile/FPU.scala:460:21
    .io_signedOut         (~_narrow_io_signedOut_T),	// src/main/scala/tile/FPU.scala:494:35, :504:34
    .io_intExceptionFlags (_narrow_io_intExceptionFlags)
  );	// src/main/scala/tile/FPU.scala:501:30
  assign io_out_bits_in_rm = io_out_bits_in_rm_0;
  assign io_out_bits_in_in1 = io_out_bits_in_in1_0;
  assign io_out_bits_in_in2 = io_out_bits_in_in2_0;
  assign io_out_bits_lt = io_out_bits_lt_0;
  assign io_out_bits_store = io_out_bits_store_0;
  assign io_out_bits_toint = io_out_bits_toint_0;
  assign io_out_bits_exc = io_out_bits_exc_0;
endmodule

