;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/9/2018 11:44:30 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x2D510000  	11601
0x0008	0x2D090000  	11529
0x000C	0x2D090000  	11529
0x0010	0x2D090000  	11529
0x0014	0x2D090000  	11529
0x0018	0x2D090000  	11529
0x001C	0x2D090000  	11529
0x0020	0x2D090000  	11529
0x0024	0x2D090000  	11529
0x0028	0x2D090000  	11529
0x002C	0x2D090000  	11529
0x0030	0x2D090000  	11529
0x0034	0x2D090000  	11529
0x0038	0x2D090000  	11529
0x003C	0x2D090000  	11529
0x0040	0x2D090000  	11529
0x0044	0x2D090000  	11529
0x0048	0x2D090000  	11529
0x004C	0x2D090000  	11529
0x0050	0x2D090000  	11529
0x0054	0x2D090000  	11529
0x0058	0x2D090000  	11529
0x005C	0x2D090000  	11529
0x0060	0x2D090000  	11529
0x0064	0x2D090000  	11529
0x0068	0x2D090000  	11529
0x006C	0x2D090000  	11529
0x0070	0x2D090000  	11529
0x0074	0x2D090000  	11529
0x0078	0x2D090000  	11529
0x007C	0x2D090000  	11529
0x0080	0x2D090000  	11529
0x0084	0x2D090000  	11529
0x0088	0x2D090000  	11529
0x008C	0x2D090000  	11529
0x0090	0x2D090000  	11529
0x0094	0x2D090000  	11529
0x0098	0x2D090000  	11529
0x009C	0x2D090000  	11529
0x00A0	0x2D090000  	11529
0x00A4	0x2D090000  	11529
0x00A8	0x2D090000  	11529
0x00AC	0x2D090000  	11529
0x00B0	0x2D090000  	11529
0x00B4	0x2D090000  	11529
0x00B8	0x2D090000  	11529
0x00BC	0x2D090000  	11529
0x00C0	0x2D090000  	11529
0x00C4	0x2D090000  	11529
0x00C8	0x2D090000  	11529
0x00CC	0x2D090000  	11529
0x00D0	0x2D090000  	11529
0x00D4	0x2D090000  	11529
0x00D8	0x2D090000  	11529
0x00DC	0x2D090000  	11529
0x00E0	0x2D090000  	11529
0x00E4	0x2D090000  	11529
0x00E8	0x2D090000  	11529
0x00EC	0x2D090000  	11529
0x00F0	0x2D090000  	11529
0x00F4	0x2D090000  	11529
0x00F8	0x2D090000  	11529
0x00FC	0x2D090000  	11529
; end of ____SysVT
_main:
;Click_3D_Hall_3_MSP.c, 76 :: 		void main( )
0x2D50	0xF000F810  BL	11636
0x2D54	0xF7FFFFDC  BL	11536
0x2D58	0xF000FBCC  BL	13556
0x2D5C	0xF7FFFFEE  BL	11580
0x2D60	0xF000FB7A  BL	13400
;Click_3D_Hall_3_MSP.c, 78 :: 		systemInit( );
0x2D64	0xF7FFFF9C  BL	_systemInit+0
;Click_3D_Hall_3_MSP.c, 79 :: 		applicationInit( );
0x2D68	0xF7FFFF72  BL	_applicationInit+0
;Click_3D_Hall_3_MSP.c, 81 :: 		while (1)
L_main6:
;Click_3D_Hall_3_MSP.c, 83 :: 		applicationTask( );
0x2D6C	0xF7FFFF20  BL	_applicationTask+0
;Click_3D_Hall_3_MSP.c, 84 :: 		}
0x2D70	0xE7FC    B	L_main6
;Click_3D_Hall_3_MSP.c, 85 :: 		}
L_end_main:
L__main_end_loop:
0x2D72	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_MSP432P.c, 39 :: 		
0x2B34	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 41 :: 		
L_loopDW:
;__Lib_System_MSP432P.c, 42 :: 		
0x2B36	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_MSP432P.c, 43 :: 		
0x2B3A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_MSP432P.c, 44 :: 		
0x2B3E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_MSP432P.c, 45 :: 		
0x2B42	0xD1F8    BNE	L_loopDW
;__Lib_System_MSP432P.c, 47 :: 		
L_end___CC2DW:
0x2B44	0xB001    ADD	SP, SP, #4
0x2B46	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_MSP432P.c, 82 :: 		
0x2B68	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 84 :: 		
0x2B6A	0xF04F0900  MOV	R9, #0
;__Lib_System_MSP432P.c, 85 :: 		
0x2B6E	0xF04F0C00  MOV	R12, #0
;__Lib_System_MSP432P.c, 86 :: 		
0x2B72	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_MSP432P.c, 87 :: 		
0x2B76	0xDC04    BGT	L_loopFZs
;__Lib_System_MSP432P.c, 88 :: 		
0x2B78	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_MSP432P.c, 89 :: 		
0x2B7C	0xDB01    BLT	L_loopFZs
;__Lib_System_MSP432P.c, 90 :: 		
0x2B7E	0x46D4    MOV	R12, R10
;__Lib_System_MSP432P.c, 91 :: 		
0x2B80	0x46EA    MOV	R10, SP
;__Lib_System_MSP432P.c, 92 :: 		
L_loopFZs:
;__Lib_System_MSP432P.c, 93 :: 		
0x2B82	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_MSP432P.c, 94 :: 		
0x2B86	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_MSP432P.c, 95 :: 		
0x2B8A	0xD1FA    BNE	L_loopFZs
;__Lib_System_MSP432P.c, 96 :: 		
0x2B8C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_MSP432P.c, 97 :: 		
0x2B90	0xDD05    BLE	L_norep
;__Lib_System_MSP432P.c, 98 :: 		
0x2B92	0x46E2    MOV	R10, R12
;__Lib_System_MSP432P.c, 99 :: 		
0x2B94	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_MSP432P.c, 100 :: 		
0x2B98	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_MSP432P.c, 101 :: 		
0x2B9C	0xE7F1    B	L_loopFZs
;__Lib_System_MSP432P.c, 102 :: 		
L_norep:
;__Lib_System_MSP432P.c, 105 :: 		
L_end___FillZeros:
0x2B9E	0xB001    ADD	SP, SP, #4
0x2BA0	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_3D_Hall_3_MSP.c, 33 :: 		void systemInit( )
0x2CA0	0xB081    SUB	SP, SP, #4
0x2CA2	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_MSP.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x2CA6	0x2201    MOVS	R2, #1
0x2CA8	0x2107    MOVS	R1, #7
0x2CAA	0x2000    MOVS	R0, #0
0x2CAC	0xF7FFFE2E  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_MSP.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x2CB0	0x2200    MOVS	R2, #0
0x2CB2	0x2101    MOVS	R1, #1
0x2CB4	0x2000    MOVS	R0, #0
0x2CB6	0xF7FFFE29  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_MSP.c, 37 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x2CBA	0x2200    MOVS	R2, #0
0x2CBC	0x2102    MOVS	R1, #2
0x2CBE	0x2000    MOVS	R0, #0
0x2CC0	0xF7FFFE24  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_MSP.c, 39 :: 		mikrobus_i2cInit( _MIKROBUS1, &_C3DHALL3_I2C_CFG[0] );
0x2CC4	0x480E    LDR	R0, [PC, #56]
0x2CC6	0x4601    MOV	R1, R0
0x2CC8	0x2000    MOVS	R0, #0
0x2CCA	0xF7FFFED3  BL	_mikrobus_i2cInit+0
;Click_3D_Hall_3_MSP.c, 41 :: 		mikrobus_logInit( _MIKROBUS2, 9600 );
0x2CCE	0xF2425180  MOVW	R1, #9600
0x2CD2	0x2001    MOVS	R0, #1
0x2CD4	0xF7FFFEA4  BL	_mikrobus_logInit+0
;Click_3D_Hall_3_MSP.c, 43 :: 		Delay_ms(100);
0x2CD8	0xF644777D  MOVW	R7, #20349
0x2CDC	0xF2C00712  MOVT	R7, #18
0x2CE0	0xBF00    NOP
0x2CE2	0xBF00    NOP
L_systemInit0:
0x2CE4	0x1E7F    SUBS	R7, R7, #1
0x2CE6	0xD1FD    BNE	L_systemInit0
0x2CE8	0xBF00    NOP
0x2CEA	0xBF00    NOP
0x2CEC	0xBF00    NOP
;Click_3D_Hall_3_MSP.c, 45 :: 		mikrobus_logWrite( "  ... system init done ...  ", _LOG_LINE );
0x2CEE	0x4805    LDR	R0, [PC, #20]
0x2CF0	0x2102    MOVS	R1, #2
0x2CF2	0xF7FFFE3F  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_MSP.c, 46 :: 		}
L_end_systemInit:
0x2CF6	0xF8DDE000  LDR	LR, [SP, #0]
0x2CFA	0xB001    ADD	SP, SP, #4
0x2CFC	0x4770    BX	LR
0x2CFE	0xBF00    NOP
0x2D00	0x1D4C0000  	__C3DHALL3_I2C_CFG+0
0x2D04	0x002C2000  	?lstr1_Click_3D_Hall_3_MSP+0
; end of _systemInit
_mikrobus_gpioInit:
;clicker_2_MSP432.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x290C	0xB081    SUB	SP, SP, #4
0x290E	0xF8CDE000  STR	LR, [SP, #0]
0x2912	0xFA5FF981  UXTB	R9, R1
0x2916	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;clicker_2_MSP432.c, 164 :: 		switch( bus )
0x291A	0xE01D    B	L_mikrobus_gpioInit156
; bus end address is: 0 (R0)
;clicker_2_MSP432.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit158:
0x291C	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x2920	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x2924	0xF7FFFBFA  BL	clicker_2_MSP432__gpioInit_1+0
0x2928	0xE01F    B	L_end_mikrobus_gpioInit
;clicker_2_MSP432.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit159:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x292A	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x292E	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x2932	0xF7FFFCDB  BL	clicker_2_MSP432__gpioInit_2+0
0x2936	0xE018    B	L_end_mikrobus_gpioInit
;clicker_2_MSP432.c, 173 :: 		case _MIKROBUS3 : return _gpioInit_3(pin, direction);
L_mikrobus_gpioInit160:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x2938	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x293C	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x2940	0xF7FFFDBC  BL	clicker_2_MSP432__gpioInit_3+0
0x2944	0xE011    B	L_end_mikrobus_gpioInit
;clicker_2_MSP432.c, 176 :: 		case _MIKROBUS4 : return _gpioInit_4(pin, direction);
L_mikrobus_gpioInit161:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x2946	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x294A	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x294E	0xF7FFFAED  BL	clicker_2_MSP432__gpioInit_4+0
0x2952	0xE00A    B	L_end_mikrobus_gpioInit
;clicker_2_MSP432.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit162:
0x2954	0x2001    MOVS	R0, #1
0x2956	0xE008    B	L_end_mikrobus_gpioInit
;clicker_2_MSP432.c, 185 :: 		}
L_mikrobus_gpioInit156:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x2958	0x2800    CMP	R0, #0
0x295A	0xD0DF    BEQ	L_mikrobus_gpioInit158
0x295C	0x2801    CMP	R0, #1
0x295E	0xD0E4    BEQ	L_mikrobus_gpioInit159
0x2960	0x2802    CMP	R0, #2
0x2962	0xD0E9    BEQ	L_mikrobus_gpioInit160
0x2964	0x2803    CMP	R0, #3
0x2966	0xD0EE    BEQ	L_mikrobus_gpioInit161
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x2968	0xE7F4    B	L_mikrobus_gpioInit162
;clicker_2_MSP432.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x296A	0xF8DDE000  LDR	LR, [SP, #0]
0x296E	0xB001    ADD	SP, SP, #4
0x2970	0x4770    BX	LR
; end of _mikrobus_gpioInit
clicker_2_MSP432__gpioInit_1:
;__c2_msp432_gpio.c, 131 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x211C	0xB081    SUB	SP, SP, #4
0x211E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_msp432_gpio.c, 133 :: 		switch( pin )
0x2122	0xE0A9    B	L_clicker_2_MSP432__gpioInit_10
; pin end address is: 0 (R0)
;__c2_msp432_gpio.c, 135 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_0); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_0); break;
L_clicker_2_MSP432__gpioInit_12:
0x2124	0x2901    CMP	R1, #1
0x2126	0xD105    BNE	L_clicker_2_MSP432__gpioInit_13
; dir end address is: 4 (R1)
0x2128	0xF2400101  MOVW	R1, #1
0x212C	0x4865    LDR	R0, [PC, #404]
0x212E	0xF7FFFB8B  BL	_GPIO_Digital_Input+0
0x2132	0xE004    B	L_clicker_2_MSP432__gpioInit_14
L_clicker_2_MSP432__gpioInit_13:
0x2134	0xF2400101  MOVW	R1, #1
0x2138	0x4863    LDR	R0, [PC, #396]
0x213A	0xF7FFFBF5  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_14:
0x213E	0xE0BB    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 136 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P5IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P5OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_15:
; dir start address is: 4 (R1)
0x2140	0x2901    CMP	R1, #1
0x2142	0xD105    BNE	L_clicker_2_MSP432__gpioInit_16
; dir end address is: 4 (R1)
0x2144	0xF2400140  MOVW	R1, #64
0x2148	0x4860    LDR	R0, [PC, #384]
0x214A	0xF7FFFB7D  BL	_GPIO_Digital_Input+0
0x214E	0xE004    B	L_clicker_2_MSP432__gpioInit_17
L_clicker_2_MSP432__gpioInit_16:
0x2150	0xF2400140  MOVW	R1, #64
0x2154	0x485E    LDR	R0, [PC, #376]
0x2156	0xF7FFFBE7  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_17:
0x215A	0xE0AD    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 137 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P5IN, _GPIO_PINMASK_0); else GPIO_Digital_Output(&DIO_P5OUT, _GPIO_PINMASK_0); break;
L_clicker_2_MSP432__gpioInit_18:
; dir start address is: 4 (R1)
0x215C	0x2901    CMP	R1, #1
0x215E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_19
; dir end address is: 4 (R1)
0x2160	0xF2400101  MOVW	R1, #1
0x2164	0x4859    LDR	R0, [PC, #356]
0x2166	0xF7FFFB6F  BL	_GPIO_Digital_Input+0
0x216A	0xE004    B	L_clicker_2_MSP432__gpioInit_110
L_clicker_2_MSP432__gpioInit_19:
0x216C	0xF2400101  MOVW	R1, #1
0x2170	0x4857    LDR	R0, [PC, #348]
0x2172	0xF7FFFBD9  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_110:
0x2176	0xE09F    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 138 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_111:
; dir start address is: 4 (R1)
0x2178	0x2901    CMP	R1, #1
0x217A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_112
; dir end address is: 4 (R1)
0x217C	0xF2400120  MOVW	R1, #32
0x2180	0x4854    LDR	R0, [PC, #336]
0x2182	0xF7FFFB61  BL	_GPIO_Digital_Input+0
0x2186	0xE004    B	L_clicker_2_MSP432__gpioInit_113
L_clicker_2_MSP432__gpioInit_112:
0x2188	0xF2400120  MOVW	R1, #32
0x218C	0x4852    LDR	R0, [PC, #328]
0x218E	0xF7FFFBCB  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_113:
0x2192	0xE091    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 139 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_114:
; dir start address is: 4 (R1)
0x2194	0x2901    CMP	R1, #1
0x2196	0xD105    BNE	L_clicker_2_MSP432__gpioInit_115
; dir end address is: 4 (R1)
0x2198	0xF2400180  MOVW	R1, #128
0x219C	0x484D    LDR	R0, [PC, #308]
0x219E	0xF7FFFB53  BL	_GPIO_Digital_Input+0
0x21A2	0xE004    B	L_clicker_2_MSP432__gpioInit_116
L_clicker_2_MSP432__gpioInit_115:
0x21A4	0xF2400180  MOVW	R1, #128
0x21A8	0x484B    LDR	R0, [PC, #300]
0x21AA	0xF7FFFBBD  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_116:
0x21AE	0xE083    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 140 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_117:
; dir start address is: 4 (R1)
0x21B0	0x2901    CMP	R1, #1
0x21B2	0xD105    BNE	L_clicker_2_MSP432__gpioInit_118
; dir end address is: 4 (R1)
0x21B4	0xF2400140  MOVW	R1, #64
0x21B8	0x4846    LDR	R0, [PC, #280]
0x21BA	0xF7FFFB45  BL	_GPIO_Digital_Input+0
0x21BE	0xE004    B	L_clicker_2_MSP432__gpioInit_119
L_clicker_2_MSP432__gpioInit_118:
0x21C0	0xF2400140  MOVW	R1, #64
0x21C4	0x4844    LDR	R0, [PC, #272]
0x21C6	0xF7FFFBAF  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_119:
0x21CA	0xE075    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 141 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_120:
; dir start address is: 4 (R1)
0x21CC	0x2901    CMP	R1, #1
0x21CE	0xD105    BNE	L_clicker_2_MSP432__gpioInit_121
; dir end address is: 4 (R1)
0x21D0	0xF2400180  MOVW	R1, #128
0x21D4	0x4841    LDR	R0, [PC, #260]
0x21D6	0xF7FFFB37  BL	_GPIO_Digital_Input+0
0x21DA	0xE004    B	L_clicker_2_MSP432__gpioInit_122
L_clicker_2_MSP432__gpioInit_121:
0x21DC	0xF2400180  MOVW	R1, #128
0x21E0	0x483F    LDR	R0, [PC, #252]
0x21E2	0xF7FFFBA1  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_122:
0x21E6	0xE067    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 142 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_4); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_4); break;
L_clicker_2_MSP432__gpioInit_123:
; dir start address is: 4 (R1)
0x21E8	0x2901    CMP	R1, #1
0x21EA	0xD105    BNE	L_clicker_2_MSP432__gpioInit_124
; dir end address is: 4 (R1)
0x21EC	0xF2400110  MOVW	R1, #16
0x21F0	0x483A    LDR	R0, [PC, #232]
0x21F2	0xF7FFFB29  BL	_GPIO_Digital_Input+0
0x21F6	0xE004    B	L_clicker_2_MSP432__gpioInit_125
L_clicker_2_MSP432__gpioInit_124:
0x21F8	0xF2400110  MOVW	R1, #16
0x21FC	0x4838    LDR	R0, [PC, #224]
0x21FE	0xF7FFFB93  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_125:
0x2202	0xE059    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 143 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_2); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_2); break;
L_clicker_2_MSP432__gpioInit_126:
; dir start address is: 4 (R1)
0x2204	0x2901    CMP	R1, #1
0x2206	0xD105    BNE	L_clicker_2_MSP432__gpioInit_127
; dir end address is: 4 (R1)
0x2208	0xF2400104  MOVW	R1, #4
0x220C	0x4835    LDR	R0, [PC, #212]
0x220E	0xF7FFFB1B  BL	_GPIO_Digital_Input+0
0x2212	0xE004    B	L_clicker_2_MSP432__gpioInit_128
L_clicker_2_MSP432__gpioInit_127:
0x2214	0xF2400104  MOVW	R1, #4
0x2218	0x4833    LDR	R0, [PC, #204]
0x221A	0xF7FFFB85  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_128:
0x221E	0xE04B    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 144 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_129:
; dir start address is: 4 (R1)
0x2220	0x2901    CMP	R1, #1
0x2222	0xD105    BNE	L_clicker_2_MSP432__gpioInit_130
; dir end address is: 4 (R1)
0x2224	0xF2400108  MOVW	R1, #8
0x2228	0x482E    LDR	R0, [PC, #184]
0x222A	0xF7FFFB0D  BL	_GPIO_Digital_Input+0
0x222E	0xE004    B	L_clicker_2_MSP432__gpioInit_131
L_clicker_2_MSP432__gpioInit_130:
0x2230	0xF2400108  MOVW	R1, #8
0x2234	0x482C    LDR	R0, [PC, #176]
0x2236	0xF7FFFB77  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_131:
0x223A	0xE03D    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 145 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_132:
; dir start address is: 4 (R1)
0x223C	0x2901    CMP	R1, #1
0x223E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_133
; dir end address is: 4 (R1)
0x2240	0xF2400120  MOVW	R1, #32
0x2244	0x481F    LDR	R0, [PC, #124]
0x2246	0xF7FFFAFF  BL	_GPIO_Digital_Input+0
0x224A	0xE004    B	L_clicker_2_MSP432__gpioInit_134
L_clicker_2_MSP432__gpioInit_133:
0x224C	0xF2400120  MOVW	R1, #32
0x2250	0x481D    LDR	R0, [PC, #116]
0x2252	0xF7FFFB69  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_134:
0x2256	0xE02F    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 146 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_4); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_4); break;
L_clicker_2_MSP432__gpioInit_135:
; dir start address is: 4 (R1)
0x2258	0x2901    CMP	R1, #1
0x225A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_136
; dir end address is: 4 (R1)
0x225C	0xF2400110  MOVW	R1, #16
0x2260	0x4818    LDR	R0, [PC, #96]
0x2262	0xF7FFFAF1  BL	_GPIO_Digital_Input+0
0x2266	0xE004    B	L_clicker_2_MSP432__gpioInit_137
L_clicker_2_MSP432__gpioInit_136:
0x2268	0xF2400110  MOVW	R1, #16
0x226C	0x4816    LDR	R0, [PC, #88]
0x226E	0xF7FFFB5B  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_137:
0x2272	0xE021    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 147 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_MSP432__gpioInit_138:
0x2274	0x2001    MOVS	R0, #1
0x2276	0xE020    B	L_end__gpioInit_1
;__c2_msp432_gpio.c, 148 :: 		}
L_clicker_2_MSP432__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2278	0x2800    CMP	R0, #0
0x227A	0xF43FAF53  BEQ	L_clicker_2_MSP432__gpioInit_12
0x227E	0x2801    CMP	R0, #1
0x2280	0xF43FAF5E  BEQ	L_clicker_2_MSP432__gpioInit_15
0x2284	0x2802    CMP	R0, #2
0x2286	0xF43FAF69  BEQ	L_clicker_2_MSP432__gpioInit_18
0x228A	0x2803    CMP	R0, #3
0x228C	0xF43FAF74  BEQ	L_clicker_2_MSP432__gpioInit_111
0x2290	0x2804    CMP	R0, #4
0x2292	0xF43FAF7F  BEQ	L_clicker_2_MSP432__gpioInit_114
0x2296	0x2805    CMP	R0, #5
0x2298	0xF43FAF8A  BEQ	L_clicker_2_MSP432__gpioInit_117
0x229C	0x2806    CMP	R0, #6
0x229E	0xF43FAF95  BEQ	L_clicker_2_MSP432__gpioInit_120
0x22A2	0x2807    CMP	R0, #7
0x22A4	0xD0A0    BEQ	L_clicker_2_MSP432__gpioInit_123
0x22A6	0x2808    CMP	R0, #8
0x22A8	0xD0AC    BEQ	L_clicker_2_MSP432__gpioInit_126
0x22AA	0x2809    CMP	R0, #9
0x22AC	0xD0B8    BEQ	L_clicker_2_MSP432__gpioInit_129
0x22AE	0x280A    CMP	R0, #10
0x22B0	0xD0C4    BEQ	L_clicker_2_MSP432__gpioInit_132
0x22B2	0x280B    CMP	R0, #11
0x22B4	0xD0D0    BEQ	L_clicker_2_MSP432__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x22B6	0xE7DD    B	L_clicker_2_MSP432__gpioInit_138
L_clicker_2_MSP432__gpioInit_11:
;__c2_msp432_gpio.c, 149 :: 		return _MIKROBUS_OK;
0x22B8	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_gpio.c, 150 :: 		}
L_end__gpioInit_1:
0x22BA	0xF8DDE000  LDR	LR, [SP, #0]
0x22BE	0xB001    ADD	SP, SP, #4
0x22C0	0x4770    BX	LR
0x22C2	0xBF00    NOP
0x22C4	0x4C414000  	DIO_P6IN+0
0x22C8	0x4C434000  	DIO_P6OUT+0
0x22CC	0x4C404000  	DIO_P5IN+0
0x22D0	0x4C424000  	DIO_P5OUT+0
0x22D4	0x4C004000  	DIO_P1IN+0
0x22D8	0x4C024000  	DIO_P1OUT+0
0x22DC	0x4C014000  	DIO_P2IN+0
0x22E0	0x4C034000  	DIO_P2OUT+0
0x22E4	0x4C204000  	DIO_P3IN+0
0x22E8	0x4C224000  	DIO_P3OUT+0
; end of clicker_2_MSP432__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_MSP.c, 234 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1848	0xB081    SUB	SP, SP, #4
0x184A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_MSP.c, 235 :: 		
0x184E	0x2400    MOVS	R4, #0
0x1850	0xB224    SXTH	R4, R4
0x1852	0xF2400340  MOVW	R3, __GPIO_CFG_INT_DISABLE
0x1856	0xB21B    SXTH	R3, R3
0x1858	0xF2400204  MOVW	R2, __GPIO_CFG_DRIVE_REGULAR
0x185C	0xB212    SXTH	R2, R2
0x185E	0xEA420303  ORR	R3, R2, R3, LSL #0
0x1862	0xB21B    SXTH	R3, R3
0x1864	0xF2400201  MOVW	R2, __GPIO_CFG_RESISTOR_DISABLE
0x1868	0xB212    SXTH	R2, R2
0x186A	0xEA430202  ORR	R2, R3, R2, LSL #0
0x186E	0xB293    UXTH	R3, R2
0x1870	0x2200    MOVS	R2, __GPIO_DIR_INPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1872	0xB410    PUSH	(R4)
0x1874	0xF7FFFC32  BL	_GPIO_Config+0
0x1878	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_MSP.c, 236 :: 		
L_end_GPIO_Digital_Input:
0x187A	0xF8DDE000  LDR	LR, [SP, #0]
0x187E	0xB001    ADD	SP, SP, #4
0x1880	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_MSP.c, 112 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x10DC	0xB083    SUB	SP, SP, #12
0x10DE	0xF8CDE000  STR	LR, [SP, #0]
0x10E2	0xB28D    UXTH	R5, R1
0x10E4	0x4601    MOV	R1, R0
0x10E6	0xB2D0    UXTB	R0, R2
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 4 (R1)
; pin_mask start address is: 20 (R5)
; dir start address is: 0 (R0)
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
0x10E8	0xF9BD200C  LDRSH	R2, [SP, #12]
;__Lib_GPIO_MSP.c, 117 :: 		
0x10EC	0xF0010401  AND	R4, R1, #1
0x10F0	0xB114    CBZ	R4, L__GPIO_Config32
;__Lib_GPIO_MSP.c, 118 :: 		
0x10F2	0x022F    LSLS	R7, R5, #8
0x10F4	0xB2BF    UXTH	R7, R7
; pin_mask end address is: 20 (R5)
; pin_mask start address is: 28 (R7)
; pin_mask end address is: 28 (R7)
0x10F6	0xE000    B	L_GPIO_Config0
L__GPIO_Config32:
;__Lib_GPIO_MSP.c, 117 :: 		
0x10F8	0xB2AF    UXTH	R7, R5
;__Lib_GPIO_MSP.c, 118 :: 		
L_GPIO_Config0:
;__Lib_GPIO_MSP.c, 120 :: 		
; pin_mask start address is: 28 (R7)
0x10FA	0x4C8F    LDR	R4, [PC, #572]
0x10FC	0x1B0C    SUB	R4, R1, R4
; port end address is: 4 (R1)
0x10FE	0x0964    LSRS	R4, R4, #5
0x1100	0x0165    LSLS	R5, R4, #5
0x1102	0x4C8D    LDR	R4, [PC, #564]
0x1104	0x1964    ADDS	R4, R4, R5
; port start address is: 32 (R8)
0x1106	0x46A0    MOV	R8, R4
;__Lib_GPIO_MSP.c, 123 :: 		
0x1108	0x4C8C    LDR	R4, [PC, #560]
0x110A	0x42A0    CMP	R0, R4
0x110C	0xD107    BNE	L_GPIO_Config1
; dir end address is: 0 (R0)
;__Lib_GPIO_MSP.c, 124 :: 		
0x110E	0xF1080604  ADD	R6, R8, #4
0x1112	0x43FD    MVN	R5, R7
0x1114	0xB2AD    UXTH	R5, R5
0x1116	0x8834    LDRH	R4, [R6, #0]
0x1118	0x402C    ANDS	R4, R5
0x111A	0x8034    STRH	R4, [R6, #0]
0x111C	0xE007    B	L_GPIO_Config2
L_GPIO_Config1:
;__Lib_GPIO_MSP.c, 125 :: 		
; dir start address is: 0 (R0)
0x111E	0x4C88    LDR	R4, [PC, #544]
0x1120	0x42A0    CMP	R0, R4
0x1122	0xD104    BNE	L_GPIO_Config3
; dir end address is: 0 (R0)
;__Lib_GPIO_MSP.c, 126 :: 		
0x1124	0xF1080504  ADD	R5, R8, #4
0x1128	0x882C    LDRH	R4, [R5, #0]
0x112A	0x433C    ORRS	R4, R7
0x112C	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config3:
L_GPIO_Config2:
;__Lib_GPIO_MSP.c, 128 :: 		
0x112E	0xF2400401  MOVW	R4, __GPIO_CFG_RESISTOR_DISABLE
0x1132	0xEA030404  AND	R4, R3, R4, LSL #0
0x1136	0xB2A4    UXTH	R4, R4
0x1138	0xB13C    CBZ	R4, L_GPIO_Config4
;__Lib_GPIO_MSP.c, 129 :: 		
0x113A	0xF1080606  ADD	R6, R8, #6
0x113E	0x43FD    MVN	R5, R7
0x1140	0xB2AD    UXTH	R5, R5
0x1142	0x8834    LDRH	R4, [R6, #0]
0x1144	0x402C    ANDS	R4, R5
0x1146	0x8034    STRH	R4, [R6, #0]
0x1148	0xE00A    B	L_GPIO_Config5
L_GPIO_Config4:
;__Lib_GPIO_MSP.c, 130 :: 		
0x114A	0xF2400402  MOVW	R4, __GPIO_CFG_RESISTOR_ENABLE
0x114E	0xEA030404  AND	R4, R3, R4, LSL #0
0x1152	0xB2A4    UXTH	R4, R4
0x1154	0xB124    CBZ	R4, L_GPIO_Config6
;__Lib_GPIO_MSP.c, 131 :: 		
0x1156	0xF1080506  ADD	R5, R8, #6
0x115A	0x882C    LDRH	R4, [R5, #0]
0x115C	0x433C    ORRS	R4, R7
0x115E	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config6:
L_GPIO_Config5:
;__Lib_GPIO_MSP.c, 133 :: 		
0x1160	0xF2400404  MOVW	R4, __GPIO_CFG_DRIVE_REGULAR
0x1164	0xEA030404  AND	R4, R3, R4, LSL #0
0x1168	0xB2A4    UXTH	R4, R4
0x116A	0xB13C    CBZ	R4, L_GPIO_Config7
;__Lib_GPIO_MSP.c, 134 :: 		
0x116C	0xF1080608  ADD	R6, R8, #8
0x1170	0x43FD    MVN	R5, R7
0x1172	0xB2AD    UXTH	R5, R5
0x1174	0x8834    LDRH	R4, [R6, #0]
0x1176	0x402C    ANDS	R4, R5
0x1178	0x8034    STRH	R4, [R6, #0]
0x117A	0xE00A    B	L_GPIO_Config8
L_GPIO_Config7:
;__Lib_GPIO_MSP.c, 135 :: 		
0x117C	0xF2400408  MOVW	R4, __GPIO_CFG_DRIVE_HIGH
0x1180	0xEA030404  AND	R4, R3, R4, LSL #0
0x1184	0xB2A4    UXTH	R4, R4
0x1186	0xB124    CBZ	R4, L_GPIO_Config9
;__Lib_GPIO_MSP.c, 136 :: 		
0x1188	0xF1080508  ADD	R5, R8, #8
0x118C	0x882C    LDRH	R4, [R5, #0]
0x118E	0x433C    ORRS	R4, R7
0x1190	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config9:
L_GPIO_Config8:
;__Lib_GPIO_MSP.c, 138 :: 		
0x1192	0xF2400410  MOVW	R4, __GPIO_CFG_INT_LOW2HIGH
0x1196	0xEA030404  AND	R4, R3, R4, LSL #0
0x119A	0xB2A4    UXTH	R4, R4
0x119C	0xB13C    CBZ	R4, L_GPIO_Config10
;__Lib_GPIO_MSP.c, 139 :: 		
0x119E	0xF1080618  ADD	R6, R8, #24
0x11A2	0x43FD    MVN	R5, R7
0x11A4	0xB2AD    UXTH	R5, R5
0x11A6	0x8834    LDRH	R4, [R6, #0]
0x11A8	0x402C    ANDS	R4, R5
0x11AA	0x8034    STRH	R4, [R6, #0]
0x11AC	0xE00A    B	L_GPIO_Config11
L_GPIO_Config10:
;__Lib_GPIO_MSP.c, 140 :: 		
0x11AE	0xF2400420  MOVW	R4, __GPIO_CFG_INT_HIGH2LOW
0x11B2	0xEA030404  AND	R4, R3, R4, LSL #0
0x11B6	0xB2A4    UXTH	R4, R4
0x11B8	0xB124    CBZ	R4, L_GPIO_Config12
;__Lib_GPIO_MSP.c, 141 :: 		
0x11BA	0xF1080518  ADD	R5, R8, #24
0x11BE	0x882C    LDRH	R4, [R5, #0]
0x11C0	0x433C    ORRS	R4, R7
0x11C2	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config12:
L_GPIO_Config11:
;__Lib_GPIO_MSP.c, 143 :: 		
0x11C4	0xF2400440  MOVW	R4, __GPIO_CFG_INT_DISABLE
0x11C8	0xEA030404  AND	R4, R3, R4, LSL #0
0x11CC	0xB2A4    UXTH	R4, R4
0x11CE	0xB13C    CBZ	R4, L_GPIO_Config13
;__Lib_GPIO_MSP.c, 144 :: 		
0x11D0	0xF108061A  ADD	R6, R8, #26
0x11D4	0x43FD    MVN	R5, R7
0x11D6	0xB2AD    UXTH	R5, R5
0x11D8	0x8834    LDRH	R4, [R6, #0]
0x11DA	0x402C    ANDS	R4, R5
0x11DC	0x8034    STRH	R4, [R6, #0]
0x11DE	0xE00A    B	L_GPIO_Config14
L_GPIO_Config13:
;__Lib_GPIO_MSP.c, 145 :: 		
0x11E0	0xF2400480  MOVW	R4, __GPIO_CFG_INT_ENABLE
0x11E4	0xEA030404  AND	R4, R3, R4, LSL #0
0x11E8	0xB2A4    UXTH	R4, R4
0x11EA	0xB124    CBZ	R4, L_GPIO_Config15
;__Lib_GPIO_MSP.c, 146 :: 		
0x11EC	0xF108051A  ADD	R5, R8, #26
0x11F0	0x882C    LDRH	R4, [R5, #0]
0x11F2	0x433C    ORRS	R4, R7
0x11F4	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config15:
L_GPIO_Config14:
;__Lib_GPIO_MSP.c, 148 :: 		
0x11F6	0xF4037480  AND	R4, R3, #256
0x11FA	0xB2A4    UXTH	R4, R4
0x11FC	0xB97C    CBNZ	R4, L_GPIO_Config16
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 150 :: 		
0x11FE	0xF108060A  ADD	R6, R8, #10
0x1202	0x43FD    MVN	R5, R7
0x1204	0xB2AD    UXTH	R5, R5
0x1206	0x8834    LDRH	R4, [R6, #0]
0x1208	0x402C    ANDS	R4, R5
0x120A	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 151 :: 		
0x120C	0xF108060C  ADD	R6, R8, #12
; port end address is: 32 (R8)
0x1210	0x43FD    MVN	R5, R7
0x1212	0xB2AD    UXTH	R5, R5
; pin_mask end address is: 28 (R7)
0x1214	0x8834    LDRH	R4, [R6, #0]
0x1216	0x402C    ANDS	R4, R5
0x1218	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 152 :: 		
0x121A	0x2000    MOVS	R0, #0
0x121C	0xE087    B	L_end_GPIO_Config
;__Lib_GPIO_MSP.c, 153 :: 		
L_GPIO_Config16:
;__Lib_GPIO_MSP.c, 155 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; port start address is: 32 (R8)
; pin_mask start address is: 28 (R7)
0x121E	0x2A1F    CMP	R2, #31
0x1220	0xDD01    BLE	L_GPIO_Config17
; pin_mask end address is: 28 (R7)
; port end address is: 32 (R8)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 156 :: 		
0x1222	0x2001    MOVS	R0, #1
0x1224	0xE083    B	L_end_GPIO_Config
L_GPIO_Config17:
;__Lib_GPIO_MSP.c, 160 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; port start address is: 32 (R8)
; pin_mask start address is: 28 (R7)
0x1226	0xF7FFFF31  BL	__Lib_GPIO_MSP_GPIO_PMAP_Unlock+0
;__Lib_GPIO_MSP.c, 161 :: 		
; i start address is: 0 (R0)
0x122A	0x2000    MOVS	R0, #0
; pin_mask end address is: 28 (R7)
; port end address is: 32 (R8)
; i end address is: 0 (R0)
0x122C	0xB2B9    UXTH	R1, R7
0x122E	0xB2C7    UXTB	R7, R0
0x1230	0x4640    MOV	R0, R8
L_GPIO_Config18:
; i start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
; port start address is: 0 (R0)
; port end address is: 0 (R0)
; pin_mask start address is: 4 (R1)
; pin_mask end address is: 4 (R1)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; config start address is: 12 (R3)
; config end address is: 12 (R3)
0x1232	0x2F10    CMP	R7, #16
0x1234	0xF080807A  BCS	L_GPIO_Config19
; port end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 162 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1238	0xFA21F407  LSR	R4, R1, R7
0x123C	0xB2A4    UXTH	R4, R4
0x123E	0xF0040401  AND	R4, R4, #1
0x1242	0xB2A4    UXTH	R4, R4
0x1244	0x2C00    CMP	R4, #0
0x1246	0xF000806E  BEQ	L_GPIO_Config21
;__Lib_GPIO_MSP.c, 165 :: 		
0x124A	0xF200060A  ADDW	R6, R0, #10
0x124E	0x43CD    MVN	R5, R1
0x1250	0xB2AD    UXTH	R5, R5
0x1252	0x8834    LDRH	R4, [R6, #0]
0x1254	0x402C    ANDS	R4, R5
0x1256	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 166 :: 		
0x1258	0xF200060C  ADDW	R6, R0, #12
0x125C	0x43CD    MVN	R5, R1
0x125E	0xB2AD    UXTH	R5, R5
0x1260	0x8834    LDRH	R4, [R6, #0]
0x1262	0x402C    ANDS	R4, R5
0x1264	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 168 :: 		
0x1266	0xF4036480  AND	R4, R3, #1024
0x126A	0xB2A4    UXTH	R4, R4
0x126C	0xB12C    CBZ	R4, L_GPIO_Config22
;__Lib_GPIO_MSP.c, 169 :: 		
0x126E	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_GPIO_MSP.c, 170 :: 		
0x1272	0x2400    MOVS	R4, #0
0x1274	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_GPIO_MSP.c, 171 :: 		
0x1278	0xE00D    B	L_GPIO_Config23
L_GPIO_Config22:
0x127A	0xF4036400  AND	R4, R3, #2048
0x127E	0xB2A4    UXTH	R4, R4
0x1280	0xB12C    CBZ	R4, L_GPIO_Config24
;__Lib_GPIO_MSP.c, 172 :: 		
0x1282	0x2400    MOVS	R4, #0
0x1284	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_GPIO_MSP.c, 173 :: 		
0x1288	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_GPIO_MSP.c, 174 :: 		
0x128C	0xE003    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_MSP.c, 175 :: 		
0x128E	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_GPIO_MSP.c, 176 :: 		
0x1292	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_GPIO_MSP.c, 177 :: 		
L_GPIO_Config25:
L_GPIO_Config23:
;__Lib_GPIO_MSP.c, 179 :: 		
0x1296	0xF200060A  ADDW	R6, R0, #10
0x129A	0x8835    LDRH	R5, [R6, #0]
0x129C	0xF8BD4006  LDRH	R4, [SP, #6]
0x12A0	0xEA450404  ORR	R4, R5, R4, LSL #0
0x12A4	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 180 :: 		
0x12A6	0xF200060C  ADDW	R6, R0, #12
0x12AA	0x8835    LDRH	R5, [R6, #0]
0x12AC	0xF8BD4008  LDRH	R4, [SP, #8]
0x12B0	0xEA450404  ORR	R4, R5, R4, LSL #0
0x12B4	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 183 :: 		
0x12B6	0x4C23    LDR	R4, [PC, #140]
0x12B8	0x1B04    SUB	R4, R0, R4
;__Lib_GPIO_MSP.c, 184 :: 		
0x12BA	0x0964    LSRS	R4, R4, #5
0x12BC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_GPIO_MSP.c, 186 :: 		
0x12C0	0x4C21    LDR	R4, [PC, #132]
0x12C2	0x42A2    CMP	R2, R4
0x12C4	0xD018    BEQ	L_GPIO_Config26
;__Lib_GPIO_MSP.c, 187 :: 		
0x12C6	0xF8BD4004  LDRH	R4, [SP, #4]
0x12CA	0x00E4    LSLS	R4, R4, #3
0x12CC	0xB2A4    UXTH	R4, R4
0x12CE	0x0065    LSLS	R5, R4, #1
0x12D0	0x4C1E    LDR	R4, [PC, #120]
0x12D2	0x1965    ADDS	R5, R4, R5
0x12D4	0x087C    LSRS	R4, R7, #1
0x12D6	0xB2E4    UXTB	R4, R4
0x12D8	0x0064    LSLS	R4, R4, #1
0x12DA	0x192E    ADDS	R6, R5, R4
0x12DC	0xF0070401  AND	R4, R7, #1
0x12E0	0xB2E4    UXTB	R4, R4
0x12E2	0x00E5    LSLS	R5, R4, #3
0x12E4	0xB22D    SXTH	R5, R5
0x12E6	0xF24004FF  MOVW	R4, #255
0x12EA	0x40AC    LSLS	R4, R5
0x12EC	0xB2A4    UXTH	R4, R4
0x12EE	0x43E5    MVN	R5, R4
0x12F0	0xB2AD    UXTH	R5, R5
0x12F2	0x8834    LDRH	R4, [R6, #0]
0x12F4	0x402C    ANDS	R4, R5
0x12F6	0x8034    STRH	R4, [R6, #0]
L_GPIO_Config26:
;__Lib_GPIO_MSP.c, 189 :: 		
0x12F8	0xF8BD4004  LDRH	R4, [SP, #4]
0x12FC	0x00E4    LSLS	R4, R4, #3
0x12FE	0xB2A4    UXTH	R4, R4
0x1300	0x0065    LSLS	R5, R4, #1
0x1302	0x4C12    LDR	R4, [PC, #72]
0x1304	0x1965    ADDS	R5, R4, R5
0x1306	0x087C    LSRS	R4, R7, #1
0x1308	0xB2E4    UXTB	R4, R4
0x130A	0x0064    LSLS	R4, R4, #1
0x130C	0x192E    ADDS	R6, R5, R4
0x130E	0xF0070401  AND	R4, R7, #1
0x1312	0xB2E4    UXTB	R4, R4
0x1314	0x00E5    LSLS	R5, R4, #3
0x1316	0xB22D    SXTH	R5, R5
0x1318	0xB294    UXTH	R4, R2
0x131A	0xFA04F505  LSL	R5, R4, R5
0x131E	0xB2AD    UXTH	R5, R5
0x1320	0x8834    LDRH	R4, [R6, #0]
0x1322	0x432C    ORRS	R4, R5
0x1324	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 190 :: 		
L_GPIO_Config21:
;__Lib_GPIO_MSP.c, 161 :: 		
0x1326	0x1C7F    ADDS	R7, R7, #1
0x1328	0xB2FF    UXTB	R7, R7
;__Lib_GPIO_MSP.c, 191 :: 		
; port end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
; i end address is: 28 (R7)
0x132A	0xE782    B	L_GPIO_Config18
L_GPIO_Config19:
;__Lib_GPIO_MSP.c, 193 :: 		
0x132C	0x2000    MOVS	R0, #0
;__Lib_GPIO_MSP.c, 194 :: 		
L_end_GPIO_Config:
0x132E	0xF8DDE000  LDR	LR, [SP, #0]
0x1332	0xB003    ADD	SP, SP, #12
0x1334	0x4770    BX	LR
0x1336	0xBF00    NOP
0x1338	0x4C004000  	#1073761280
0x133C	0x00000000  	__GPIO_DIR_INPUT
0x1340	0x00010000  	__GPIO_DIR_OUTPUT
0x1344	0x4C004000  	DIO_PAIN+0
0x1348	0x00000000  	__GPIO_PM_NONE
0x134C	0x50084000  	PMAP_P1MAP01+0
; end of _GPIO_Config
__Lib_GPIO_MSP_GPIO_PMAP_Unlock:
;__Lib_GPIO_MSP.c, 80 :: 		
0x108C	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_MSP.c, 82 :: 		
0x108E	0xF6425152  MOVW	R1, #11602
0x1092	0x4803    LDR	R0, [PC, #12]
0x1094	0x8001    STRH	R1, [R0, #0]
;__Lib_GPIO_MSP.c, 83 :: 		
0x1096	0x2102    MOVS	R1, #2
0x1098	0x4802    LDR	R0, [PC, #8]
0x109A	0x8001    STRH	R1, [R0, #0]
;__Lib_GPIO_MSP.c, 84 :: 		
L_end_GPIO_PMAP_Unlock:
0x109C	0xB001    ADD	SP, SP, #4
0x109E	0x4770    BX	LR
0x10A0	0x50004000  	PMAP_PMAPKEYID+0
0x10A4	0x50024000  	PMAP_PMAPCTL+0
; end of __Lib_GPIO_MSP_GPIO_PMAP_Unlock
_GPIO_Digital_Output:
;__Lib_GPIO_MSP.c, 223 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1928	0xB081    SUB	SP, SP, #4
0x192A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_MSP.c, 224 :: 		
0x192E	0x2400    MOVS	R4, #0
0x1930	0xB224    SXTH	R4, R4
0x1932	0xF2400340  MOVW	R3, __GPIO_CFG_INT_DISABLE
0x1936	0xB21B    SXTH	R3, R3
0x1938	0xF2400204  MOVW	R2, __GPIO_CFG_DRIVE_REGULAR
0x193C	0xB212    SXTH	R2, R2
0x193E	0xEA420303  ORR	R3, R2, R3, LSL #0
0x1942	0xB21B    SXTH	R3, R3
0x1944	0xF2400201  MOVW	R2, __GPIO_CFG_RESISTOR_DISABLE
0x1948	0xB212    SXTH	R2, R2
0x194A	0xEA430202  ORR	R2, R3, R2, LSL #0
0x194E	0xB293    UXTH	R3, R2
0x1950	0x2201    MOVS	R2, __GPIO_DIR_OUTPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1952	0xB410    PUSH	(R4)
0x1954	0xF7FFFBC2  BL	_GPIO_Config+0
0x1958	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_MSP.c, 225 :: 		
L_end_GPIO_Digital_Output:
0x195A	0xF8DDE000  LDR	LR, [SP, #0]
0x195E	0xB001    ADD	SP, SP, #4
0x1960	0x4770    BX	LR
; end of _GPIO_Digital_Output
clicker_2_MSP432__gpioInit_2:
;__c2_msp432_gpio.c, 152 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x22EC	0xB081    SUB	SP, SP, #4
0x22EE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_msp432_gpio.c, 154 :: 		switch( pin )
0x22F2	0xE0A9    B	L_clicker_2_MSP432__gpioInit_239
; pin end address is: 0 (R0)
;__c2_msp432_gpio.c, 156 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P4IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P4OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_241:
0x22F4	0x2901    CMP	R1, #1
0x22F6	0xD105    BNE	L_clicker_2_MSP432__gpioInit_242
; dir end address is: 4 (R1)
0x22F8	0xF2400108  MOVW	R1, #8
0x22FC	0x4865    LDR	R0, [PC, #404]
0x22FE	0xF7FFFAA3  BL	_GPIO_Digital_Input+0
0x2302	0xE004    B	L_clicker_2_MSP432__gpioInit_243
L_clicker_2_MSP432__gpioInit_242:
0x2304	0xF2400108  MOVW	R1, #8
0x2308	0x4863    LDR	R0, [PC, #396]
0x230A	0xF7FFFB0D  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_243:
0x230E	0xE0BB    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 157 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_244:
; dir start address is: 4 (R1)
0x2310	0x2901    CMP	R1, #1
0x2312	0xD105    BNE	L_clicker_2_MSP432__gpioInit_245
; dir end address is: 4 (R1)
0x2314	0xF2400180  MOVW	R1, #128
0x2318	0x4860    LDR	R0, [PC, #384]
0x231A	0xF7FFFA95  BL	_GPIO_Digital_Input+0
0x231E	0xE004    B	L_clicker_2_MSP432__gpioInit_246
L_clicker_2_MSP432__gpioInit_245:
0x2320	0xF2400180  MOVW	R1, #128
0x2324	0x485E    LDR	R0, [PC, #376]
0x2326	0xF7FFFAFF  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_246:
0x232A	0xE0AD    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 158 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P5IN, _GPIO_PINMASK_2); else GPIO_Digital_Output(&DIO_P5OUT, _GPIO_PINMASK_2); break;
L_clicker_2_MSP432__gpioInit_247:
; dir start address is: 4 (R1)
0x232C	0x2901    CMP	R1, #1
0x232E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_248
; dir end address is: 4 (R1)
0x2330	0xF2400104  MOVW	R1, #4
0x2334	0x485B    LDR	R0, [PC, #364]
0x2336	0xF7FFFA87  BL	_GPIO_Digital_Input+0
0x233A	0xE004    B	L_clicker_2_MSP432__gpioInit_249
L_clicker_2_MSP432__gpioInit_248:
0x233C	0xF2400104  MOVW	R1, #4
0x2340	0x4859    LDR	R0, [PC, #356]
0x2342	0xF7FFFAF1  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_249:
0x2346	0xE09F    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 159 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_250:
; dir start address is: 4 (R1)
0x2348	0x2901    CMP	R1, #1
0x234A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_251
; dir end address is: 4 (R1)
0x234C	0xF2400120  MOVW	R1, #32
0x2350	0x4856    LDR	R0, [PC, #344]
0x2352	0xF7FFFA79  BL	_GPIO_Digital_Input+0
0x2356	0xE004    B	L_clicker_2_MSP432__gpioInit_252
L_clicker_2_MSP432__gpioInit_251:
0x2358	0xF2400120  MOVW	R1, #32
0x235C	0x4854    LDR	R0, [PC, #336]
0x235E	0xF7FFFAE3  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_252:
0x2362	0xE091    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 160 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_253:
; dir start address is: 4 (R1)
0x2364	0x2901    CMP	R1, #1
0x2366	0xD105    BNE	L_clicker_2_MSP432__gpioInit_254
; dir end address is: 4 (R1)
0x2368	0xF2400180  MOVW	R1, #128
0x236C	0x484F    LDR	R0, [PC, #316]
0x236E	0xF7FFFA6B  BL	_GPIO_Digital_Input+0
0x2372	0xE004    B	L_clicker_2_MSP432__gpioInit_255
L_clicker_2_MSP432__gpioInit_254:
0x2374	0xF2400180  MOVW	R1, #128
0x2378	0x484D    LDR	R0, [PC, #308]
0x237A	0xF7FFFAD5  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_255:
0x237E	0xE083    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 161 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_256:
; dir start address is: 4 (R1)
0x2380	0x2901    CMP	R1, #1
0x2382	0xD105    BNE	L_clicker_2_MSP432__gpioInit_257
; dir end address is: 4 (R1)
0x2384	0xF2400140  MOVW	R1, #64
0x2388	0x4848    LDR	R0, [PC, #288]
0x238A	0xF7FFFA5D  BL	_GPIO_Digital_Input+0
0x238E	0xE004    B	L_clicker_2_MSP432__gpioInit_258
L_clicker_2_MSP432__gpioInit_257:
0x2390	0xF2400140  MOVW	R1, #64
0x2394	0x4846    LDR	R0, [PC, #280]
0x2396	0xF7FFFAC7  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_258:
0x239A	0xE075    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 162 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_259:
; dir start address is: 4 (R1)
0x239C	0x2901    CMP	R1, #1
0x239E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_260
; dir end address is: 4 (R1)
0x23A0	0xF2400140  MOVW	R1, #64
0x23A4	0x4843    LDR	R0, [PC, #268]
0x23A6	0xF7FFFA4F  BL	_GPIO_Digital_Input+0
0x23AA	0xE004    B	L_clicker_2_MSP432__gpioInit_261
L_clicker_2_MSP432__gpioInit_260:
0x23AC	0xF2400140  MOVW	R1, #64
0x23B0	0x4841    LDR	R0, [PC, #260]
0x23B2	0xF7FFFAB9  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_261:
0x23B6	0xE067    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 163 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_262:
; dir start address is: 4 (R1)
0x23B8	0x2901    CMP	R1, #1
0x23BA	0xD105    BNE	L_clicker_2_MSP432__gpioInit_263
; dir end address is: 4 (R1)
0x23BC	0xF2400140  MOVW	R1, #64
0x23C0	0x4836    LDR	R0, [PC, #216]
0x23C2	0xF7FFFA41  BL	_GPIO_Digital_Input+0
0x23C6	0xE004    B	L_clicker_2_MSP432__gpioInit_264
L_clicker_2_MSP432__gpioInit_263:
0x23C8	0xF2400140  MOVW	R1, #64
0x23CC	0x4834    LDR	R0, [PC, #208]
0x23CE	0xF7FFFAAB  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_264:
0x23D2	0xE059    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 164 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_2); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_2); break;
L_clicker_2_MSP432__gpioInit_265:
; dir start address is: 4 (R1)
0x23D4	0x2901    CMP	R1, #1
0x23D6	0xD105    BNE	L_clicker_2_MSP432__gpioInit_266
; dir end address is: 4 (R1)
0x23D8	0xF2400104  MOVW	R1, #4
0x23DC	0x4835    LDR	R0, [PC, #212]
0x23DE	0xF7FFFA33  BL	_GPIO_Digital_Input+0
0x23E2	0xE004    B	L_clicker_2_MSP432__gpioInit_267
L_clicker_2_MSP432__gpioInit_266:
0x23E4	0xF2400104  MOVW	R1, #4
0x23E8	0x4833    LDR	R0, [PC, #204]
0x23EA	0xF7FFFA9D  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_267:
0x23EE	0xE04B    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 165 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_268:
; dir start address is: 4 (R1)
0x23F0	0x2901    CMP	R1, #1
0x23F2	0xD105    BNE	L_clicker_2_MSP432__gpioInit_269
; dir end address is: 4 (R1)
0x23F4	0xF2400108  MOVW	R1, #8
0x23F8	0x482E    LDR	R0, [PC, #184]
0x23FA	0xF7FFFA25  BL	_GPIO_Digital_Input+0
0x23FE	0xE004    B	L_clicker_2_MSP432__gpioInit_270
L_clicker_2_MSP432__gpioInit_269:
0x2400	0xF2400108  MOVW	R1, #8
0x2404	0x482C    LDR	R0, [PC, #176]
0x2406	0xF7FFFA8F  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_270:
0x240A	0xE03D    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 166 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_271:
; dir start address is: 4 (R1)
0x240C	0x2901    CMP	R1, #1
0x240E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_272
; dir end address is: 4 (R1)
0x2410	0xF2400120  MOVW	R1, #32
0x2414	0x4821    LDR	R0, [PC, #132]
0x2416	0xF7FFFA17  BL	_GPIO_Digital_Input+0
0x241A	0xE004    B	L_clicker_2_MSP432__gpioInit_273
L_clicker_2_MSP432__gpioInit_272:
0x241C	0xF2400120  MOVW	R1, #32
0x2420	0x481F    LDR	R0, [PC, #124]
0x2422	0xF7FFFA81  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_273:
0x2426	0xE02F    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 167 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_4); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_4); break;
L_clicker_2_MSP432__gpioInit_274:
; dir start address is: 4 (R1)
0x2428	0x2901    CMP	R1, #1
0x242A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_275
; dir end address is: 4 (R1)
0x242C	0xF2400110  MOVW	R1, #16
0x2430	0x481A    LDR	R0, [PC, #104]
0x2432	0xF7FFFA09  BL	_GPIO_Digital_Input+0
0x2436	0xE004    B	L_clicker_2_MSP432__gpioInit_276
L_clicker_2_MSP432__gpioInit_275:
0x2438	0xF2400110  MOVW	R1, #16
0x243C	0x4818    LDR	R0, [PC, #96]
0x243E	0xF7FFFA73  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_276:
0x2442	0xE021    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 168 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_MSP432__gpioInit_277:
0x2444	0x2001    MOVS	R0, #1
0x2446	0xE020    B	L_end__gpioInit_2
;__c2_msp432_gpio.c, 169 :: 		}
L_clicker_2_MSP432__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2448	0x2800    CMP	R0, #0
0x244A	0xF43FAF53  BEQ	L_clicker_2_MSP432__gpioInit_241
0x244E	0x2801    CMP	R0, #1
0x2450	0xF43FAF5E  BEQ	L_clicker_2_MSP432__gpioInit_244
0x2454	0x2802    CMP	R0, #2
0x2456	0xF43FAF69  BEQ	L_clicker_2_MSP432__gpioInit_247
0x245A	0x2803    CMP	R0, #3
0x245C	0xF43FAF74  BEQ	L_clicker_2_MSP432__gpioInit_250
0x2460	0x2804    CMP	R0, #4
0x2462	0xF43FAF7F  BEQ	L_clicker_2_MSP432__gpioInit_253
0x2466	0x2805    CMP	R0, #5
0x2468	0xF43FAF8A  BEQ	L_clicker_2_MSP432__gpioInit_256
0x246C	0x2806    CMP	R0, #6
0x246E	0xF43FAF95  BEQ	L_clicker_2_MSP432__gpioInit_259
0x2472	0x2807    CMP	R0, #7
0x2474	0xD0A0    BEQ	L_clicker_2_MSP432__gpioInit_262
0x2476	0x2808    CMP	R0, #8
0x2478	0xD0AC    BEQ	L_clicker_2_MSP432__gpioInit_265
0x247A	0x2809    CMP	R0, #9
0x247C	0xD0B8    BEQ	L_clicker_2_MSP432__gpioInit_268
0x247E	0x280A    CMP	R0, #10
0x2480	0xD0C4    BEQ	L_clicker_2_MSP432__gpioInit_271
0x2482	0x280B    CMP	R0, #11
0x2484	0xD0D0    BEQ	L_clicker_2_MSP432__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2486	0xE7DD    B	L_clicker_2_MSP432__gpioInit_277
L_clicker_2_MSP432__gpioInit_240:
;__c2_msp432_gpio.c, 170 :: 		return _MIKROBUS_OK;
0x2488	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_gpio.c, 171 :: 		}
L_end__gpioInit_2:
0x248A	0xF8DDE000  LDR	LR, [SP, #0]
0x248E	0xB001    ADD	SP, SP, #4
0x2490	0x4770    BX	LR
0x2492	0xBF00    NOP
0x2494	0x4C214000  	DIO_P4IN+0
0x2498	0x4C234000  	DIO_P4OUT+0
0x249C	0x4C414000  	DIO_P6IN+0
0x24A0	0x4C434000  	DIO_P6OUT+0
0x24A4	0x4C404000  	DIO_P5IN+0
0x24A8	0x4C424000  	DIO_P5OUT+0
0x24AC	0x4C004000  	DIO_P1IN+0
0x24B0	0x4C024000  	DIO_P1OUT+0
0x24B4	0x4C014000  	DIO_P2IN+0
0x24B8	0x4C034000  	DIO_P2OUT+0
; end of clicker_2_MSP432__gpioInit_2
clicker_2_MSP432__gpioInit_3:
;__c2_msp432_gpio.c, 173 :: 		static T_mikrobus_ret _gpioInit_3(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x24BC	0xB081    SUB	SP, SP, #4
0x24BE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_msp432_gpio.c, 175 :: 		switch( pin )
0x24C2	0xE0A9    B	L_clicker_2_MSP432__gpioInit_378
; pin end address is: 0 (R0)
;__c2_msp432_gpio.c, 177 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P5IN, _GPIO_PINMASK_1); else GPIO_Digital_Output(&DIO_P5OUT, _GPIO_PINMASK_1); break;
L_clicker_2_MSP432__gpioInit_380:
0x24C4	0x2901    CMP	R1, #1
0x24C6	0xD105    BNE	L_clicker_2_MSP432__gpioInit_381
; dir end address is: 4 (R1)
0x24C8	0xF2400102  MOVW	R1, #2
0x24CC	0x4865    LDR	R0, [PC, #404]
0x24CE	0xF7FFF9BB  BL	_GPIO_Digital_Input+0
0x24D2	0xE004    B	L_clicker_2_MSP432__gpioInit_382
L_clicker_2_MSP432__gpioInit_381:
0x24D4	0xF2400102  MOVW	R1, #2
0x24D8	0x4863    LDR	R0, [PC, #396]
0x24DA	0xF7FFFA25  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_382:
0x24DE	0xE0BB    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 178 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P4IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P4OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_383:
; dir start address is: 4 (R1)
0x24E0	0x2901    CMP	R1, #1
0x24E2	0xD105    BNE	L_clicker_2_MSP432__gpioInit_384
; dir end address is: 4 (R1)
0x24E4	0xF2400180  MOVW	R1, #128
0x24E8	0x4860    LDR	R0, [PC, #384]
0x24EA	0xF7FFF9AD  BL	_GPIO_Digital_Input+0
0x24EE	0xE004    B	L_clicker_2_MSP432__gpioInit_385
L_clicker_2_MSP432__gpioInit_384:
0x24F0	0xF2400180  MOVW	R1, #128
0x24F4	0x485E    LDR	R0, [PC, #376]
0x24F6	0xF7FFFA17  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_385:
0x24FA	0xE0AD    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 179 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P4IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P4OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_386:
; dir start address is: 4 (R1)
0x24FC	0x2901    CMP	R1, #1
0x24FE	0xD105    BNE	L_clicker_2_MSP432__gpioInit_387
; dir end address is: 4 (R1)
0x2500	0xF2400140  MOVW	R1, #64
0x2504	0x4859    LDR	R0, [PC, #356]
0x2506	0xF7FFF99F  BL	_GPIO_Digital_Input+0
0x250A	0xE004    B	L_clicker_2_MSP432__gpioInit_388
L_clicker_2_MSP432__gpioInit_387:
0x250C	0xF2400140  MOVW	R1, #64
0x2510	0x4857    LDR	R0, [PC, #348]
0x2512	0xF7FFFA09  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_388:
0x2516	0xE09F    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 180 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_389:
; dir start address is: 4 (R1)
0x2518	0x2901    CMP	R1, #1
0x251A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_390
; dir end address is: 4 (R1)
0x251C	0xF2400120  MOVW	R1, #32
0x2520	0x4854    LDR	R0, [PC, #336]
0x2522	0xF7FFF991  BL	_GPIO_Digital_Input+0
0x2526	0xE004    B	L_clicker_2_MSP432__gpioInit_391
L_clicker_2_MSP432__gpioInit_390:
0x2528	0xF2400120  MOVW	R1, #32
0x252C	0x4852    LDR	R0, [PC, #328]
0x252E	0xF7FFF9FB  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_391:
0x2532	0xE091    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 181 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_392:
; dir start address is: 4 (R1)
0x2534	0x2901    CMP	R1, #1
0x2536	0xD105    BNE	L_clicker_2_MSP432__gpioInit_393
; dir end address is: 4 (R1)
0x2538	0xF2400140  MOVW	R1, #64
0x253C	0x484D    LDR	R0, [PC, #308]
0x253E	0xF7FFF983  BL	_GPIO_Digital_Input+0
0x2542	0xE004    B	L_clicker_2_MSP432__gpioInit_394
L_clicker_2_MSP432__gpioInit_393:
0x2544	0xF2400140  MOVW	R1, #64
0x2548	0x484B    LDR	R0, [PC, #300]
0x254A	0xF7FFF9ED  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_394:
0x254E	0xE083    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 182 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_395:
; dir start address is: 4 (R1)
0x2550	0x2901    CMP	R1, #1
0x2552	0xD105    BNE	L_clicker_2_MSP432__gpioInit_396
; dir end address is: 4 (R1)
0x2554	0xF2400180  MOVW	R1, #128
0x2558	0x4846    LDR	R0, [PC, #280]
0x255A	0xF7FFF975  BL	_GPIO_Digital_Input+0
0x255E	0xE004    B	L_clicker_2_MSP432__gpioInit_397
L_clicker_2_MSP432__gpioInit_396:
0x2560	0xF2400180  MOVW	R1, #128
0x2564	0x4844    LDR	R0, [PC, #272]
0x2566	0xF7FFF9DF  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_397:
0x256A	0xE075    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 183 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P7IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P7OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_398:
; dir start address is: 4 (R1)
0x256C	0x2901    CMP	R1, #1
0x256E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_399
; dir end address is: 4 (R1)
0x2570	0xF2400120  MOVW	R1, #32
0x2574	0x4841    LDR	R0, [PC, #260]
0x2576	0xF7FFF967  BL	_GPIO_Digital_Input+0
0x257A	0xE004    B	L_clicker_2_MSP432__gpioInit_3100
L_clicker_2_MSP432__gpioInit_399:
0x257C	0xF2400120  MOVW	R1, #32
0x2580	0x483F    LDR	R0, [PC, #252]
0x2582	0xF7FFF9D1  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3100:
0x2586	0xE067    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 184 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_0); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_0); break;
L_clicker_2_MSP432__gpioInit_3101:
; dir start address is: 4 (R1)
0x2588	0x2901    CMP	R1, #1
0x258A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_3102
; dir end address is: 4 (R1)
0x258C	0xF2400101  MOVW	R1, #1
0x2590	0x483C    LDR	R0, [PC, #240]
0x2592	0xF7FFF959  BL	_GPIO_Digital_Input+0
0x2596	0xE004    B	L_clicker_2_MSP432__gpioInit_3103
L_clicker_2_MSP432__gpioInit_3102:
0x2598	0xF2400101  MOVW	R1, #1
0x259C	0x483A    LDR	R0, [PC, #232]
0x259E	0xF7FFF9C3  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3103:
0x25A2	0xE059    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 185 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_2); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_2); break;
L_clicker_2_MSP432__gpioInit_3104:
; dir start address is: 4 (R1)
0x25A4	0x2901    CMP	R1, #1
0x25A6	0xD105    BNE	L_clicker_2_MSP432__gpioInit_3105
; dir end address is: 4 (R1)
0x25A8	0xF2400104  MOVW	R1, #4
0x25AC	0x4835    LDR	R0, [PC, #212]
0x25AE	0xF7FFF94B  BL	_GPIO_Digital_Input+0
0x25B2	0xE004    B	L_clicker_2_MSP432__gpioInit_3106
L_clicker_2_MSP432__gpioInit_3105:
0x25B4	0xF2400104  MOVW	R1, #4
0x25B8	0x4833    LDR	R0, [PC, #204]
0x25BA	0xF7FFF9B5  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3106:
0x25BE	0xE04B    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 186 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_3107:
; dir start address is: 4 (R1)
0x25C0	0x2901    CMP	R1, #1
0x25C2	0xD105    BNE	L_clicker_2_MSP432__gpioInit_3108
; dir end address is: 4 (R1)
0x25C4	0xF2400108  MOVW	R1, #8
0x25C8	0x482E    LDR	R0, [PC, #184]
0x25CA	0xF7FFF93D  BL	_GPIO_Digital_Input+0
0x25CE	0xE004    B	L_clicker_2_MSP432__gpioInit_3109
L_clicker_2_MSP432__gpioInit_3108:
0x25D0	0xF2400108  MOVW	R1, #8
0x25D4	0x482C    LDR	R0, [PC, #176]
0x25D6	0xF7FFF9A7  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3109:
0x25DA	0xE03D    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 187 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_3110:
; dir start address is: 4 (R1)
0x25DC	0x2901    CMP	R1, #1
0x25DE	0xD105    BNE	L_clicker_2_MSP432__gpioInit_3111
; dir end address is: 4 (R1)
0x25E0	0xF2400180  MOVW	R1, #128
0x25E4	0x4829    LDR	R0, [PC, #164]
0x25E6	0xF7FFF92F  BL	_GPIO_Digital_Input+0
0x25EA	0xE004    B	L_clicker_2_MSP432__gpioInit_3112
L_clicker_2_MSP432__gpioInit_3111:
0x25EC	0xF2400180  MOVW	R1, #128
0x25F0	0x4827    LDR	R0, [PC, #156]
0x25F2	0xF7FFF999  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3112:
0x25F6	0xE02F    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 188 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_3113:
; dir start address is: 4 (R1)
0x25F8	0x2901    CMP	R1, #1
0x25FA	0xD105    BNE	L_clicker_2_MSP432__gpioInit_3114
; dir end address is: 4 (R1)
0x25FC	0xF2400140  MOVW	R1, #64
0x2600	0x4822    LDR	R0, [PC, #136]
0x2602	0xF7FFF921  BL	_GPIO_Digital_Input+0
0x2606	0xE004    B	L_clicker_2_MSP432__gpioInit_3115
L_clicker_2_MSP432__gpioInit_3114:
0x2608	0xF2400140  MOVW	R1, #64
0x260C	0x4820    LDR	R0, [PC, #128]
0x260E	0xF7FFF98B  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3115:
0x2612	0xE021    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 189 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_MSP432__gpioInit_3116:
0x2614	0x2001    MOVS	R0, #1
0x2616	0xE020    B	L_end__gpioInit_3
;__c2_msp432_gpio.c, 190 :: 		}
L_clicker_2_MSP432__gpioInit_378:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2618	0x2800    CMP	R0, #0
0x261A	0xF43FAF53  BEQ	L_clicker_2_MSP432__gpioInit_380
0x261E	0x2801    CMP	R0, #1
0x2620	0xF43FAF5E  BEQ	L_clicker_2_MSP432__gpioInit_383
0x2624	0x2802    CMP	R0, #2
0x2626	0xF43FAF69  BEQ	L_clicker_2_MSP432__gpioInit_386
0x262A	0x2803    CMP	R0, #3
0x262C	0xF43FAF74  BEQ	L_clicker_2_MSP432__gpioInit_389
0x2630	0x2804    CMP	R0, #4
0x2632	0xF43FAF7F  BEQ	L_clicker_2_MSP432__gpioInit_392
0x2636	0x2805    CMP	R0, #5
0x2638	0xF43FAF8A  BEQ	L_clicker_2_MSP432__gpioInit_395
0x263C	0x2806    CMP	R0, #6
0x263E	0xF43FAF95  BEQ	L_clicker_2_MSP432__gpioInit_398
0x2642	0x2807    CMP	R0, #7
0x2644	0xD0A0    BEQ	L_clicker_2_MSP432__gpioInit_3101
0x2646	0x2808    CMP	R0, #8
0x2648	0xD0AC    BEQ	L_clicker_2_MSP432__gpioInit_3104
0x264A	0x2809    CMP	R0, #9
0x264C	0xD0B8    BEQ	L_clicker_2_MSP432__gpioInit_3107
0x264E	0x280A    CMP	R0, #10
0x2650	0xD0C4    BEQ	L_clicker_2_MSP432__gpioInit_3110
0x2652	0x280B    CMP	R0, #11
0x2654	0xD0D0    BEQ	L_clicker_2_MSP432__gpioInit_3113
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2656	0xE7DD    B	L_clicker_2_MSP432__gpioInit_3116
L_clicker_2_MSP432__gpioInit_379:
;__c2_msp432_gpio.c, 191 :: 		return _MIKROBUS_OK;
0x2658	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_gpio.c, 192 :: 		}
L_end__gpioInit_3:
0x265A	0xF8DDE000  LDR	LR, [SP, #0]
0x265E	0xB001    ADD	SP, SP, #4
0x2660	0x4770    BX	LR
0x2662	0xBF00    NOP
0x2664	0x4C404000  	DIO_P5IN+0
0x2668	0x4C424000  	DIO_P5OUT+0
0x266C	0x4C214000  	DIO_P4IN+0
0x2670	0x4C234000  	DIO_P4OUT+0
0x2674	0x4C804000  	DIO_P9IN+0
0x2678	0x4C824000  	DIO_P9OUT+0
0x267C	0x4C604000  	DIO_P7IN+0
0x2680	0x4C624000  	DIO_P7OUT+0
0x2684	0x4C014000  	DIO_P2IN+0
0x2688	0x4C034000  	DIO_P2OUT+0
0x268C	0x4C204000  	DIO_P3IN+0
0x2690	0x4C224000  	DIO_P3OUT+0
; end of clicker_2_MSP432__gpioInit_3
clicker_2_MSP432__gpioInit_4:
;__c2_msp432_gpio.c, 195 :: 		static T_mikrobus_ret _gpioInit_4(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1F2C	0xB081    SUB	SP, SP, #4
0x1F2E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_msp432_gpio.c, 197 :: 		switch( pin )
0x1F32	0xE0A9    B	L_clicker_2_MSP432__gpioInit_4117
; pin end address is: 0 (R0)
;__c2_msp432_gpio.c, 199 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_4119:
0x1F34	0x2901    CMP	R1, #1
0x1F36	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4120
; dir end address is: 4 (R1)
0x1F38	0xF2400108  MOVW	R1, #8
0x1F3C	0x4865    LDR	R0, [PC, #404]
0x1F3E	0xF7FFFC83  BL	_GPIO_Digital_Input+0
0x1F42	0xE004    B	L_clicker_2_MSP432__gpioInit_4121
L_clicker_2_MSP432__gpioInit_4120:
0x1F44	0xF2400108  MOVW	R1, #8
0x1F48	0x4863    LDR	R0, [PC, #396]
0x1F4A	0xF7FFFCED  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4121:
0x1F4E	0xE0BB    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 200 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P4IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P4OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_4122:
; dir start address is: 4 (R1)
0x1F50	0x2901    CMP	R1, #1
0x1F52	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4123
; dir end address is: 4 (R1)
0x1F54	0xF2400120  MOVW	R1, #32
0x1F58	0x4860    LDR	R0, [PC, #384]
0x1F5A	0xF7FFFC75  BL	_GPIO_Digital_Input+0
0x1F5E	0xE004    B	L_clicker_2_MSP432__gpioInit_4124
L_clicker_2_MSP432__gpioInit_4123:
0x1F60	0xF2400120  MOVW	R1, #32
0x1F64	0x485E    LDR	R0, [PC, #376]
0x1F66	0xF7FFFCDF  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4124:
0x1F6A	0xE0AD    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 201 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P4IN, _GPIO_PINMASK_4); else GPIO_Digital_Output(&DIO_P4OUT, _GPIO_PINMASK_4); break;
L_clicker_2_MSP432__gpioInit_4125:
; dir start address is: 4 (R1)
0x1F6C	0x2901    CMP	R1, #1
0x1F6E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4126
; dir end address is: 4 (R1)
0x1F70	0xF2400110  MOVW	R1, #16
0x1F74	0x4859    LDR	R0, [PC, #356]
0x1F76	0xF7FFFC67  BL	_GPIO_Digital_Input+0
0x1F7A	0xE004    B	L_clicker_2_MSP432__gpioInit_4127
L_clicker_2_MSP432__gpioInit_4126:
0x1F7C	0xF2400110  MOVW	R1, #16
0x1F80	0x4857    LDR	R0, [PC, #348]
0x1F82	0xF7FFFCD1  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4127:
0x1F86	0xE09F    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 202 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_4128:
; dir start address is: 4 (R1)
0x1F88	0x2901    CMP	R1, #1
0x1F8A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4129
; dir end address is: 4 (R1)
0x1F8C	0xF2400120  MOVW	R1, #32
0x1F90	0x4850    LDR	R0, [PC, #320]
0x1F92	0xF7FFFC59  BL	_GPIO_Digital_Input+0
0x1F96	0xE004    B	L_clicker_2_MSP432__gpioInit_4130
L_clicker_2_MSP432__gpioInit_4129:
0x1F98	0xF2400120  MOVW	R1, #32
0x1F9C	0x484E    LDR	R0, [PC, #312]
0x1F9E	0xF7FFFCC3  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4130:
0x1FA2	0xE091    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 203 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_4131:
; dir start address is: 4 (R1)
0x1FA4	0x2901    CMP	R1, #1
0x1FA6	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4132
; dir end address is: 4 (R1)
0x1FA8	0xF2400140  MOVW	R1, #64
0x1FAC	0x4849    LDR	R0, [PC, #292]
0x1FAE	0xF7FFFC4B  BL	_GPIO_Digital_Input+0
0x1FB2	0xE004    B	L_clicker_2_MSP432__gpioInit_4133
L_clicker_2_MSP432__gpioInit_4132:
0x1FB4	0xF2400140  MOVW	R1, #64
0x1FB8	0x4847    LDR	R0, [PC, #284]
0x1FBA	0xF7FFFCB5  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4133:
0x1FBE	0xE083    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 204 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_4134:
; dir start address is: 4 (R1)
0x1FC0	0x2901    CMP	R1, #1
0x1FC2	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4135
; dir end address is: 4 (R1)
0x1FC4	0xF2400180  MOVW	R1, #128
0x1FC8	0x4842    LDR	R0, [PC, #264]
0x1FCA	0xF7FFFC3D  BL	_GPIO_Digital_Input+0
0x1FCE	0xE004    B	L_clicker_2_MSP432__gpioInit_4136
L_clicker_2_MSP432__gpioInit_4135:
0x1FD0	0xF2400180  MOVW	R1, #128
0x1FD4	0x4840    LDR	R0, [PC, #256]
0x1FD6	0xF7FFFCA7  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4136:
0x1FDA	0xE075    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 205 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_4137:
; dir start address is: 4 (R1)
0x1FDC	0x2901    CMP	R1, #1
0x1FDE	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4138
; dir end address is: 4 (R1)
0x1FE0	0xF2400120  MOVW	R1, #32
0x1FE4	0x483F    LDR	R0, [PC, #252]
0x1FE6	0xF7FFFC2F  BL	_GPIO_Digital_Input+0
0x1FEA	0xE004    B	L_clicker_2_MSP432__gpioInit_4139
L_clicker_2_MSP432__gpioInit_4138:
0x1FEC	0xF2400120  MOVW	R1, #32
0x1FF0	0x483D    LDR	R0, [PC, #244]
0x1FF2	0xF7FFFC99  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4139:
0x1FF6	0xE067    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 206 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_1); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_1); break;
L_clicker_2_MSP432__gpioInit_4140:
; dir start address is: 4 (R1)
0x1FF8	0x2901    CMP	R1, #1
0x1FFA	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4141
; dir end address is: 4 (R1)
0x1FFC	0xF2400102  MOVW	R1, #2
0x2000	0x4838    LDR	R0, [PC, #224]
0x2002	0xF7FFFC21  BL	_GPIO_Digital_Input+0
0x2006	0xE004    B	L_clicker_2_MSP432__gpioInit_4142
L_clicker_2_MSP432__gpioInit_4141:
0x2008	0xF2400102  MOVW	R1, #2
0x200C	0x4836    LDR	R0, [PC, #216]
0x200E	0xF7FFFC8B  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4142:
0x2012	0xE059    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 207 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_2); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_2); break;
L_clicker_2_MSP432__gpioInit_4143:
; dir start address is: 4 (R1)
0x2014	0x2901    CMP	R1, #1
0x2016	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4144
; dir end address is: 4 (R1)
0x2018	0xF2400104  MOVW	R1, #4
0x201C	0x4831    LDR	R0, [PC, #196]
0x201E	0xF7FFFC13  BL	_GPIO_Digital_Input+0
0x2022	0xE004    B	L_clicker_2_MSP432__gpioInit_4145
L_clicker_2_MSP432__gpioInit_4144:
0x2024	0xF2400104  MOVW	R1, #4
0x2028	0x482F    LDR	R0, [PC, #188]
0x202A	0xF7FFFC7D  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4145:
0x202E	0xE04B    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 208 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_4146:
; dir start address is: 4 (R1)
0x2030	0x2901    CMP	R1, #1
0x2032	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4147
; dir end address is: 4 (R1)
0x2034	0xF2400108  MOVW	R1, #8
0x2038	0x482A    LDR	R0, [PC, #168]
0x203A	0xF7FFFC05  BL	_GPIO_Digital_Input+0
0x203E	0xE004    B	L_clicker_2_MSP432__gpioInit_4148
L_clicker_2_MSP432__gpioInit_4147:
0x2040	0xF2400108  MOVW	R1, #8
0x2044	0x4828    LDR	R0, [PC, #160]
0x2046	0xF7FFFC6F  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4148:
0x204A	0xE03D    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 209 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_4149:
; dir start address is: 4 (R1)
0x204C	0x2901    CMP	R1, #1
0x204E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4150
; dir end address is: 4 (R1)
0x2050	0xF2400180  MOVW	R1, #128
0x2054	0x4825    LDR	R0, [PC, #148]
0x2056	0xF7FFFBF7  BL	_GPIO_Digital_Input+0
0x205A	0xE004    B	L_clicker_2_MSP432__gpioInit_4151
L_clicker_2_MSP432__gpioInit_4150:
0x205C	0xF2400180  MOVW	R1, #128
0x2060	0x4823    LDR	R0, [PC, #140]
0x2062	0xF7FFFC61  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4151:
0x2066	0xE02F    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 210 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_4152:
; dir start address is: 4 (R1)
0x2068	0x2901    CMP	R1, #1
0x206A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4153
; dir end address is: 4 (R1)
0x206C	0xF2400140  MOVW	R1, #64
0x2070	0x481E    LDR	R0, [PC, #120]
0x2072	0xF7FFFBE9  BL	_GPIO_Digital_Input+0
0x2076	0xE004    B	L_clicker_2_MSP432__gpioInit_4154
L_clicker_2_MSP432__gpioInit_4153:
0x2078	0xF2400140  MOVW	R1, #64
0x207C	0x481C    LDR	R0, [PC, #112]
0x207E	0xF7FFFC53  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4154:
0x2082	0xE021    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 211 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_MSP432__gpioInit_4155:
0x2084	0x2001    MOVS	R0, #1
0x2086	0xE020    B	L_end__gpioInit_4
;__c2_msp432_gpio.c, 212 :: 		}
L_clicker_2_MSP432__gpioInit_4117:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2088	0x2800    CMP	R0, #0
0x208A	0xF43FAF53  BEQ	L_clicker_2_MSP432__gpioInit_4119
0x208E	0x2801    CMP	R0, #1
0x2090	0xF43FAF5E  BEQ	L_clicker_2_MSP432__gpioInit_4122
0x2094	0x2802    CMP	R0, #2
0x2096	0xF43FAF69  BEQ	L_clicker_2_MSP432__gpioInit_4125
0x209A	0x2803    CMP	R0, #3
0x209C	0xF43FAF74  BEQ	L_clicker_2_MSP432__gpioInit_4128
0x20A0	0x2804    CMP	R0, #4
0x20A2	0xF43FAF7F  BEQ	L_clicker_2_MSP432__gpioInit_4131
0x20A6	0x2805    CMP	R0, #5
0x20A8	0xF43FAF8A  BEQ	L_clicker_2_MSP432__gpioInit_4134
0x20AC	0x2806    CMP	R0, #6
0x20AE	0xF43FAF95  BEQ	L_clicker_2_MSP432__gpioInit_4137
0x20B2	0x2807    CMP	R0, #7
0x20B4	0xD0A0    BEQ	L_clicker_2_MSP432__gpioInit_4140
0x20B6	0x2808    CMP	R0, #8
0x20B8	0xD0AC    BEQ	L_clicker_2_MSP432__gpioInit_4143
0x20BA	0x2809    CMP	R0, #9
0x20BC	0xD0B8    BEQ	L_clicker_2_MSP432__gpioInit_4146
0x20BE	0x280A    CMP	R0, #10
0x20C0	0xD0C4    BEQ	L_clicker_2_MSP432__gpioInit_4149
0x20C2	0x280B    CMP	R0, #11
0x20C4	0xD0D0    BEQ	L_clicker_2_MSP432__gpioInit_4152
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x20C6	0xE7DD    B	L_clicker_2_MSP432__gpioInit_4155
L_clicker_2_MSP432__gpioInit_4118:
;__c2_msp432_gpio.c, 213 :: 		return _MIKROBUS_OK;
0x20C8	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_gpio.c, 214 :: 		}
L_end__gpioInit_4:
0x20CA	0xF8DDE000  LDR	LR, [SP, #0]
0x20CE	0xB001    ADD	SP, SP, #4
0x20D0	0x4770    BX	LR
0x20D2	0xBF00    NOP
0x20D4	0x4C804000  	DIO_P9IN+0
0x20D8	0x4C824000  	DIO_P9OUT+0
0x20DC	0x4C214000  	DIO_P4IN+0
0x20E0	0x4C234000  	DIO_P4OUT+0
0x20E4	0x4C014000  	DIO_P2IN+0
0x20E8	0x4C034000  	DIO_P2OUT+0
0x20EC	0x4C204000  	DIO_P3IN+0
0x20F0	0x4C224000  	DIO_P3OUT+0
; end of clicker_2_MSP432__gpioInit_4
_mikrobus_i2cInit:
;clicker_2_MSP432.c, 221 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2A74	0xB081    SUB	SP, SP, #4
0x2A76	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;clicker_2_MSP432.c, 223 :: 		switch( bus )
0x2A7A	0xE011    B	L_mikrobus_i2cInit170
; bus end address is: 0 (R0)
;clicker_2_MSP432.c, 226 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit172:
0x2A7C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2A7E	0xF7FFFB39  BL	clicker_2_MSP432__i2cInit_1+0
0x2A82	0xE016    B	L_end_mikrobus_i2cInit
;clicker_2_MSP432.c, 229 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit173:
; cfg start address is: 4 (R1)
0x2A84	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2A86	0xF7FFFB3F  BL	clicker_2_MSP432__i2cInit_2+0
0x2A8A	0xE012    B	L_end_mikrobus_i2cInit
;clicker_2_MSP432.c, 232 :: 		case _MIKROBUS3 : return _i2cInit_3( cfg );
L_mikrobus_i2cInit174:
; cfg start address is: 4 (R1)
0x2A8C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2A8E	0xF7FFFE37  BL	clicker_2_MSP432__i2cInit_3+0
0x2A92	0xE00E    B	L_end_mikrobus_i2cInit
;clicker_2_MSP432.c, 235 :: 		case _MIKROBUS4 : return _i2cInit_4( cfg );
L_mikrobus_i2cInit175:
; cfg start address is: 4 (R1)
0x2A94	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2A96	0xF7FFFE3D  BL	clicker_2_MSP432__i2cInit_4+0
0x2A9A	0xE00A    B	L_end_mikrobus_i2cInit
;clicker_2_MSP432.c, 243 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit176:
0x2A9C	0x2001    MOVS	R0, #1
0x2A9E	0xE008    B	L_end_mikrobus_i2cInit
;clicker_2_MSP432.c, 244 :: 		}
L_mikrobus_i2cInit170:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2AA0	0x2800    CMP	R0, #0
0x2AA2	0xD0EB    BEQ	L_mikrobus_i2cInit172
0x2AA4	0x2801    CMP	R0, #1
0x2AA6	0xD0ED    BEQ	L_mikrobus_i2cInit173
0x2AA8	0x2802    CMP	R0, #2
0x2AAA	0xD0EF    BEQ	L_mikrobus_i2cInit174
0x2AAC	0x2803    CMP	R0, #3
0x2AAE	0xD0F1    BEQ	L_mikrobus_i2cInit175
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x2AB0	0xE7F4    B	L_mikrobus_i2cInit176
;clicker_2_MSP432.c, 247 :: 		}
L_end_mikrobus_i2cInit:
0x2AB2	0xF8DDE000  LDR	LR, [SP, #0]
0x2AB6	0xB001    ADD	SP, SP, #4
0x2AB8	0x4770    BX	LR
; end of _mikrobus_i2cInit
clicker_2_MSP432__i2cInit_1:
;__c2_msp432_i2c.c, 39 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
0x20F4	0xB081    SUB	SP, SP, #4
0x20F6	0xF8CDE000  STR	LR, [SP, #0]
;__c2_msp432_i2c.c, 41 :: 		I2C1_Init();
0x20FA	0xF7FFFCCD  BL	_I2C1_Init+0
;__c2_msp432_i2c.c, 42 :: 		return _MIKROBUS_OK;
0x20FE	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_i2c.c, 43 :: 		}
L_end__i2cInit_1:
0x2100	0xF8DDE000  LDR	LR, [SP, #0]
0x2104	0xB001    ADD	SP, SP, #4
0x2106	0x4770    BX	LR
; end of clicker_2_MSP432__i2cInit_1
_I2C1_Init:
;__Lib_I2C_MSP.c, 520 :: 		
0x1A98	0xB081    SUB	SP, SP, #4
0x1A9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_MSP.c, 521 :: 		
0x1A9E	0x4B05    LDR	R3, [PC, #20]
0x1AA0	0xF2400280  MOVW	R2, #128
0x1AA4	0x4904    LDR	R1, [PC, #16]
0x1AA6	0x4805    LDR	R0, [PC, #20]
0x1AA8	0xF7FFFD5C  BL	__Lib_I2C_MSP_I2Cx_Init_Advanced+0
;__Lib_I2C_MSP.c, 522 :: 		
L_end_I2C1_Init:
0x1AAC	0xF8DDE000  LDR	LR, [SP, #0]
0x1AB0	0xB001    ADD	SP, SP, #4
0x1AB2	0x4770    BX	LR
0x1AB4	0x314C0000  	__GPIO_MODULE_I2CB1_C1213+0
0x1AB8	0x86A00001  	#100000
0x1ABC	0x24004000  	EUSCI_B1_UCB1CTLW0+0
; end of _I2C1_Init
__Lib_I2C_MSP_I2Cx_Init_Advanced:
;__Lib_I2C_MSP.c, 740 :: 		
; module start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
0x1564	0xB087    SUB	SP, SP, #28
0x1566	0xF8CDE000  STR	LR, [SP, #0]
0x156A	0x4684    MOV	R12, R0
0x156C	0x9105    STR	R1, [SP, #20]
0x156E	0x9206    STR	R2, [SP, #24]
; module end address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 48 (R12)
; module start address is: 12 (R3)
;__Lib_I2C_MSP.c, 745 :: 		
0x1570	0x4618    MOV	R0, R3
; module end address is: 12 (R3)
0x1572	0xF7FFFB7F  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_MSP.c, 747 :: 		
0x1576	0x4660    MOV	R0, R12
0x1578	0xF7FFFBC6  BL	__Lib_I2C_MSP_I2C_disableModule+0
;__Lib_I2C_MSP.c, 749 :: 		
0x157C	0x9906    LDR	R1, [SP, #24]
0x157E	0x4660    MOV	R0, R12
0x1580	0xF7FFFBCA  BL	__Lib_I2C_MSP_I2C_SetClockSource+0
;__Lib_I2C_MSP.c, 750 :: 		
0x1584	0xF8BC5000  LDRH	R5, [R12, #0]
0x1588	0xF6407401  MOVW	R4, #3841
0x158C	0xEA450404  ORR	R4, R5, R4, LSL #0
0x1590	0xF8AC4000  STRH	R4, [R12, #0]
;__Lib_I2C_MSP.c, 752 :: 		
0x1594	0xAC01    ADD	R4, SP, #4
0x1596	0x4620    MOV	R0, R4
0x1598	0xF7FFFBF2  BL	_CS_GetClocksFrequency+0
;__Lib_I2C_MSP.c, 753 :: 		
0x159C	0x9C06    LDR	R4, [SP, #24]
0x159E	0x2C40    CMP	R4, #64
0x15A0	0xD105    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced103
;__Lib_I2C_MSP.c, 754 :: 		
0x15A2	0x9D05    LDR	R5, [SP, #20]
0x15A4	0x9C01    LDR	R4, [SP, #4]
0x15A6	0xFBB4F4F5  UDIV	R4, R4, R5
; preScalarValue start address is: 0 (R0)
0x15AA	0xB2A0    UXTH	R0, R4
; preScalarValue end address is: 0 (R0)
0x15AC	0xE009    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced104
L___Lib_I2C_MSP_I2Cx_Init_Advanced103:
;__Lib_I2C_MSP.c, 755 :: 		
0x15AE	0x9C06    LDR	R4, [SP, #24]
0x15B0	0x2C80    CMP	R4, #128
0x15B2	0xD105    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced105
;__Lib_I2C_MSP.c, 756 :: 		
0x15B4	0x9D05    LDR	R5, [SP, #20]
0x15B6	0x9C04    LDR	R4, [SP, #16]
0x15B8	0xFBB4F4F5  UDIV	R4, R4, R5
; preScalarValue start address is: 0 (R0)
0x15BC	0xB2A0    UXTH	R0, R4
; preScalarValue end address is: 0 (R0)
0x15BE	0xE000    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced106
L___Lib_I2C_MSP_I2Cx_Init_Advanced105:
;__Lib_I2C_MSP.c, 758 :: 		
; preScalarValue start address is: 0 (R0)
0x15C0	0x2000    MOVS	R0, #0
; preScalarValue end address is: 0 (R0)
L___Lib_I2C_MSP_I2Cx_Init_Advanced106:
; preScalarValue start address is: 0 (R0)
; preScalarValue end address is: 0 (R0)
L___Lib_I2C_MSP_I2Cx_Init_Advanced104:
;__Lib_I2C_MSP.c, 760 :: 		
; preScalarValue start address is: 0 (R0)
0x15C2	0xF10C0406  ADD	R4, R12, #6
0x15C6	0x8020    STRH	R0, [R4, #0]
; preScalarValue end address is: 0 (R0)
;__Lib_I2C_MSP.c, 762 :: 		
0x15C8	0x4C1D    LDR	R4, [PC, #116]
0x15CA	0x45A4    CMP	R12, R4
0x15CC	0xD106    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced107
;__Lib_I2C_MSP.c, 763 :: 		
0x15CE	0x4D1D    LDR	R5, [PC, #116]
0x15D0	0x4C1D    LDR	R4, [PC, #116]
0x15D2	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 764 :: 		
0x15D4	0x4D1D    LDR	R5, [PC, #116]
0x15D6	0x4C1E    LDR	R4, [PC, #120]
0x15D8	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 765 :: 		
0x15DA	0xE01C    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced108
L___Lib_I2C_MSP_I2Cx_Init_Advanced107:
;__Lib_I2C_MSP.c, 766 :: 		
0x15DC	0x4C1D    LDR	R4, [PC, #116]
0x15DE	0x45A4    CMP	R12, R4
0x15E0	0xD106    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced109
;__Lib_I2C_MSP.c, 767 :: 		
0x15E2	0x4D1D    LDR	R5, [PC, #116]
0x15E4	0x4C18    LDR	R4, [PC, #96]
0x15E6	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 768 :: 		
0x15E8	0x4D1C    LDR	R5, [PC, #112]
0x15EA	0x4C19    LDR	R4, [PC, #100]
0x15EC	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 769 :: 		
0x15EE	0xE012    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced110
L___Lib_I2C_MSP_I2Cx_Init_Advanced109:
;__Lib_I2C_MSP.c, 770 :: 		
0x15F0	0x4C1B    LDR	R4, [PC, #108]
0x15F2	0x45A4    CMP	R12, R4
0x15F4	0xD106    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced111
;__Lib_I2C_MSP.c, 771 :: 		
0x15F6	0x4D1B    LDR	R5, [PC, #108]
0x15F8	0x4C13    LDR	R4, [PC, #76]
0x15FA	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 772 :: 		
0x15FC	0x4D1A    LDR	R5, [PC, #104]
0x15FE	0x4C14    LDR	R4, [PC, #80]
0x1600	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 773 :: 		
0x1602	0xE008    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced112
L___Lib_I2C_MSP_I2Cx_Init_Advanced111:
;__Lib_I2C_MSP.c, 774 :: 		
0x1604	0x4C19    LDR	R4, [PC, #100]
0x1606	0x45A4    CMP	R12, R4
0x1608	0xD105    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced113
;__Lib_I2C_MSP.c, 775 :: 		
0x160A	0x4D19    LDR	R5, [PC, #100]
0x160C	0x4C0E    LDR	R4, [PC, #56]
0x160E	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 776 :: 		
0x1610	0x4D18    LDR	R5, [PC, #96]
0x1612	0x4C0F    LDR	R4, [PC, #60]
0x1614	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 777 :: 		
L___Lib_I2C_MSP_I2Cx_Init_Advanced113:
L___Lib_I2C_MSP_I2Cx_Init_Advanced112:
L___Lib_I2C_MSP_I2Cx_Init_Advanced110:
L___Lib_I2C_MSP_I2Cx_Init_Advanced108:
;__Lib_I2C_MSP.c, 779 :: 		
0x1616	0xF2400101  MOVW	R1, #1
0x161A	0x4660    MOV	R0, R12
0x161C	0xF7FFFD44  BL	__Lib_I2C_MSP_I2C_setMode+0
;__Lib_I2C_MSP.c, 781 :: 		
0x1620	0x4660    MOV	R0, R12
0x1622	0xF7FFFC05  BL	__Lib_I2C_MSP_I2C_enableModule+0
;__Lib_I2C_MSP.c, 783 :: 		
0x1626	0x2103    MOVS	R1, #3
0x1628	0x4660    MOV	R0, R12
0x162A	0xF7FFFD25  BL	__Lib_I2C_MSP_I2C_clearInterruptFlag+0
;__Lib_I2C_MSP.c, 784 :: 		
0x162E	0x2102    MOVS	R1, #2
0x1630	0x4660    MOV	R0, R12
; I2C_BASE end address is: 48 (R12)
0x1632	0xF7FFFB17  BL	__Lib_I2C_MSP_I2C_enableInterrupt+0
;__Lib_I2C_MSP.c, 785 :: 		
L_end_I2Cx_Init_Advanced:
0x1636	0xF8DDE000  LDR	LR, [SP, #0]
0x163A	0xB007    ADD	SP, SP, #28
0x163C	0x4770    BX	LR
0x163E	0xBF00    NOP
0x1640	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x1644	0x13750000  	_I2C0_Read+0
0x1648	0x00BC2000  	_I2C_Read_Ptr+0
0x164C	0x15410000  	_I2C0_Write+0
0x1650	0x00C02000  	_I2C_Write_Ptr+0
0x1654	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x1658	0x173D0000  	_I2C1_Read+0
0x165C	0x10B90000  	_I2C1_Write+0
0x1660	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x1664	0x17050000  	_I2C2_Read+0
0x1668	0x14890000  	_I2C2_Write+0
0x166C	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x1670	0x17890000  	_I2C3_Read+0
0x1674	0x14D10000  	_I2C3_Write+0
; end of __Lib_I2C_MSP_I2Cx_Init_Advanced
_CS_GetClocksFrequency:
;__Lib_System_MSP432P.c, 586 :: 		
; CS_Clocks start address is: 0 (R0)
0x0D80	0xB082    SUB	SP, SP, #8
0x0D82	0xF8CDE000  STR	LR, [SP, #0]
0x0D86	0x4604    MOV	R4, R0
; CS_Clocks end address is: 0 (R0)
; CS_Clocks start address is: 16 (R4)
;__Lib_System_MSP432P.c, 589 :: 		
0x0D88	0x4928    LDR	R1, [PC, #160]
0x0D8A	0x6809    LDR	R1, [R1, #0]
0x0D8C	0xF40161E0  AND	R1, R1, #1792
0x0D90	0x0A09    LSRS	R1, R1, #8
; lsource start address is: 0 (R0)
0x0D92	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 590 :: 		
0x0D94	0x4925    LDR	R1, [PC, #148]
0x0D96	0x6809    LDR	R1, [R1, #0]
0x0D98	0xF00161E0  AND	R1, R1, #117440512
0x0D9C	0x0E09    LSRS	R1, R1, #24
; ldivider start address is: 8 (R2)
0x0D9E	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 591 :: 		
0x0DA0	0x4621    MOV	R1, R4
0x0DA2	0x9101    STR	R1, [SP, #4]
0x0DA4	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x0DA6	0xF7FFFB0F  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x0DAA	0x9901    LDR	R1, [SP, #4]
0x0DAC	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 593 :: 		
0x0DAE	0x491F    LDR	R1, [PC, #124]
0x0DB0	0x6809    LDR	R1, [R1, #0]
0x0DB2	0xF0010170  AND	R1, R1, #112
0x0DB6	0x0909    LSRS	R1, R1, #4
; lsource start address is: 0 (R0)
0x0DB8	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 594 :: 		
0x0DBA	0x491C    LDR	R1, [PC, #112]
0x0DBC	0x6809    LDR	R1, [R1, #0]
0x0DBE	0xF40101E0  AND	R1, R1, #7340032
0x0DC2	0x0D09    LSRS	R1, R1, #20
; ldivider start address is: 8 (R2)
0x0DC4	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 595 :: 		
0x0DC6	0xF2040108  ADDW	R1, R4, #8
0x0DCA	0x9101    STR	R1, [SP, #4]
0x0DCC	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x0DCE	0xF7FFFAFB  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x0DD2	0x9901    LDR	R1, [SP, #4]
0x0DD4	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 597 :: 		
0x0DD6	0x4915    LDR	R1, [PC, #84]
0x0DD8	0x6809    LDR	R1, [R1, #0]
0x0DDA	0xF0010170  AND	R1, R1, #112
0x0DDE	0x0909    LSRS	R1, R1, #4
; lsource start address is: 0 (R0)
0x0DE0	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 598 :: 		
0x0DE2	0x4912    LDR	R1, [PC, #72]
0x0DE4	0x6809    LDR	R1, [R1, #0]
0x0DE6	0xF00141E0  AND	R1, R1, #1879048192
0x0DEA	0x0F09    LSRS	R1, R1, #28
; ldivider start address is: 8 (R2)
0x0DEC	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 599 :: 		
0x0DEE	0xF204010C  ADDW	R1, R4, #12
0x0DF2	0x9101    STR	R1, [SP, #4]
0x0DF4	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x0DF6	0xF7FFFAE7  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x0DFA	0x9901    LDR	R1, [SP, #4]
0x0DFC	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 601 :: 		
0x0DFE	0x490B    LDR	R1, [PC, #44]
0x0E00	0x6809    LDR	R1, [R1, #0]
0x0E02	0xF0010107  AND	R1, R1, #7
; lsource start address is: 0 (R0)
0x0E06	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 602 :: 		
0x0E08	0x4908    LDR	R1, [PC, #32]
0x0E0A	0x6809    LDR	R1, [R1, #0]
0x0E0C	0xF40121E0  AND	R1, R1, #458752
0x0E10	0x0C09    LSRS	R1, R1, #16
; ldivider start address is: 8 (R2)
0x0E12	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 603 :: 		
0x0E14	0x1D21    ADDS	R1, R4, #4
; CS_Clocks end address is: 16 (R4)
0x0E16	0x9101    STR	R1, [SP, #4]
0x0E18	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x0E1A	0xF7FFFAD5  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x0E1E	0x9901    LDR	R1, [SP, #4]
0x0E20	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 604 :: 		
L_end_CS_GetClocksFrequency:
0x0E22	0xF8DDE000  LDR	LR, [SP, #0]
0x0E26	0xB002    ADD	SP, SP, #8
0x0E28	0x4770    BX	LR
0x0E2A	0xBF00    NOP
0x0E2C	0x04084001  	CS_CSCTL1+0
; end of _CS_GetClocksFrequency
__Lib_System_MSP432P_CS_ComputeClockFrequency:
;__Lib_System_MSP432P.c, 526 :: 		
; divider start address is: 4 (R1)
; source start address is: 0 (R0)
0x03C8	0xB081    SUB	SP, SP, #4
0x03CA	0xF8CDE000  STR	LR, [SP, #0]
0x03CE	0x4602    MOV	R2, R0
; divider end address is: 4 (R1)
; source end address is: 0 (R0)
; source start address is: 8 (R2)
; divider start address is: 4 (R1)
;__Lib_System_MSP432P.c, 529 :: 		
0x03D0	0x4608    MOV	R0, R1
; divider end address is: 4 (R1)
0x03D2	0xF7FFFEB7  BL	__Lib_System_MSP432P_CS_GetDividerValue+0
; calcDivider start address is: 12 (R3)
0x03D6	0xB2C3    UXTB	R3, R0
;__Lib_System_MSP432P.c, 531 :: 		
0x03D8	0xE071    B	L___Lib_System_MSP432P_CS_ComputeClockFrequency48
; source end address is: 8 (R2)
;__Lib_System_MSP432P.c, 533 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency50:
;__Lib_System_MSP432P.c, 534 :: 		
0x03DA	0x4A42    LDR	R2, [PC, #264]
0x03DC	0x6812    LDR	R2, [R2, #0]
0x03DE	0xF0020201  AND	R2, R2, #1
0x03E2	0xB1D2    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency51
;__Lib_System_MSP432P.c, 535 :: 		
0x03E4	0xF2400001  MOVW	R0, #1
0x03E8	0xF7FFFE96  BL	__Lib_System_MSP432P_CS_ClearInterruptFlag+0
;__Lib_System_MSP432P.c, 536 :: 		
0x03EC	0x4A3D    LDR	R2, [PC, #244]
0x03EE	0x6812    LDR	R2, [R2, #0]
0x03F0	0xF0020201  AND	R2, R2, #1
0x03F4	0xB18A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency52
;__Lib_System_MSP432P.c, 537 :: 		
0x03F6	0x4A3C    LDR	R2, [PC, #240]
0x03F8	0x6812    LDR	R2, [R2, #0]
0x03FA	0xF4024200  AND	R2, R2, #32768
0x03FE	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency53
;__Lib_System_MSP432P.c, 538 :: 		
0x0400	0xF44F32FA  MOV	R2, #128000
0x0404	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0408	0x4610    MOV	R0, R2
0x040A	0xE066    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency53:
;__Lib_System_MSP432P.c, 540 :: 		
; calcDivider start address is: 12 (R3)
0x040C	0xF2480200  MOVW	R2, #32768
0x0410	0xFBB2F2F3  UDIV	R2, R2, R3
0x0414	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x0416	0xB290    UXTH	R0, R2
0x0418	0xE05F    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 541 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency52:
;__Lib_System_MSP432P.c, 542 :: 		
; calcDivider start address is: 12 (R3)
L___Lib_System_MSP432P_CS_ComputeClockFrequency51:
;__Lib_System_MSP432P.c, 543 :: 		
0x041A	0x4A34    LDR	R2, [PC, #208]
0x041C	0x6812    LDR	R2, [R2, #0]
0x041E	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0422	0x4610    MOV	R0, R2
0x0424	0xE059    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 546 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency55:
;__Lib_System_MSP432P.c, 547 :: 		
; calcDivider start address is: 12 (R3)
0x0426	0x4A2F    LDR	R2, [PC, #188]
0x0428	0x6812    LDR	R2, [R2, #0]
0x042A	0xF0020202  AND	R2, R2, #2
0x042E	0xB1D2    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency56
;__Lib_System_MSP432P.c, 548 :: 		
0x0430	0xF2400002  MOVW	R0, #2
0x0434	0xF7FFFE70  BL	__Lib_System_MSP432P_CS_ClearInterruptFlag+0
;__Lib_System_MSP432P.c, 549 :: 		
0x0438	0x4A2A    LDR	R2, [PC, #168]
0x043A	0x6812    LDR	R2, [R2, #0]
0x043C	0xF0020202  AND	R2, R2, #2
0x0440	0xB18A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency57
;__Lib_System_MSP432P.c, 550 :: 		
0x0442	0x4A29    LDR	R2, [PC, #164]
0x0444	0x6812    LDR	R2, [R2, #0]
0x0446	0xF4024200  AND	R2, R2, #32768
0x044A	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency58
;__Lib_System_MSP432P.c, 551 :: 		
0x044C	0xF44F32FA  MOV	R2, #128000
0x0450	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0454	0x4610    MOV	R0, R2
0x0456	0xE040    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency58:
;__Lib_System_MSP432P.c, 553 :: 		
; calcDivider start address is: 12 (R3)
0x0458	0xF2480200  MOVW	R2, #32768
0x045C	0xFBB2F2F3  UDIV	R2, R2, R3
0x0460	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x0462	0xB290    UXTH	R0, R2
0x0464	0xE039    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 554 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency57:
;__Lib_System_MSP432P.c, 555 :: 		
; calcDivider start address is: 12 (R3)
L___Lib_System_MSP432P_CS_ComputeClockFrequency56:
;__Lib_System_MSP432P.c, 556 :: 		
0x0466	0x4A22    LDR	R2, [PC, #136]
0x0468	0x6812    LDR	R2, [R2, #0]
0x046A	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x046E	0x4610    MOV	R0, R2
0x0470	0xE033    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 559 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency60:
;__Lib_System_MSP432P.c, 560 :: 		
; calcDivider start address is: 12 (R3)
0x0472	0x4A20    LDR	R2, [PC, #128]
0x0474	0x6812    LDR	R2, [R2, #0]
0x0476	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x047A	0x4610    MOV	R0, R2
0x047C	0xE02D    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 563 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency61:
;__Lib_System_MSP432P.c, 564 :: 		
; calcDivider start address is: 12 (R3)
0x047E	0x4A1A    LDR	R2, [PC, #104]
0x0480	0x6812    LDR	R2, [R2, #0]
0x0482	0xF4024200  AND	R2, R2, #32768
0x0486	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency62
;__Lib_System_MSP432P.c, 565 :: 		
0x0488	0xF44F32FA  MOV	R2, #128000
0x048C	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0490	0x4610    MOV	R0, R2
0x0492	0xE022    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency62:
;__Lib_System_MSP432P.c, 567 :: 		
; calcDivider start address is: 12 (R3)
0x0494	0xF2480200  MOVW	R2, #32768
0x0498	0xFBB2F2F3  UDIV	R2, R2, R3
0x049C	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x049E	0xB290    UXTH	R0, R2
0x04A0	0xE01B    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 569 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency64:
;__Lib_System_MSP432P.c, 570 :: 		
; calcDivider start address is: 12 (R3)
0x04A2	0xF7FFFEC3  BL	__Lib_System_MSP432P_CS_getDCOFrequency+0
0x04A6	0xFBB0F2F3  UDIV	R2, R0, R3
; calcDivider end address is: 12 (R3)
0x04AA	0x4610    MOV	R0, R2
0x04AC	0xE015    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 572 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency65:
;__Lib_System_MSP432P.c, 573 :: 		
; calcDivider start address is: 12 (R3)
0x04AE	0x4A12    LDR	R2, [PC, #72]
0x04B0	0x6812    LDR	R2, [R2, #0]
0x04B2	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x04B6	0x4610    MOV	R0, R2
0x04B8	0xE00F    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 575 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency66:
;__Lib_System_MSP432P.c, 576 :: 		
0x04BA	0x2000    MOVS	R0, #0
0x04BC	0xE00D    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 577 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency48:
; calcDivider start address is: 12 (R3)
; source start address is: 8 (R2)
0x04BE	0x2A00    CMP	R2, #0
0x04C0	0xF43FAF8B  BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency50
0x04C4	0x2A05    CMP	R2, #5
0x04C6	0xD0AE    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency55
0x04C8	0x2A01    CMP	R2, #1
0x04CA	0xD0D2    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency60
0x04CC	0x2A02    CMP	R2, #2
0x04CE	0xD0D6    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency61
0x04D0	0x2A03    CMP	R2, #3
0x04D2	0xD0E6    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency64
0x04D4	0x2A04    CMP	R2, #4
0x04D6	0xD0EA    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency65
; source end address is: 8 (R2)
; calcDivider end address is: 12 (R3)
0x04D8	0xE7EF    B	L___Lib_System_MSP432P_CS_ComputeClockFrequency66
;__Lib_System_MSP432P.c, 578 :: 		
L_end_CS_ComputeClockFrequency:
0x04DA	0xF8DDE000  LDR	LR, [SP, #0]
0x04DE	0xB001    ADD	SP, SP, #4
0x04E0	0x4770    BX	LR
0x04E2	0xBF00    NOP
0x04E4	0x04484001  	CS_CSIFG+0
0x04E8	0x04304001  	CS_CSCLKEN+0
0x04EC	0x00D82000  	__Lib_System_MSP432P_lfxtFreq+0
0x04F0	0x00DC2000  	__Lib_System_MSP432P_hfxtFreq+0
0x04F4	0x005C2000  	__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY+0
0x04F8	0x00602000  	__Lib_System_MSP432P_CS_MODCLK_FREQUENCY+0
; end of __Lib_System_MSP432P_CS_ComputeClockFrequency
__Lib_System_MSP432P_CS_GetDividerValue:
;__Lib_System_MSP432P.c, 459 :: 		
; divider start address is: 0 (R0)
0x0144	0xB081    SUB	SP, SP, #4
; divider end address is: 0 (R0)
; divider start address is: 0 (R0)
;__Lib_System_MSP432P.c, 460 :: 		
0x0146	0x2101    MOVS	R1, #1
0x0148	0xB209    SXTH	R1, R1
0x014A	0x4081    LSLS	R1, R0
0x014C	0xB209    SXTH	R1, R1
; divider end address is: 0 (R0)
0x014E	0xB208    SXTH	R0, R1
;__Lib_System_MSP432P.c, 461 :: 		
L_end_CS_GetDividerValue:
0x0150	0xB001    ADD	SP, SP, #4
0x0152	0x4770    BX	LR
; end of __Lib_System_MSP432P_CS_GetDividerValue
__Lib_System_MSP432P_CS_ClearInterruptFlag:
;__Lib_System_MSP432P.c, 469 :: 		
; flags start address is: 0 (R0)
0x0118	0xB081    SUB	SP, SP, #4
; flags end address is: 0 (R0)
; flags start address is: 0 (R0)
;__Lib_System_MSP432P.c, 471 :: 		
0x011A	0x4A07    LDR	R2, [PC, #28]
0x011C	0x4907    LDR	R1, [PC, #28]
0x011E	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 472 :: 		
0x0120	0x4907    LDR	R1, [PC, #28]
0x0122	0x6809    LDR	R1, [R1, #0]
0x0124	0xEA410200  ORR	R2, R1, R0, LSL #0
; flags end address is: 0 (R0)
0x0128	0x4905    LDR	R1, [PC, #20]
0x012A	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 474 :: 		
0x012C	0x2201    MOVS	R2, #1
0x012E	0x4903    LDR	R1, [PC, #12]
0x0130	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 475 :: 		
L_end_CS_ClearInterruptFlag:
0x0132	0xB001    ADD	SP, SP, #4
0x0134	0x4770    BX	LR
0x0136	0xBF00    NOP
0x0138	0x695A0000  	#26970
0x013C	0x04004001  	CS_CSKEY+0
0x0140	0x04504001  	CS_CSCLRIFG+0
; end of __Lib_System_MSP432P_CS_ClearInterruptFlag
__Lib_System_MSP432P_CS_getDCOFrequency:
;__Lib_System_MSP432P.c, 483 :: 		
0x022C	0xB082    SUB	SP, SP, #8
;__Lib_System_MSP432P.c, 486 :: 		
0x022E	0x4817    LDR	R0, [PC, #92]
0x0230	0x6800    LDR	R0, [R0, #0]
0x0232	0xF40021E0  AND	R1, R0, #458752
0x0236	0xE014    B	L___Lib_System_MSP432P_CS_getDCOFrequency39
;__Lib_System_MSP432P.c, 488 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency41:
;__Lib_System_MSP432P.c, 489 :: 		
0x0238	0x4815    LDR	R0, [PC, #84]
0x023A	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 490 :: 		
0x023C	0xE023    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 491 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency42:
;__Lib_System_MSP432P.c, 492 :: 		
0x023E	0x4815    LDR	R0, [PC, #84]
0x0240	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 493 :: 		
0x0242	0xE020    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 494 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency43:
;__Lib_System_MSP432P.c, 495 :: 		
0x0244	0x4814    LDR	R0, [PC, #80]
0x0246	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 496 :: 		
0x0248	0xE01D    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 497 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency44:
;__Lib_System_MSP432P.c, 498 :: 		
0x024A	0x4814    LDR	R0, [PC, #80]
0x024C	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 499 :: 		
0x024E	0xE01A    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 500 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency45:
;__Lib_System_MSP432P.c, 501 :: 		
0x0250	0x4813    LDR	R0, [PC, #76]
0x0252	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 502 :: 		
0x0254	0xE017    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 503 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency46:
;__Lib_System_MSP432P.c, 504 :: 		
0x0256	0x4813    LDR	R0, [PC, #76]
0x0258	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 505 :: 		
0x025A	0xE014    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 506 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency47:
;__Lib_System_MSP432P.c, 507 :: 		
0x025C	0x2000    MOVS	R0, #0
0x025E	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 508 :: 		
0x0260	0xE011    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
L___Lib_System_MSP432P_CS_getDCOFrequency39:
0x0262	0x2900    CMP	R1, #0
0x0264	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency41
0x0266	0xF5B13F80  CMP	R1, #65536
0x026A	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency42
0x026C	0xF5B13F00  CMP	R1, #131072
0x0270	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency43
0x0272	0xF5B13F40  CMP	R1, #196608
0x0276	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency44
0x0278	0xF5B12F80  CMP	R1, #262144
0x027C	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency45
0x027E	0xF5B12FA0  CMP	R1, #327680
0x0282	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency46
0x0284	0xE7EA    B	L___Lib_System_MSP432P_CS_getDCOFrequency47
L___Lib_System_MSP432P_CS_getDCOFrequency40:
;__Lib_System_MSP432P.c, 510 :: 		
0x0286	0x9801    LDR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 511 :: 		
L_end_CS_getDCOFrequency:
0x0288	0xB002    ADD	SP, SP, #8
0x028A	0x4770    BX	LR
0x028C	0x04044001  	CS_CSCTL0+0
0x0290	0xE3600016  	#1500000
0x0294	0xC6C0002D  	#3000000
0x0298	0x8D80005B  	#6000000
0x029C	0x1B0000B7  	#12000000
0x02A0	0x3600016E  	#24000000
0x02A4	0x6C0002DC  	#48000000
; end of __Lib_System_MSP432P_CS_getDCOFrequency
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_MSP.c, 202 :: 		
; module start address is: 0 (R0)
0x0C74	0xB081    SUB	SP, SP, #4
0x0C76	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_MSP.c, 206 :: 		
; cnt start address is: 40 (R10)
0x0C7A	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; cnt end address is: 40 (R10)
0x0C7E	0x4681    MOV	R9, R0
L_GPIO_Alternate_Function_Enable27:
; cnt start address is: 40 (R10)
; module start address is: 36 (R9)
0x0C80	0xF10901D8  ADD	R1, R9, #216
0x0C84	0x7809    LDRB	R1, [R1, #0]
0x0C86	0x458A    CMP	R10, R1
0x0C88	0xD23A    BCS	L_GPIO_Alternate_Function_Enable28
;__Lib_GPIO_MSP.c, 207 :: 		
0x0C8A	0x210C    MOVS	R1, #12
0x0C8C	0xFB0AF101  MUL	R1, R10, R1
0x0C90	0xEB090101  ADD	R1, R9, R1, LSL #0
; tmpPinDsc start address is: 44 (R11)
0x0C94	0x468B    MOV	R11, R1
;__Lib_GPIO_MSP.c, 209 :: 		
0x0C96	0xF10B0108  ADD	R1, R11, #8
0x0C9A	0x7809    LDRB	R1, [R1, #0]
0x0C9C	0x291F    CMP	R1, #31
0x0C9E	0xD115    BNE	L_GPIO_Alternate_Function_Enable30
;__Lib_GPIO_MSP.c, 210 :: 		
0x0CA0	0xF10B0108  ADD	R1, R11, #8
0x0CA4	0x7809    LDRB	R1, [R1, #0]
0x0CA6	0xB2CC    UXTB	R4, R1
0x0CA8	0xF10B0106  ADD	R1, R11, #6
0x0CAC	0x8809    LDRH	R1, [R1, #0]
0x0CAE	0xB28B    UXTH	R3, R1
0x0CB0	0xF10B0104  ADD	R1, R11, #4
0x0CB4	0x8809    LDRH	R1, [R1, #0]
0x0CB6	0xB28A    UXTH	R2, R1
0x0CB8	0xF8DB1000  LDR	R1, [R11, #0]
; tmpPinDsc end address is: 44 (R11)
0x0CBC	0x4608    MOV	R0, R1
0x0CBE	0xB291    UXTH	R1, R2
0x0CC0	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x0CC2	0xB410    PUSH	(R4)
0x0CC4	0xF000FA0A  BL	_GPIO_Config+0
0x0CC8	0xB001    ADD	SP, SP, #4
0x0CCA	0xE014    B	L_GPIO_Alternate_Function_Enable31
L_GPIO_Alternate_Function_Enable30:
;__Lib_GPIO_MSP.c, 212 :: 		
; tmpPinDsc start address is: 44 (R11)
0x0CCC	0xF10B0108  ADD	R1, R11, #8
0x0CD0	0x7809    LDRB	R1, [R1, #0]
0x0CD2	0xB2CC    UXTB	R4, R1
0x0CD4	0xF10B0106  ADD	R1, R11, #6
0x0CD8	0x8809    LDRH	R1, [R1, #0]
0x0CDA	0xB28B    UXTH	R3, R1
0x0CDC	0xF10B0104  ADD	R1, R11, #4
0x0CE0	0x8809    LDRH	R1, [R1, #0]
0x0CE2	0xB28A    UXTH	R2, R1
0x0CE4	0xF8DB1000  LDR	R1, [R11, #0]
; tmpPinDsc end address is: 44 (R11)
0x0CE8	0x4608    MOV	R0, R1
0x0CEA	0xB291    UXTH	R1, R2
0x0CEC	0x22FF    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x0CEE	0xB410    PUSH	(R4)
0x0CF0	0xF000F9F4  BL	_GPIO_Config+0
0x0CF4	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable31:
;__Lib_GPIO_MSP.c, 206 :: 		
0x0CF6	0xF10A0A01  ADD	R10, R10, #1
0x0CFA	0xFA5FFA8A  UXTB	R10, R10
;__Lib_GPIO_MSP.c, 213 :: 		
; module end address is: 36 (R9)
; cnt end address is: 40 (R10)
0x0CFE	0xE7BF    B	L_GPIO_Alternate_Function_Enable27
L_GPIO_Alternate_Function_Enable28:
;__Lib_GPIO_MSP.c, 214 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0D00	0xF8DDE000  LDR	LR, [SP, #0]
0x0D04	0xB001    ADD	SP, SP, #4
0x0D06	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_I2C_MSP_I2C_disableModule:
;__Lib_I2C_MSP.c, 77 :: 		
; I2C_BASE start address is: 0 (R0)
0x0D08	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 78 :: 		
0x0D0A	0x2201    MOVS	R2, #1
0x0D0C	0x8801    LDRH	R1, [R0, #0]
0x0D0E	0xF3620100  BFI	R1, R2, #0, #1
0x0D12	0x8001    STRH	R1, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 79 :: 		
L_end_I2C_disableModule:
0x0D14	0xB001    ADD	SP, SP, #4
0x0D16	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_disableModule
__Lib_I2C_MSP_I2C_SetClockSource:
;__Lib_I2C_MSP.c, 85 :: 		
; clockSource start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0D18	0xB081    SUB	SP, SP, #4
; clockSource end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; clockSource start address is: 4 (R1)
;__Lib_I2C_MSP.c, 86 :: 		
0x0D1A	0x8803    LDRH	R3, [R0, #0]
0x0D1C	0xF64F723F  MOVW	R2, #65343
0x0D20	0xEA030202  AND	R2, R3, R2, LSL #0
0x0D24	0x8002    STRH	R2, [R0, #0]
;__Lib_I2C_MSP.c, 87 :: 		
0x0D26	0x8802    LDRH	R2, [R0, #0]
0x0D28	0x430A    ORRS	R2, R1
; clockSource end address is: 4 (R1)
0x0D2A	0x8002    STRH	R2, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 88 :: 		
L_end_I2C_SetClockSource:
0x0D2C	0xB001    ADD	SP, SP, #4
0x0D2E	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_SetClockSource
__Lib_I2C_MSP_I2C_setMode:
;__Lib_I2C_MSP.c, 99 :: 		
; mode start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x10A8	0xB081    SUB	SP, SP, #4
; mode end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_MSP.c, 100 :: 		
0x10AA	0xB28B    UXTH	R3, R1
; mode end address is: 4 (R1)
0x10AC	0x8802    LDRH	R2, [R0, #0]
0x10AE	0xF3631204  BFI	R2, R3, #4, #1
0x10B2	0x8002    STRH	R2, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 101 :: 		
L_end_I2C_setMode:
0x10B4	0xB001    ADD	SP, SP, #4
0x10B6	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_setMode
__Lib_I2C_MSP_I2C_enableModule:
;__Lib_I2C_MSP.c, 81 :: 		
; I2C_BASE start address is: 0 (R0)
0x0E30	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 82 :: 		
0x0E32	0x2200    MOVS	R2, #0
0x0E34	0x8801    LDRH	R1, [R0, #0]
0x0E36	0xF3620100  BFI	R1, R2, #0, #1
0x0E3A	0x8001    STRH	R1, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 83 :: 		
L_end_I2C_enableModule:
0x0E3C	0xB001    ADD	SP, SP, #4
0x0E3E	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_enableModule
__Lib_I2C_MSP_I2C_clearInterruptFlag:
;__Lib_I2C_MSP.c, 103 :: 		
; mask start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1078	0xB081    SUB	SP, SP, #4
; mask end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; mask start address is: 4 (R1)
;__Lib_I2C_MSP.c, 104 :: 		
0x107A	0xF200042C  ADDW	R4, R0, #44
; I2C_BASE end address is: 0 (R0)
0x107E	0x43CB    MVN	R3, R1
0x1080	0xB29B    UXTH	R3, R3
; mask end address is: 4 (R1)
0x1082	0x8822    LDRH	R2, [R4, #0]
0x1084	0x401A    ANDS	R2, R3
0x1086	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 105 :: 		
L_end_I2C_clearInterruptFlag:
0x1088	0xB001    ADD	SP, SP, #4
0x108A	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_clearInterruptFlag
__Lib_I2C_MSP_I2C_enableInterrupt:
;__Lib_I2C_MSP.c, 107 :: 		
; mask start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0C64	0xB081    SUB	SP, SP, #4
; mask end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; mask start address is: 4 (R1)
;__Lib_I2C_MSP.c, 108 :: 		
0x0C66	0xF200032A  ADDW	R3, R0, #42
; I2C_BASE end address is: 0 (R0)
0x0C6A	0x881A    LDRH	R2, [R3, #0]
0x0C6C	0x430A    ORRS	R2, R1
; mask end address is: 4 (R1)
0x0C6E	0x801A    STRH	R2, [R3, #0]
;__Lib_I2C_MSP.c, 109 :: 		
L_end_I2C_enableInterrupt:
0x0C70	0xB001    ADD	SP, SP, #4
0x0C72	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_enableInterrupt
clicker_2_MSP432__i2cInit_2:
;__c2_msp432_i2c.c, 45 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
0x2108	0xB081    SUB	SP, SP, #4
0x210A	0xF8CDE000  STR	LR, [SP, #0]
;__c2_msp432_i2c.c, 47 :: 		I2C1_Init();
0x210E	0xF7FFFCC3  BL	_I2C1_Init+0
;__c2_msp432_i2c.c, 48 :: 		return _MIKROBUS_OK;
0x2112	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_i2c.c, 49 :: 		}
L_end__i2cInit_2:
0x2114	0xF8DDE000  LDR	LR, [SP, #0]
0x2118	0xB001    ADD	SP, SP, #4
0x211A	0x4770    BX	LR
; end of clicker_2_MSP432__i2cInit_2
clicker_2_MSP432__i2cInit_3:
;__c2_msp432_i2c.c, 51 :: 		static T_mikrobus_ret _i2cInit_3(const uint32_t* cfg)
0x2700	0xB081    SUB	SP, SP, #4
0x2702	0xF8CDE000  STR	LR, [SP, #0]
;__c2_msp432_i2c.c, 53 :: 		I2C2_Init();
0x2706	0xF7FFF9A1  BL	_I2C2_Init+0
;__c2_msp432_i2c.c, 54 :: 		return _MIKROBUS_OK;
0x270A	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_i2c.c, 55 :: 		}
L_end__i2cInit_3:
0x270C	0xF8DDE000  LDR	LR, [SP, #0]
0x2710	0xB001    ADD	SP, SP, #4
0x2712	0x4770    BX	LR
; end of clicker_2_MSP432__i2cInit_3
_I2C2_Init:
;__Lib_I2C_MSP.c, 599 :: 		
0x1A4C	0xB081    SUB	SP, SP, #4
0x1A4E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_MSP.c, 600 :: 		
0x1A52	0x4B05    LDR	R3, [PC, #20]
0x1A54	0xF2400280  MOVW	R2, #128
0x1A58	0x4904    LDR	R1, [PC, #16]
0x1A5A	0x4805    LDR	R0, [PC, #20]
0x1A5C	0xF7FFFD82  BL	__Lib_I2C_MSP_I2Cx_Init_Advanced+0
;__Lib_I2C_MSP.c, 601 :: 		
L_end_I2C2_Init:
0x1A60	0xF8DDE000  LDR	LR, [SP, #0]
0x1A64	0xB001    ADD	SP, SP, #4
0x1A66	0x4770    BX	LR
0x1A68	0x2EB80000  	__GPIO_MODULE_I2CB2_B67+0
0x1A6C	0x86A00001  	#100000
0x1A70	0x28004000  	EUSCI_B2_UCB2CTLW0+0
; end of _I2C2_Init
clicker_2_MSP432__i2cInit_4:
;__c2_msp432_i2c.c, 57 :: 		static T_mikrobus_ret _i2cInit_4(const uint32_t* cfg)
0x2714	0xB081    SUB	SP, SP, #4
0x2716	0xF8CDE000  STR	LR, [SP, #0]
;__c2_msp432_i2c.c, 59 :: 		I2C2_Init();
0x271A	0xF7FFF997  BL	_I2C2_Init+0
;__c2_msp432_i2c.c, 60 :: 		return _MIKROBUS_OK;
0x271E	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_i2c.c, 61 :: 		}
L_end__i2cInit_4:
0x2720	0xF8DDE000  LDR	LR, [SP, #0]
0x2724	0xB001    ADD	SP, SP, #4
0x2726	0x4770    BX	LR
; end of clicker_2_MSP432__i2cInit_4
_mikrobus_logInit:
;clicker_2_MSP432.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2A20	0xB081    SUB	SP, SP, #4
0x2A22	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;clicker_2_MSP432.c, 284 :: 		switch( port )
0x2A26	0xE015    B	L_mikrobus_logInit177
; port end address is: 0 (R0)
;clicker_2_MSP432.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit179:
0x2A28	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2A2A	0xF7FFFE7D  BL	clicker_2_MSP432__log_init1+0
0x2A2E	0xE01C    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit180:
; baud start address is: 4 (R1)
0x2A30	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2A32	0xF7FFFE2F  BL	clicker_2_MSP432__log_init2+0
0x2A36	0xE018    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit181:
; baud start address is: 4 (R1)
0x2A38	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2A3A	0xF7FFFE3D  BL	clicker_2_MSP432__log_init3+0
0x2A3E	0xE014    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 296 :: 		case _MIKROBUS4: return _log_init4( baud );
L_mikrobus_logInit182:
; baud start address is: 4 (R1)
0x2A40	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2A42	0xF7FFFE4B  BL	clicker_2_MSP432__log_init4+0
0x2A46	0xE010    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 305 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit183:
; baud start address is: 4 (R1)
0x2A48	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2A4A	0xF7FFFA23  BL	clicker_2_MSP432__log_initUart+0
0x2A4E	0xE00C    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit184:
0x2A50	0x2001    MOVS	R0, #1
0x2A52	0xE00A    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 314 :: 		}
L_mikrobus_logInit177:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2A54	0x2800    CMP	R0, #0
0x2A56	0xD0E7    BEQ	L_mikrobus_logInit179
0x2A58	0x2801    CMP	R0, #1
0x2A5A	0xD0E9    BEQ	L_mikrobus_logInit180
0x2A5C	0x2802    CMP	R0, #2
0x2A5E	0xD0EB    BEQ	L_mikrobus_logInit181
0x2A60	0x2803    CMP	R0, #3
0x2A62	0xD0ED    BEQ	L_mikrobus_logInit182
0x2A64	0x2810    CMP	R0, #16
0x2A66	0xD0EF    BEQ	L_mikrobus_logInit183
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x2A68	0xE7F2    B	L_mikrobus_logInit184
;clicker_2_MSP432.c, 316 :: 		}
L_end_mikrobus_logInit:
0x2A6A	0xF8DDE000  LDR	LR, [SP, #0]
0x2A6E	0xB001    ADD	SP, SP, #4
0x2A70	0x4770    BX	LR
; end of _mikrobus_logInit
clicker_2_MSP432__log_init1:
;__c2_msp432_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x2728	0xB081    SUB	SP, SP, #4
0x272A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 25 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x272E	0xF7FFF95D  BL	_UART2_Init+0
;__c2_msp432_log.c, 26 :: 		logger = UART2_Write;
0x2732	0x4A04    LDR	R2, [PC, #16]
0x2734	0x4904    LDR	R1, [PC, #16]
0x2736	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 27 :: 		return 0;
0x2738	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 28 :: 		}
L_end__log_init1:
0x273A	0xF8DDE000  LDR	LR, [SP, #0]
0x273E	0xB001    ADD	SP, SP, #4
0x2740	0x4770    BX	LR
0x2742	0xBF00    NOP
0x2744	0x17E90000  	_UART2_Write+0
0x2748	0x00642000  	_logger+0
; end of clicker_2_MSP432__log_init1
_UART2_Init:
;__Lib_UART_MSP.c, 797 :: 		
; baudRate start address is: 0 (R0)
0x19EC	0xB081    SUB	SP, SP, #4
0x19EE	0xF8CDE000  STR	LR, [SP, #0]
0x19F2	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 798 :: 		
0x19F4	0x4A0B    LDR	R2, [PC, #44]
0x19F6	0x490C    LDR	R1, [PC, #48]
0x19F8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 799 :: 		
0x19FA	0x4A0C    LDR	R2, [PC, #48]
0x19FC	0x490C    LDR	R1, [PC, #48]
0x19FE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 800 :: 		
0x1A00	0x4A0C    LDR	R2, [PC, #48]
0x1A02	0x490D    LDR	R1, [PC, #52]
0x1A04	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 801 :: 		
0x1A06	0x4A0D    LDR	R2, [PC, #52]
0x1A08	0x490D    LDR	R1, [PC, #52]
0x1A0A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 803 :: 		
0x1A0C	0x480D    LDR	R0, [PC, #52]
0x1A0E	0xF7FFF931  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 804 :: 		
0x1A12	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x1A14	0x480C    LDR	R0, [PC, #48]
0x1A16	0xF7FFFE43  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 805 :: 		
L_end_UART2_Init:
0x1A1A	0xF8DDE000  LDR	LR, [SP, #0]
0x1A1E	0xB001    ADD	SP, SP, #4
0x1A20	0x4770    BX	LR
0x1A22	0xBF00    NOP
0x1A24	0x17E90000  	_UART2_Write+0
0x1A28	0x00E42000  	_UART_Wr_Ptr+0
0x1A2C	0xFFFFFFFF  	_UART2_Read+0
0x1A30	0x00E82000  	_UART_Rd_Ptr+0
0x1A34	0xFFFFFFFF  	_UART2_Data_Ready+0
0x1A38	0x00EC2000  	_UART_Rdy_Ptr+0
0x1A3C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x1A40	0x00F02000  	_UART_Tx_Idle_Ptr+0
0x1A44	0x30700000  	__GPIO_MODULE_UARTA2_B23+0
0x1A48	0x18004000  	EUSCI_A2_UCA2CTLW0+0
; end of _UART2_Init
__Lib_UART_MSP_UARTx_Init:
;__Lib_UART_MSP.c, 295 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x16A0	0xB081    SUB	SP, SP, #4
0x16A2	0xF8CDE000  STR	LR, [SP, #0]
0x16A6	0x4607    MOV	R7, R0
0x16A8	0x460C    MOV	R4, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 28 (R7)
; baudRate start address is: 16 (R4)
;__Lib_UART_MSP.c, 297 :: 		
0x16AA	0x4638    MOV	R0, R7
0x16AC	0xF7FFF8C2  BL	__Lib_UART_MSP_UARTx_Disable+0
;__Lib_UART_MSP.c, 299 :: 		
0x16B0	0xF2400180  MOVW	R1, #128
0x16B4	0x4638    MOV	R0, R7
0x16B6	0xF7FFF8B1  BL	__Lib_UART_MSP_UARTx_SetClockSource+0
;__Lib_UART_MSP.c, 301 :: 		
0x16BA	0xF2400100  MOVW	R1, #0
0x16BE	0x4638    MOV	R0, R7
0x16C0	0xF7FFF862  BL	__Lib_UART_MSP_UARTx_SetSB+0
;__Lib_UART_MSP.c, 303 :: 		
0x16C4	0xF2400100  MOVW	R1, #0
0x16C8	0x4638    MOV	R0, R7
0x16CA	0xF7FFF9E9  BL	__Lib_UART_MSP_UARTx_SetStopBits+0
;__Lib_UART_MSP.c, 305 :: 		
0x16CE	0xF2400100  MOVW	R1, #0
0x16D2	0x4638    MOV	R0, R7
0x16D4	0xF7FFF9BE  BL	__Lib_UART_MSP_UARTx_SetParity+0
;__Lib_UART_MSP.c, 307 :: 		
0x16D8	0xF2400100  MOVW	R1, #0
0x16DC	0x4638    MOV	R0, R7
0x16DE	0xF7FFF9EF  BL	__Lib_UART_MSP_UARTx_SetMode+0
;__Lib_UART_MSP.c, 309 :: 		
0x16E2	0xF2400100  MOVW	R1, #0
0x16E6	0x4638    MOV	R0, R7
0x16E8	0xF7FFFAAC  BL	__Lib_UART_MSP_UARTx_SetDataLength+0
;__Lib_UART_MSP.c, 311 :: 		
0x16EC	0x4621    MOV	R1, R4
; baudRate end address is: 16 (R4)
0x16EE	0x4638    MOV	R0, R7
0x16F0	0xF7FFF9F8  BL	__Lib_UART_MSP_UARTx_SetBaudRate+0
;__Lib_UART_MSP.c, 313 :: 		
0x16F4	0x4638    MOV	R0, R7
; uartBase end address is: 28 (R7)
0x16F6	0xF7FFF8B9  BL	__Lib_UART_MSP_UARTx_Enable+0
;__Lib_UART_MSP.c, 314 :: 		
L_end_UARTx_Init:
0x16FA	0xF8DDE000  LDR	LR, [SP, #0]
0x16FE	0xB001    ADD	SP, SP, #4
0x1700	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Init
__Lib_UART_MSP_UARTx_Disable:
;__Lib_UART_MSP.c, 89 :: 		
; uartBase start address is: 0 (R0)
0x0834	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_MSP.c, 90 :: 		
0x0836	0x8801    LDRH	R1, [R0, #0]
0x0838	0xF0410101  ORR	R1, R1, #1
0x083C	0x8001    STRH	R1, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 91 :: 		
L_end_UARTx_Disable:
0x083E	0xB001    ADD	SP, SP, #4
0x0840	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Disable
__Lib_UART_MSP_UARTx_SetClockSource:
;__Lib_UART_MSP.c, 114 :: 		
; clockSource start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x081C	0xB081    SUB	SP, SP, #4
; clockSource end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; clockSource start address is: 4 (R1)
;__Lib_UART_MSP.c, 115 :: 		
0x081E	0x8803    LDRH	R3, [R0, #0]
0x0820	0xF64F723F  MOVW	R2, #65343
0x0824	0xEA030202  AND	R2, R3, R2, LSL #0
0x0828	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 116 :: 		
0x082A	0x8802    LDRH	R2, [R0, #0]
0x082C	0x430A    ORRS	R2, R1
; clockSource end address is: 4 (R1)
0x082E	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 117 :: 		
L_end_UARTx_SetClockSource:
0x0830	0xB001    ADD	SP, SP, #4
0x0832	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetClockSource
__Lib_UART_MSP_UARTx_SetSB:
;__Lib_UART_MSP.c, 128 :: 		
; sb start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0788	0xB081    SUB	SP, SP, #4
; sb end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; sb start address is: 4 (R1)
;__Lib_UART_MSP.c, 129 :: 		
0x078A	0xB931    CBNZ	R1, L___Lib_UART_MSP_UARTx_SetSB8
; sb end address is: 4 (R1)
;__Lib_UART_MSP.c, 130 :: 		
0x078C	0x8803    LDRH	R3, [R0, #0]
0x078E	0xF64D72FF  MOVW	R2, #57343
0x0792	0xEA030202  AND	R2, R3, R2, LSL #0
0x0796	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x0798	0xE002    B	L___Lib_UART_MSP_UARTx_SetSB9
L___Lib_UART_MSP_UARTx_SetSB8:
;__Lib_UART_MSP.c, 132 :: 		
; sb start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x079A	0x8802    LDRH	R2, [R0, #0]
0x079C	0x430A    ORRS	R2, R1
; sb end address is: 4 (R1)
0x079E	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetSB9:
;__Lib_UART_MSP.c, 133 :: 		
L_end_UARTx_SetSB:
0x07A0	0xB001    ADD	SP, SP, #4
0x07A2	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetSB
__Lib_UART_MSP_UARTx_SetStopBits:
;__Lib_UART_MSP.c, 144 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0AA0	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_MSP.c, 145 :: 		
0x0AA2	0xF5B16F00  CMP	R1, #2048
0x0AA6	0xD103    BNE	L___Lib_UART_MSP_UARTx_SetStopBits10
;__Lib_UART_MSP.c, 146 :: 		
0x0AA8	0x8802    LDRH	R2, [R0, #0]
0x0AAA	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x0AAC	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x0AAE	0xE005    B	L___Lib_UART_MSP_UARTx_SetStopBits11
L___Lib_UART_MSP_UARTx_SetStopBits10:
;__Lib_UART_MSP.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x0AB0	0x8803    LDRH	R3, [R0, #0]
0x0AB2	0xF24F72FF  MOVW	R2, #63487
0x0AB6	0xEA030202  AND	R2, R3, R2, LSL #0
0x0ABA	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetStopBits11:
;__Lib_UART_MSP.c, 149 :: 		
L_end_UARTx_SetStopBits:
0x0ABC	0xB001    ADD	SP, SP, #4
0x0ABE	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetStopBits
__Lib_UART_MSP_UARTx_SetParity:
;__Lib_UART_MSP.c, 161 :: 		
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0A54	0xB081    SUB	SP, SP, #4
; parity end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parity start address is: 4 (R1)
;__Lib_UART_MSP.c, 162 :: 		
0x0A56	0xE019    B	L___Lib_UART_MSP_UARTx_SetParity12
; parity end address is: 4 (R1)
;__Lib_UART_MSP.c, 163 :: 		
L___Lib_UART_MSP_UARTx_SetParity14:
;__Lib_UART_MSP.c, 164 :: 		
0x0A58	0x8803    LDRH	R3, [R0, #0]
0x0A5A	0xF64772FF  MOVW	R2, #32767
0x0A5E	0xEA030202  AND	R2, R3, R2, LSL #0
0x0A62	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 165 :: 		
0x0A64	0xE019    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 168 :: 		
L___Lib_UART_MSP_UARTx_SetParity15:
;__Lib_UART_MSP.c, 169 :: 		
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0A66	0x8802    LDRH	R2, [R0, #0]
0x0A68	0xF4424200  ORR	R2, R2, #32768
0x0A6C	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 170 :: 		
0x0A6E	0x8802    LDRH	R2, [R0, #0]
0x0A70	0x430A    ORRS	R2, R1
; parity end address is: 4 (R1)
0x0A72	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 171 :: 		
0x0A74	0xE011    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 174 :: 		
L___Lib_UART_MSP_UARTx_SetParity16:
;__Lib_UART_MSP.c, 175 :: 		
; uartBase start address is: 0 (R0)
0x0A76	0x8802    LDRH	R2, [R0, #0]
0x0A78	0xF4424200  ORR	R2, R2, #32768
0x0A7C	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 176 :: 		
0x0A7E	0x8803    LDRH	R3, [R0, #0]
0x0A80	0xF64B72FF  MOVW	R2, #49151
0x0A84	0xEA030202  AND	R2, R3, R2, LSL #0
0x0A88	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 177 :: 		
0x0A8A	0xE006    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 179 :: 		
L___Lib_UART_MSP_UARTx_SetParity12:
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0A8C	0x2900    CMP	R1, #0
0x0A8E	0xD0E3    BEQ	L___Lib_UART_MSP_UARTx_SetParity14
0x0A90	0xF5B14F80  CMP	R1, #16384
0x0A94	0xD0E7    BEQ	L___Lib_UART_MSP_UARTx_SetParity15
0x0A96	0x2900    CMP	R1, #0
0x0A98	0xD0ED    BEQ	L___Lib_UART_MSP_UARTx_SetParity16
; uartBase end address is: 0 (R0)
; parity end address is: 4 (R1)
L___Lib_UART_MSP_UARTx_SetParity13:
;__Lib_UART_MSP.c, 180 :: 		
L_end_UARTx_SetParity:
0x0A9A	0xB001    ADD	SP, SP, #4
0x0A9C	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetParity
__Lib_UART_MSP_UARTx_SetMode:
;__Lib_UART_MSP.c, 191 :: 		
; mode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0AC0	0xB081    SUB	SP, SP, #4
; mode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_UART_MSP.c, 192 :: 		
0x0AC2	0xF5B17F80  CMP	R1, #256
0x0AC6	0xD104    BNE	L___Lib_UART_MSP_UARTx_SetMode17
; mode end address is: 4 (R1)
;__Lib_UART_MSP.c, 193 :: 		
0x0AC8	0x8802    LDRH	R2, [R0, #0]
0x0ACA	0xF4427280  ORR	R2, R2, #256
0x0ACE	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x0AD0	0xE005    B	L___Lib_UART_MSP_UARTx_SetMode18
L___Lib_UART_MSP_UARTx_SetMode17:
;__Lib_UART_MSP.c, 195 :: 		
; uartBase start address is: 0 (R0)
0x0AD2	0x8803    LDRH	R3, [R0, #0]
0x0AD4	0xF64F62FF  MOVW	R2, #65279
0x0AD8	0xEA030202  AND	R2, R3, R2, LSL #0
0x0ADC	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetMode18:
;__Lib_UART_MSP.c, 196 :: 		
L_end_UARTx_SetMode:
0x0ADE	0xB001    ADD	SP, SP, #4
0x0AE0	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetMode
__Lib_UART_MSP_UARTx_SetDataLength:
;__Lib_UART_MSP.c, 207 :: 		
; dataLength start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0C44	0xB081    SUB	SP, SP, #4
; dataLength end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; dataLength start address is: 4 (R1)
;__Lib_UART_MSP.c, 208 :: 		
0x0C46	0xF5B15F80  CMP	R1, #4096
0x0C4A	0xD103    BNE	L___Lib_UART_MSP_UARTx_SetDataLength19
;__Lib_UART_MSP.c, 209 :: 		
0x0C4C	0x8802    LDRH	R2, [R0, #0]
0x0C4E	0x430A    ORRS	R2, R1
; dataLength end address is: 4 (R1)
0x0C50	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x0C52	0xE005    B	L___Lib_UART_MSP_UARTx_SetDataLength20
L___Lib_UART_MSP_UARTx_SetDataLength19:
;__Lib_UART_MSP.c, 211 :: 		
; uartBase start address is: 0 (R0)
0x0C54	0x8803    LDRH	R3, [R0, #0]
0x0C56	0xF64E72FF  MOVW	R2, #61439
0x0C5A	0xEA030202  AND	R2, R3, R2, LSL #0
0x0C5E	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetDataLength20:
;__Lib_UART_MSP.c, 212 :: 		
L_end_UARTx_SetDataLength:
0x0C60	0xB001    ADD	SP, SP, #4
0x0C62	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetDataLength
__Lib_UART_MSP_UARTx_SetBaudRate:
;__Lib_UART_MSP.c, 240 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0AE4	0xB088    SUB	SP, SP, #32
0x0AE6	0xF8CDE000  STR	LR, [SP, #0]
0x0AEA	0x4605    MOV	R5, R0
0x0AEC	0x460E    MOV	R6, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 20 (R5)
; baudRate start address is: 24 (R6)
;__Lib_UART_MSP.c, 250 :: 		
0x0AEE	0xAA04    ADD	R2, SP, #16
0x0AF0	0x4610    MOV	R0, R2
0x0AF2	0xF000F945  BL	_CS_GetClocksFrequency+0
;__Lib_UART_MSP.c, 252 :: 		
0x0AF6	0xAA04    ADD	R2, SP, #16
0x0AF8	0x4611    MOV	R1, R2
0x0AFA	0x4628    MOV	R0, R5
0x0AFC	0xF7FFFBD4  BL	__Lib_UART_MSP_UARTx_GetFreq+0
; uartFreq start address is: 0 (R0)
;__Lib_UART_MSP.c, 254 :: 		
0x0B00	0xEE000A90  VMOV	S1, R0
0x0B04	0xEEF80A60  VCVT.F32.U32	S1, S1
; uartFreq end address is: 0 (R0)
0x0B08	0xEE006A10  VMOV	S0, R6
0x0B0C	0xEEB80A40  VCVT.F32.U32	S0, S0
; baudRate end address is: 24 (R6)
0x0B10	0xEE800A80  VDIV.F32	S0, S1, S0
; Nf start address is: 8 (S2)
0x0B14	0xEEB01A40  VMOV.F32	S2, S0
;__Lib_UART_MSP.c, 256 :: 		
0x0B18	0xAA01    ADD	R2, SP, #4
0x0B1A	0x4610    MOV	R0, R2
0x0B1C	0xF7FFFBE0  BL	__Lib_UART_MSP__modf+0
;__Lib_UART_MSP.c, 258 :: 		
0x0B20	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0B24	0xEEFC0A60  VCVT.U32.F32	S1, S1
0x0B28	0xEE102A90  VMOV	R2, S1
0x0B2C	0xB292    UXTH	R2, R2
; idiv start address is: 4 (R1)
0x0B2E	0xB291    UXTH	R1, R2
;__Lib_UART_MSP.c, 259 :: 		
0x0B30	0x4A41    LDR	R2, [PC, #260]
0x0B32	0xEE002A90  VMOV	S1, R2
0x0B36	0xEE200A20  VMUL.F32	S0, S0, S1
0x0B3A	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0B3E	0xEE100A10  VMOV	R0, S0
0x0B42	0xB280    UXTH	R0, R0
; imod start address is: 0 (R0)
;__Lib_UART_MSP.c, 262 :: 		
0x0B44	0xF2050408  ADDW	R4, R5, #8
0x0B48	0x8823    LDRH	R3, [R4, #0]
0x0B4A	0xF64F72FE  MOVW	R2, #65534
0x0B4E	0xEA030202  AND	R2, R3, R2, LSL #0
0x0B52	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 263 :: 		
0x0B54	0x2910    CMP	R1, #16
0x0B56	0xD92E    BLS	L___Lib_UART_MSP_UARTx_SetBaudRate28
; idiv end address is: 4 (R1)
;__Lib_UART_MSP.c, 265 :: 		
0x0B58	0xF2050308  ADDW	R3, R5, #8
0x0B5C	0x881A    LDRH	R2, [R3, #0]
0x0B5E	0xF0420201  ORR	R2, R2, #1
0x0B62	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 266 :: 		
0x0B64	0xEEB30A00  VMOV.F32	S0, #16
0x0B68	0xEE810A00  VDIV.F32	S0, S2, S0
0x0B6C	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0B70	0xEE102A10  VMOV	R2, S0
0x0B74	0xB292    UXTH	R2, R2
0x0B76	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_UART_MSP.c, 267 :: 		
0x0B7A	0xEEB30A00  VMOV.F32	S0, #16
0x0B7E	0xEEC10A00  VDIV.F32	S1, S2, S0
0x0B82	0xEEB30A00  VMOV.F32	S0, #16
0x0B86	0xEE810A00  VDIV.F32	S0, S2, S0
; Nf end address is: 8 (S2)
0x0B8A	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0B8E	0xEE102A10  VMOV	R2, S0
0x0B92	0xB292    UXTH	R2, R2
0x0B94	0xEE002A10  VMOV	S0, R2
0x0B98	0xEEB80A40  VCVT.F32.U32	S0, S0
0x0B9C	0xEE700AC0  VSUB.F32	S1, S1, S0
0x0BA0	0xEEB30A00  VMOV.F32	S0, #16
0x0BA4	0xEE200A80  VMUL.F32	S0, S1, S0
0x0BA8	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0BAC	0xEE102A10  VMOV	R2, S0
0x0BB0	0xB292    UXTH	R2, R2
0x0BB2	0xF8AD200A  STRH	R2, [SP, #10]
;__Lib_UART_MSP.c, 268 :: 		
L___Lib_UART_MSP_UARTx_SetBaudRate28:
;__Lib_UART_MSP.c, 270 :: 		
0x0BB6	0xB920    CBNZ	R0, L___Lib_UART_MSP_UARTx_SetBaudRate29
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 271 :: 		
0x0BB8	0x2200    MOVS	R2, #0
0x0BBA	0xF8AD200C  STRH	R2, [SP, #12]
0x0BBE	0x4628    MOV	R0, R5
0x0BC0	0xE016    B	L___Lib_UART_MSP_UARTx_SetBaudRate30
L___Lib_UART_MSP_UARTx_SetBaudRate29:
;__Lib_UART_MSP.c, 273 :: 		
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
0x0BC2	0x2401    MOVS	R4, #1
; uartBase end address is: 20 (R5)
; i end address is: 16 (R4)
0x0BC4	0x4629    MOV	R1, R5
L___Lib_UART_MSP_UARTx_SetBaudRate31:
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
; imod end address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x0BC6	0x2C24    CMP	R4, #36
0x0BC8	0xD211    BCS	L___Lib_UART_MSP_UARTx_SetBaudRate32
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 274 :: 		
; imod start address is: 0 (R0)
0x0BCA	0x0063    LSLS	R3, R4, #1
0x0BCC	0x4A1B    LDR	R2, [PC, #108]
0x0BCE	0x18D2    ADDS	R2, R2, R3
0x0BD0	0x8812    LDRH	R2, [R2, #0]
0x0BD2	0x4290    CMP	R0, R2
0x0BD4	0xD208    BCS	L___Lib_UART_MSP_UARTx_SetBaudRate34
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 275 :: 		
0x0BD6	0x1E62    SUBS	R2, R4, #1
0x0BD8	0xB212    SXTH	R2, R2
; i end address is: 16 (R4)
0x0BDA	0x0053    LSLS	R3, R2, #1
0x0BDC	0x4A18    LDR	R2, [PC, #96]
0x0BDE	0x18D2    ADDS	R2, R2, R3
0x0BE0	0x8812    LDRH	R2, [R2, #0]
0x0BE2	0xF8AD200C  STRH	R2, [SP, #12]
;__Lib_UART_MSP.c, 276 :: 		
0x0BE6	0xE002    B	L___Lib_UART_MSP_UARTx_SetBaudRate32
;__Lib_UART_MSP.c, 277 :: 		
L___Lib_UART_MSP_UARTx_SetBaudRate34:
;__Lib_UART_MSP.c, 273 :: 		
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
0x0BE8	0x1C64    ADDS	R4, R4, #1
0x0BEA	0xB2E4    UXTB	R4, R4
;__Lib_UART_MSP.c, 278 :: 		
; imod end address is: 0 (R0)
; i end address is: 16 (R4)
0x0BEC	0xE7EB    B	L___Lib_UART_MSP_UARTx_SetBaudRate31
L___Lib_UART_MSP_UARTx_SetBaudRate32:
;__Lib_UART_MSP.c, 279 :: 		
0x0BEE	0x4608    MOV	R0, R1
; uartBase end address is: 4 (R1)
L___Lib_UART_MSP_UARTx_SetBaudRate30:
;__Lib_UART_MSP.c, 281 :: 		
; uartBase start address is: 0 (R0)
0x0BF0	0x1D83    ADDS	R3, R0, #6
0x0BF2	0x2200    MOVS	R2, #0
0x0BF4	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 282 :: 		
0x0BF6	0x1D84    ADDS	R4, R0, #6
0x0BF8	0x8823    LDRH	R3, [R4, #0]
0x0BFA	0xF8BD2008  LDRH	R2, [SP, #8]
0x0BFE	0xEA430202  ORR	R2, R3, R2, LSL #0
0x0C02	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 284 :: 		
0x0C04	0xF2000308  ADDW	R3, R0, #8
0x0C08	0x881A    LDRH	R2, [R3, #0]
0x0C0A	0xF0020201  AND	R2, R2, #1
0x0C0E	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 285 :: 		
0x0C10	0xF2000408  ADDW	R4, R0, #8
; uartBase end address is: 0 (R0)
0x0C14	0xF8BD200C  LDRH	R2, [SP, #12]
0x0C18	0x0213    LSLS	R3, R2, #8
0x0C1A	0xB29B    UXTH	R3, R3
0x0C1C	0xF8BD200A  LDRH	R2, [SP, #10]
0x0C20	0x0112    LSLS	R2, R2, #4
0x0C22	0xB292    UXTH	R2, R2
0x0C24	0x4313    ORRS	R3, R2
0x0C26	0xB29B    UXTH	R3, R3
0x0C28	0x8822    LDRH	R2, [R4, #0]
0x0C2A	0x431A    ORRS	R2, R3
0x0C2C	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 286 :: 		
L_end_UARTx_SetBaudRate:
0x0C2E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C32	0xB008    ADD	SP, SP, #32
0x0C34	0x4770    BX	LR
0x0C36	0xBF00    NOP
0x0C38	0x4000461C  	#1176256512
0x0C3C	0x33AE0000  	__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+0
0x0C40	0x33F60000  	__Lib_UART_MSP__UART_UCBRSx_TABLE+0
; end of __Lib_UART_MSP_UARTx_SetBaudRate
__Lib_UART_MSP_UARTx_GetFreq:
;__Lib_UART_MSP.c, 221 :: 		
; clocks start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x02A8	0xB081    SUB	SP, SP, #4
; clocks end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; clocks start address is: 4 (R1)
;__Lib_UART_MSP.c, 224 :: 		
0x02AA	0x8802    LDRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x02AC	0xF00202C0  AND	R2, R2, #192
0x02B0	0xB292    UXTH	R2, R2
0x02B2	0x0992    LSRS	R2, R2, #6
0x02B4	0xB292    UXTH	R2, R2
; clockSource start address is: 0 (R0)
0x02B6	0xB290    UXTH	R0, R2
;__Lib_UART_MSP.c, 225 :: 		
0x02B8	0xB90A    CBNZ	R2, L___Lib_UART_MSP_UARTx_GetFreq21
; clocks end address is: 4 (R1)
; clockSource end address is: 0 (R0)
;__Lib_UART_MSP.c, 226 :: 		
0x02BA	0x2000    MOVS	R0, #0
0x02BC	0xE00E    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq21:
;__Lib_UART_MSP.c, 227 :: 		
; clockSource start address is: 0 (R0)
; clocks start address is: 4 (R1)
0x02BE	0x2801    CMP	R0, #1
0x02C0	0xD102    BNE	L___Lib_UART_MSP_UARTx_GetFreq23
; clockSource end address is: 0 (R0)
;__Lib_UART_MSP.c, 228 :: 		
0x02C2	0x680A    LDR	R2, [R1, #0]
; clocks end address is: 4 (R1)
0x02C4	0x4610    MOV	R0, R2
0x02C6	0xE009    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq23:
;__Lib_UART_MSP.c, 229 :: 		
; clockSource start address is: 0 (R0)
; clocks start address is: 4 (R1)
0x02C8	0x2802    CMP	R0, #2
0x02CA	0xD002    BEQ	L___Lib_UART_MSP_UARTx_GetFreq68
0x02CC	0x2803    CMP	R0, #3
0x02CE	0xD000    BEQ	L___Lib_UART_MSP_UARTx_GetFreq67
; clocks end address is: 4 (R1)
; clockSource end address is: 0 (R0)
0x02D0	0xE004    B	L___Lib_UART_MSP_UARTx_GetFreq27
L___Lib_UART_MSP_UARTx_GetFreq68:
; clocks start address is: 4 (R1)
L___Lib_UART_MSP_UARTx_GetFreq67:
;__Lib_UART_MSP.c, 230 :: 		
0x02D2	0xF201020C  ADDW	R2, R1, #12
; clocks end address is: 4 (R1)
0x02D6	0x6812    LDR	R2, [R2, #0]
0x02D8	0x4610    MOV	R0, R2
0x02DA	0xE7FF    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq27:
;__Lib_UART_MSP.c, 231 :: 		
L_end_UARTx_GetFreq:
0x02DC	0xB001    ADD	SP, SP, #4
0x02DE	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_GetFreq
__Lib_UART_MSP__modf:
;__Lib_UART_MSP.c, 63 :: 		
; iptr start address is: 0 (R0)
0x02E0	0xB082    SUB	SP, SP, #8
0x02E2	0xED8D0A01  VSTR.32	S0, [SP, #4]
; iptr end address is: 0 (R0)
; iptr start address is: 0 (R0)
;__Lib_UART_MSP.c, 67 :: 		
0x02E6	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x02EA	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x02EE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x02F2	0xDB0A    BLT	L___Lib_UART_MSP__modf1
0x02F4	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x02F8	0xEEB70A00  VMOV.F32	S0, #1
0x02FC	0xEEF40AC0  VCMPE.F32	S1, S0
0x0300	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0304	0xDA01    BGE	L___Lib_UART_MSP__modf1
0x0306	0x2101    MOVS	R1, #1
0x0308	0xE000    B	L___Lib_UART_MSP__modf0
L___Lib_UART_MSP__modf1:
0x030A	0x2100    MOVS	R1, #0
L___Lib_UART_MSP__modf0:
; bbb start address is: 4 (R1)
;__Lib_UART_MSP.c, 68 :: 		
0x030C	0xB989    CBNZ	R1, L___Lib_UART_MSP__modf65
; bbb end address is: 4 (R1)
0x030E	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0312	0xEEBF0A00  VMOV.F32	S0, #-1
0x0316	0xEEF40AC0  VCMPE.F32	S1, S0
0x031A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x031E	0xDD07    BLE	L___Lib_UART_MSP__modf64
0x0320	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0324	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0328	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x032C	0xDC00    BGT	L___Lib_UART_MSP__modf63
0x032E	0xE000    B	L___Lib_UART_MSP__modf61
L___Lib_UART_MSP__modf64:
L___Lib_UART_MSP__modf63:
0x0330	0xE008    B	L___Lib_UART_MSP__modf6
L___Lib_UART_MSP__modf61:
L___Lib_UART_MSP__modf65:
;__Lib_UART_MSP.c, 69 :: 		
0x0332	0xF04F0100  MOV	R1, #0
0x0336	0xEE001A10  VMOV	S0, R1
0x033A	0xED000A00  VSTR.32	S0, [R0, #0]
; iptr end address is: 0 (R0)
;__Lib_UART_MSP.c, 70 :: 		
0x033E	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0342	0xE023    B	L_end__modf
;__Lib_UART_MSP.c, 71 :: 		
L___Lib_UART_MSP__modf6:
;__Lib_UART_MSP.c, 73 :: 		
; iptr start address is: 0 (R0)
0x0344	0xA901    ADD	R1, SP, #4
0x0346	0x6809    LDR	R1, [R1, #0]
0x0348	0x0DC9    LSRS	R1, R1, #23
0x034A	0xF00101FF  AND	R1, R1, #255
0x034E	0x397F    SUBS	R1, #127
;__Lib_UART_MSP.c, 74 :: 		
0x0350	0xB289    UXTH	R1, R1
0x0352	0x2918    CMP	R1, #24
0x0354	0xD908    BLS	L___Lib_UART_MSP__modf7
;__Lib_UART_MSP.c, 75 :: 		
0x0356	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x035A	0xED000A00  VSTR.32	S0, [R0, #0]
; iptr end address is: 0 (R0)
;__Lib_UART_MSP.c, 76 :: 		
0x035E	0xF04F0100  MOV	R1, #0
0x0362	0xEE001A10  VMOV	S0, R1
0x0366	0xE011    B	L_end__modf
;__Lib_UART_MSP.c, 77 :: 		
L___Lib_UART_MSP__modf7:
;__Lib_UART_MSP.c, 78 :: 		
; iptr start address is: 0 (R0)
0x0368	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x036C	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0370	0xEE101A10  VMOV	R1, S0
0x0374	0xEE001A10  VMOV	S0, R1
0x0378	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x037C	0xED000A00  VSTR.32	S0, [R0, #0]
;__Lib_UART_MSP.c, 80 :: 		
0x0380	0xED500A00  VLDR.32	S1, [R0, #0]
; iptr end address is: 0 (R0)
0x0384	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0388	0xEE300A60  VSUB.F32	S0, S0, S1
;__Lib_UART_MSP.c, 81 :: 		
L_end__modf:
0x038C	0xB002    ADD	SP, SP, #8
0x038E	0x4770    BX	LR
; end of __Lib_UART_MSP__modf
__Lib_UART_MSP_UARTx_Enable:
;__Lib_UART_MSP.c, 99 :: 		
; uartBase start address is: 0 (R0)
0x086C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_MSP.c, 100 :: 		
0x086E	0x8802    LDRH	R2, [R0, #0]
0x0870	0xF64F71FE  MOVW	R1, #65534
0x0874	0xEA020101  AND	R1, R2, R1, LSL #0
0x0878	0x8001    STRH	R1, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 101 :: 		
L_end_UARTx_Enable:
0x087A	0xB001    ADD	SP, SP, #4
0x087C	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Enable
clicker_2_MSP432__log_init2:
;__c2_msp432_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x2694	0xB081    SUB	SP, SP, #4
0x2696	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 32 :: 		UART1_Init( baud );
; baud end address is: 0 (R0)
0x269A	0xF7FFF977  BL	_UART1_Init+0
;__c2_msp432_log.c, 33 :: 		logger = UART1_Write;
0x269E	0x4A04    LDR	R2, [PC, #16]
0x26A0	0x4904    LDR	R1, [PC, #16]
0x26A2	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 34 :: 		return 0;
0x26A4	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 35 :: 		}
L_end__log_init2:
0x26A6	0xF8DDE000  LDR	LR, [SP, #0]
0x26AA	0xB001    ADD	SP, SP, #4
0x26AC	0x4770    BX	LR
0x26AE	0xBF00    NOP
0x26B0	0x1AFD0000  	_UART1_Write+0
0x26B4	0x00642000  	_logger+0
; end of clicker_2_MSP432__log_init2
_UART1_Init:
;__Lib_UART_MSP.c, 675 :: 		
; baudRate start address is: 0 (R0)
0x198C	0xB081    SUB	SP, SP, #4
0x198E	0xF8CDE000  STR	LR, [SP, #0]
0x1992	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 676 :: 		
0x1994	0x4A0B    LDR	R2, [PC, #44]
0x1996	0x490C    LDR	R1, [PC, #48]
0x1998	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 677 :: 		
0x199A	0x4A0C    LDR	R2, [PC, #48]
0x199C	0x490C    LDR	R1, [PC, #48]
0x199E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 678 :: 		
0x19A0	0x4A0C    LDR	R2, [PC, #48]
0x19A2	0x490D    LDR	R1, [PC, #52]
0x19A4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 679 :: 		
0x19A6	0x4A0D    LDR	R2, [PC, #52]
0x19A8	0x490D    LDR	R1, [PC, #52]
0x19AA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 681 :: 		
0x19AC	0x480D    LDR	R0, [PC, #52]
0x19AE	0xF7FFF961  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 682 :: 		
0x19B2	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x19B4	0x480C    LDR	R0, [PC, #48]
0x19B6	0xF7FFFE73  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 683 :: 		
L_end_UART1_Init:
0x19BA	0xF8DDE000  LDR	LR, [SP, #0]
0x19BE	0xB001    ADD	SP, SP, #4
0x19C0	0x4770    BX	LR
0x19C2	0xBF00    NOP
0x19C4	0x1AFD0000  	_UART1_Write+0
0x19C8	0x00E42000  	_UART_Wr_Ptr+0
0x19CC	0xFFFFFFFF  	_UART1_Read+0
0x19D0	0x00E82000  	_UART_Rd_Ptr+0
0x19D4	0xFFFFFFFF  	_UART1_Data_Ready+0
0x19D8	0x00EC2000  	_UART_Rdy_Ptr+0
0x19DC	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x19E0	0x00F02000  	_UART_Tx_Idle_Ptr+0
0x19E4	0x32280000  	__GPIO_MODULE_UARTA1_A1011+0
0x19E8	0x14004000  	EUSCI_A1_UCA1CTLW0+0
; end of _UART1_Init
clicker_2_MSP432__log_init3:
;__c2_msp432_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0x26B8	0xB081    SUB	SP, SP, #4
0x26BA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 39 :: 		UART1_Init( baud );
; baud end address is: 0 (R0)
0x26BE	0xF7FFF965  BL	_UART1_Init+0
;__c2_msp432_log.c, 40 :: 		logger = UART1_Write;
0x26C2	0x4A04    LDR	R2, [PC, #16]
0x26C4	0x4904    LDR	R1, [PC, #16]
0x26C6	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 41 :: 		return 0;
0x26C8	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 42 :: 		}
L_end__log_init3:
0x26CA	0xF8DDE000  LDR	LR, [SP, #0]
0x26CE	0xB001    ADD	SP, SP, #4
0x26D0	0x4770    BX	LR
0x26D2	0xBF00    NOP
0x26D4	0x1AFD0000  	_UART1_Write+0
0x26D8	0x00642000  	_logger+0
; end of clicker_2_MSP432__log_init3
clicker_2_MSP432__log_init4:
;__c2_msp432_log.c, 44 :: 		static T_mikrobus_ret _log_init4(uint32_t baud)
; baud start address is: 0 (R0)
0x26DC	0xB081    SUB	SP, SP, #4
0x26DE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 46 :: 		UART1_Init( baud );
; baud end address is: 0 (R0)
0x26E2	0xF7FFF953  BL	_UART1_Init+0
;__c2_msp432_log.c, 47 :: 		logger = UART1_Write;
0x26E6	0x4A04    LDR	R2, [PC, #16]
0x26E8	0x4904    LDR	R1, [PC, #16]
0x26EA	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 48 :: 		return 0;
0x26EC	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 49 :: 		}
L_end__log_init4:
0x26EE	0xF8DDE000  LDR	LR, [SP, #0]
0x26F2	0xB001    ADD	SP, SP, #4
0x26F4	0x4770    BX	LR
0x26F6	0xBF00    NOP
0x26F8	0x1AFD0000  	_UART1_Write+0
0x26FC	0x00642000  	_logger+0
; end of clicker_2_MSP432__log_init4
clicker_2_MSP432__log_initUart:
;__c2_msp432_log.c, 51 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x1E94	0xB081    SUB	SP, SP, #4
0x1E96	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 53 :: 		UART0_Init( baud );
; baud end address is: 0 (R0)
0x1E9A	0xF7FFFD15  BL	_UART0_Init+0
;__c2_msp432_log.c, 54 :: 		logger = UART0_Write;
0x1E9E	0x4A04    LDR	R2, [PC, #16]
0x1EA0	0x4904    LDR	R1, [PC, #16]
0x1EA2	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 55 :: 		return 0;
0x1EA4	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 56 :: 		}
L_end__log_initUart:
0x1EA6	0xF8DDE000  LDR	LR, [SP, #0]
0x1EAA	0xB001    ADD	SP, SP, #4
0x1EAC	0x4770    BX	LR
0x1EAE	0xBF00    NOP
0x1EB0	0x1B190000  	_UART0_Write+0
0x1EB4	0x00642000  	_logger+0
; end of clicker_2_MSP432__log_initUart
_UART0_Init:
;__Lib_UART_MSP.c, 553 :: 		
; baudRate start address is: 0 (R0)
0x18C8	0xB081    SUB	SP, SP, #4
0x18CA	0xF8CDE000  STR	LR, [SP, #0]
0x18CE	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 554 :: 		
0x18D0	0x4A0B    LDR	R2, [PC, #44]
0x18D2	0x490C    LDR	R1, [PC, #48]
0x18D4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 555 :: 		
0x18D6	0x4A0C    LDR	R2, [PC, #48]
0x18D8	0x490C    LDR	R1, [PC, #48]
0x18DA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 556 :: 		
0x18DC	0x4A0C    LDR	R2, [PC, #48]
0x18DE	0x490D    LDR	R1, [PC, #52]
0x18E0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 557 :: 		
0x18E2	0x4A0D    LDR	R2, [PC, #52]
0x18E4	0x490D    LDR	R1, [PC, #52]
0x18E6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 559 :: 		
0x18E8	0x480D    LDR	R0, [PC, #52]
0x18EA	0xF7FFF9C3  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 560 :: 		
0x18EE	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x18F0	0x480C    LDR	R0, [PC, #48]
0x18F2	0xF7FFFED5  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 561 :: 		
L_end_UART0_Init:
0x18F6	0xF8DDE000  LDR	LR, [SP, #0]
0x18FA	0xB001    ADD	SP, SP, #4
0x18FC	0x4770    BX	LR
0x18FE	0xBF00    NOP
0x1900	0x1B190000  	_UART0_Write+0
0x1904	0x00E42000  	_UART_Wr_Ptr+0
0x1908	0xFFFFFFFF  	_UART0_Read+0
0x190C	0x00E82000  	_UART_Rd_Ptr+0
0x1910	0xFFFFFFFF  	_UART0_Data_Ready+0
0x1914	0x00EC2000  	_UART_Rdy_Ptr+0
0x1918	0xFFFFFFFF  	_UART0_Tx_Idle+0
0x191C	0x00F02000  	_UART_Tx_Idle_Ptr+0
0x1920	0x2F940000  	__GPIO_MODULE_UARTA0_A23+0
0x1924	0x10004000  	EUSCI_A0_UCA0CTLW0+0
; end of _UART0_Init
_mikrobus_logWrite:
;clicker_2_MSP432.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x2974	0xB083    SUB	SP, SP, #12
0x2976	0xF8CDE000  STR	LR, [SP, #0]
0x297A	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;clicker_2_MSP432.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x297C	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;clicker_2_MSP432.c, 321 :: 		uint8_t row = 13;
0x297E	0x220D    MOVS	R2, #13
0x2980	0xF88D2008  STRB	R2, [SP, #8]
0x2984	0x220A    MOVS	R2, #10
0x2986	0xF88D2009  STRB	R2, [SP, #9]
;clicker_2_MSP432.c, 322 :: 		uint8_t line = 10;
;clicker_2_MSP432.c, 323 :: 		switch( format )
0x298A	0xE01F    B	L_mikrobus_logWrite185
; format end address is: 4 (R1)
;clicker_2_MSP432.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite187:
;clicker_2_MSP432.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x298C	0xF7FFFA94  BL	clicker_2_MSP432__log_write+0
;clicker_2_MSP432.c, 327 :: 		break;
0x2990	0xE023    B	L_mikrobus_logWrite186
;clicker_2_MSP432.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite188:
;clicker_2_MSP432.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite189:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x2992	0x7802    LDRB	R2, [R0, #0]
0x2994	0xB12A    CBZ	R2, L_mikrobus_logWrite190
;clicker_2_MSP432.c, 331 :: 		_log_write( ptr );
0x2996	0x9001    STR	R0, [SP, #4]
0x2998	0xF7FFFA8E  BL	clicker_2_MSP432__log_write+0
0x299C	0x9801    LDR	R0, [SP, #4]
;clicker_2_MSP432.c, 332 :: 		ptr++;
0x299E	0x1C40    ADDS	R0, R0, #1
;clicker_2_MSP432.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x29A0	0xE7F7    B	L_mikrobus_logWrite189
L_mikrobus_logWrite190:
;clicker_2_MSP432.c, 334 :: 		break;
0x29A2	0xE01A    B	L_mikrobus_logWrite186
;clicker_2_MSP432.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite191:
;clicker_2_MSP432.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite192:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x29A4	0x7802    LDRB	R2, [R0, #0]
0x29A6	0xB12A    CBZ	R2, L_mikrobus_logWrite193
;clicker_2_MSP432.c, 338 :: 		_log_write( ptr );
0x29A8	0x9001    STR	R0, [SP, #4]
0x29AA	0xF7FFFA85  BL	clicker_2_MSP432__log_write+0
0x29AE	0x9801    LDR	R0, [SP, #4]
;clicker_2_MSP432.c, 339 :: 		ptr++;
0x29B0	0x1C40    ADDS	R0, R0, #1
;clicker_2_MSP432.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x29B2	0xE7F7    B	L_mikrobus_logWrite192
L_mikrobus_logWrite193:
;clicker_2_MSP432.c, 341 :: 		_log_write( &row );
0x29B4	0xAA02    ADD	R2, SP, #8
0x29B6	0x4610    MOV	R0, R2
0x29B8	0xF7FFFA7E  BL	clicker_2_MSP432__log_write+0
;clicker_2_MSP432.c, 342 :: 		_log_write( &line );
0x29BC	0xF10D0209  ADD	R2, SP, #9
0x29C0	0x4610    MOV	R0, R2
0x29C2	0xF7FFFA79  BL	clicker_2_MSP432__log_write+0
;clicker_2_MSP432.c, 343 :: 		break;
0x29C6	0xE008    B	L_mikrobus_logWrite186
;clicker_2_MSP432.c, 344 :: 		default :
L_mikrobus_logWrite194:
;clicker_2_MSP432.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x29C8	0x2006    MOVS	R0, #6
0x29CA	0xE007    B	L_end_mikrobus_logWrite
;clicker_2_MSP432.c, 346 :: 		}
L_mikrobus_logWrite185:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x29CC	0x2900    CMP	R1, #0
0x29CE	0xD0DD    BEQ	L_mikrobus_logWrite187
0x29D0	0x2901    CMP	R1, #1
0x29D2	0xD0DE    BEQ	L_mikrobus_logWrite188
0x29D4	0x2902    CMP	R1, #2
0x29D6	0xD0E5    BEQ	L_mikrobus_logWrite191
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x29D8	0xE7F6    B	L_mikrobus_logWrite194
L_mikrobus_logWrite186:
;clicker_2_MSP432.c, 347 :: 		return 0;
0x29DA	0x2000    MOVS	R0, #0
;clicker_2_MSP432.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x29DC	0xF8DDE000  LDR	LR, [SP, #0]
0x29E0	0xB003    ADD	SP, SP, #12
0x29E2	0x4770    BX	LR
; end of _mikrobus_logWrite
clicker_2_MSP432__log_write:
;__c2_msp432_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1EB8	0xB081    SUB	SP, SP, #4
0x1EBA	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__c2_msp432_log.c, 19 :: 		logger( *data_ );
0x1EBE	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1EC0	0xB2CC    UXTB	R4, R1
0x1EC2	0xB2A0    UXTH	R0, R4
0x1EC4	0x4C03    LDR	R4, [PC, #12]
0x1EC6	0x6824    LDR	R4, [R4, #0]
0x1EC8	0x47A0    BLX	R4
;__c2_msp432_log.c, 20 :: 		return 0;
0x1ECA	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 21 :: 		}
L_end__log_write:
0x1ECC	0xF8DDE000  LDR	LR, [SP, #0]
0x1ED0	0xB001    ADD	SP, SP, #4
0x1ED2	0x4770    BX	LR
0x1ED4	0x00642000  	_logger+0
; end of clicker_2_MSP432__log_write
_SPI1_Write:
;__Lib_SPI_MSP.c, 111 :: 		
; data_out start address is: 0 (R0)
0x1978	0xB081    SUB	SP, SP, #4
0x197A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_MSP.c, 112 :: 		
; data_out end address is: 0 (R0)
0x197E	0xF7FFFCE7  BL	__Lib_SPI_MSP_SPI1_Write_Static+0
;__Lib_SPI_MSP.c, 113 :: 		
L_end_SPI1_Write:
0x1982	0xF8DDE000  LDR	LR, [SP, #0]
0x1986	0xB001    ADD	SP, SP, #4
0x1988	0x4770    BX	LR
; end of _SPI1_Write
__Lib_SPI_MSP_SPI1_Write_Static:
;__Lib_SPI_MSP.c, 104 :: 		
; data_out start address is: 0 (R0)
0x1350	0xB081    SUB	SP, SP, #4
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 105 :: 		
L___Lib_SPI_MSP_SPI1_Write_Static1:
; data_out start address is: 0 (R0)
0x1352	0x4906    LDR	R1, [PC, #24]
0x1354	0x8809    LDRH	R1, [R1, #0]
0x1356	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI1_Write_Static2
0x1358	0xE7FB    B	L___Lib_SPI_MSP_SPI1_Write_Static1
L___Lib_SPI_MSP_SPI1_Write_Static2:
;__Lib_SPI_MSP.c, 106 :: 		
0x135A	0x4905    LDR	R1, [PC, #20]
0x135C	0x8008    STRH	R0, [R1, #0]
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 107 :: 		
L___Lib_SPI_MSP_SPI1_Write_Static3:
0x135E	0x4903    LDR	R1, [PC, #12]
0x1360	0x8809    LDRH	R1, [R1, #0]
0x1362	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI1_Write_Static4
0x1364	0xE7FB    B	L___Lib_SPI_MSP_SPI1_Write_Static3
L___Lib_SPI_MSP_SPI1_Write_Static4:
;__Lib_SPI_MSP.c, 108 :: 		
L_end_SPI1_Write_Static:
0x1366	0xB001    ADD	SP, SP, #4
0x1368	0x4770    BX	LR
0x136A	0xBF00    NOP
0x136C	0x01404202  	EUSCI_A0_UCA0STATW+0
0x1370	0x100E4000  	EUSCI_A0_UCA0TXBUF+0
; end of __Lib_SPI_MSP_SPI1_Write_Static
_SPI2_Write:
;__Lib_SPI_MSP.c, 191 :: 		
; data_out start address is: 0 (R0)
0x1964	0xB081    SUB	SP, SP, #4
0x1966	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_MSP.c, 192 :: 		
; data_out end address is: 0 (R0)
0x196A	0xF7FFFD15  BL	__Lib_SPI_MSP_SPI2_Write_Static+0
;__Lib_SPI_MSP.c, 193 :: 		
L_end_SPI2_Write:
0x196E	0xF8DDE000  LDR	LR, [SP, #0]
0x1972	0xB001    ADD	SP, SP, #4
0x1974	0x4770    BX	LR
; end of _SPI2_Write
__Lib_SPI_MSP_SPI2_Write_Static:
;__Lib_SPI_MSP.c, 184 :: 		
; data_out start address is: 0 (R0)
0x1398	0xB081    SUB	SP, SP, #4
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 185 :: 		
L___Lib_SPI_MSP_SPI2_Write_Static8:
; data_out start address is: 0 (R0)
0x139A	0x4906    LDR	R1, [PC, #24]
0x139C	0x8809    LDRH	R1, [R1, #0]
0x139E	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI2_Write_Static9
0x13A0	0xE7FB    B	L___Lib_SPI_MSP_SPI2_Write_Static8
L___Lib_SPI_MSP_SPI2_Write_Static9:
;__Lib_SPI_MSP.c, 186 :: 		
0x13A2	0x4905    LDR	R1, [PC, #20]
0x13A4	0x8008    STRH	R0, [R1, #0]
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 187 :: 		
L___Lib_SPI_MSP_SPI2_Write_Static10:
0x13A6	0x4903    LDR	R1, [PC, #12]
0x13A8	0x8809    LDRH	R1, [R1, #0]
0x13AA	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI2_Write_Static11
0x13AC	0xE7FB    B	L___Lib_SPI_MSP_SPI2_Write_Static10
L___Lib_SPI_MSP_SPI2_Write_Static11:
;__Lib_SPI_MSP.c, 188 :: 		
L_end_SPI2_Write_Static:
0x13AE	0xB001    ADD	SP, SP, #4
0x13B0	0x4770    BX	LR
0x13B2	0xBF00    NOP
0x13B4	0x81404202  	EUSCI_A1_UCA1STATW+0
0x13B8	0x140E4000  	EUSCI_A1_UCA1TXBUF+0
; end of __Lib_SPI_MSP_SPI2_Write_Static
_SPI3_Write:
;__Lib_SPI_MSP.c, 271 :: 		
; data_out start address is: 0 (R0)
0x1AC0	0xB081    SUB	SP, SP, #4
0x1AC2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_MSP.c, 272 :: 		
; data_out end address is: 0 (R0)
0x1AC6	0xF7FFFC79  BL	__Lib_SPI_MSP_SPI3_Write_Static+0
;__Lib_SPI_MSP.c, 273 :: 		
L_end_SPI3_Write:
0x1ACA	0xF8DDE000  LDR	LR, [SP, #0]
0x1ACE	0xB001    ADD	SP, SP, #4
0x1AD0	0x4770    BX	LR
; end of _SPI3_Write
__Lib_SPI_MSP_SPI3_Write_Static:
;__Lib_SPI_MSP.c, 264 :: 		
; data_out start address is: 0 (R0)
0x13BC	0xB081    SUB	SP, SP, #4
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 265 :: 		
L___Lib_SPI_MSP_SPI3_Write_Static15:
; data_out start address is: 0 (R0)
0x13BE	0x4906    LDR	R1, [PC, #24]
0x13C0	0x8809    LDRH	R1, [R1, #0]
0x13C2	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI3_Write_Static16
0x13C4	0xE7FB    B	L___Lib_SPI_MSP_SPI3_Write_Static15
L___Lib_SPI_MSP_SPI3_Write_Static16:
;__Lib_SPI_MSP.c, 266 :: 		
0x13C6	0x4905    LDR	R1, [PC, #20]
0x13C8	0x8008    STRH	R0, [R1, #0]
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 267 :: 		
L___Lib_SPI_MSP_SPI3_Write_Static17:
0x13CA	0x4903    LDR	R1, [PC, #12]
0x13CC	0x8809    LDRH	R1, [R1, #0]
0x13CE	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI3_Write_Static18
0x13D0	0xE7FB    B	L___Lib_SPI_MSP_SPI3_Write_Static17
L___Lib_SPI_MSP_SPI3_Write_Static18:
;__Lib_SPI_MSP.c, 268 :: 		
L_end_SPI3_Write_Static:
0x13D2	0xB001    ADD	SP, SP, #4
0x13D4	0x4770    BX	LR
0x13D6	0xBF00    NOP
0x13D8	0x01404203  	EUSCI_A2_UCA2STATW+0
0x13DC	0x180E4000  	EUSCI_A2_UCA2TXBUF+0
; end of __Lib_SPI_MSP_SPI3_Write_Static
_SPI4_Write:
;__Lib_SPI_MSP.c, 351 :: 		
; data_out start address is: 0 (R0)
0x1B5C	0xB081    SUB	SP, SP, #4
0x1B5E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_MSP.c, 352 :: 		
; data_out end address is: 0 (R0)
0x1B62	0xF7FFFCA3  BL	__Lib_SPI_MSP_SPI4_Write_Static+0
;__Lib_SPI_MSP.c, 353 :: 		
L_end_SPI4_Write:
0x1B66	0xF8DDE000  LDR	LR, [SP, #0]
0x1B6A	0xB001    ADD	SP, SP, #4
0x1B6C	0x4770    BX	LR
; end of _SPI4_Write
__Lib_SPI_MSP_SPI4_Write_Static:
;__Lib_SPI_MSP.c, 344 :: 		
; data_out start address is: 0 (R0)
0x14AC	0xB081    SUB	SP, SP, #4
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 345 :: 		
L___Lib_SPI_MSP_SPI4_Write_Static22:
; data_out start address is: 0 (R0)
0x14AE	0x4906    LDR	R1, [PC, #24]
0x14B0	0x8809    LDRH	R1, [R1, #0]
0x14B2	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI4_Write_Static23
0x14B4	0xE7FB    B	L___Lib_SPI_MSP_SPI4_Write_Static22
L___Lib_SPI_MSP_SPI4_Write_Static23:
;__Lib_SPI_MSP.c, 346 :: 		
0x14B6	0x4905    LDR	R1, [PC, #20]
0x14B8	0x8008    STRH	R0, [R1, #0]
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 347 :: 		
L___Lib_SPI_MSP_SPI4_Write_Static24:
0x14BA	0x4903    LDR	R1, [PC, #12]
0x14BC	0x8809    LDRH	R1, [R1, #0]
0x14BE	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI4_Write_Static25
0x14C0	0xE7FB    B	L___Lib_SPI_MSP_SPI4_Write_Static24
L___Lib_SPI_MSP_SPI4_Write_Static25:
;__Lib_SPI_MSP.c, 348 :: 		
L_end_SPI4_Write_Static:
0x14C2	0xB001    ADD	SP, SP, #4
0x14C4	0x4770    BX	LR
0x14C6	0xBF00    NOP
0x14C8	0x81404203  	EUSCI_A3_UCA3STATW+0
0x14CC	0x1C0E4000  	EUSCI_A3_UCA3TXBUF+0
; end of __Lib_SPI_MSP_SPI4_Write_Static
_SPI5_Write:
;__Lib_SPI_MSP.c, 429 :: 		
; data_out start address is: 0 (R0)
0x1B48	0xB081    SUB	SP, SP, #4
0x1B4A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_MSP.c, 430 :: 		
; data_out end address is: 0 (R0)
0x1B4E	0xF7FFFCD1  BL	__Lib_SPI_MSP_SPI5_Write_Static+0
;__Lib_SPI_MSP.c, 431 :: 		
L_end_SPI5_Write:
0x1B52	0xF8DDE000  LDR	LR, [SP, #0]
0x1B56	0xB001    ADD	SP, SP, #4
0x1B58	0x4770    BX	LR
; end of _SPI5_Write
__Lib_SPI_MSP_SPI5_Write_Static:
;__Lib_SPI_MSP.c, 422 :: 		
; data_out start address is: 0 (R0)
0x14F4	0xB081    SUB	SP, SP, #4
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 423 :: 		
L___Lib_SPI_MSP_SPI5_Write_Static29:
; data_out start address is: 0 (R0)
0x14F6	0x4906    LDR	R1, [PC, #24]
0x14F8	0x8809    LDRH	R1, [R1, #0]
0x14FA	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI5_Write_Static30
0x14FC	0xE7FB    B	L___Lib_SPI_MSP_SPI5_Write_Static29
L___Lib_SPI_MSP_SPI5_Write_Static30:
;__Lib_SPI_MSP.c, 424 :: 		
0x14FE	0x4905    LDR	R1, [PC, #20]
0x1500	0x8008    STRH	R0, [R1, #0]
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 425 :: 		
L___Lib_SPI_MSP_SPI5_Write_Static31:
0x1502	0x4903    LDR	R1, [PC, #12]
0x1504	0x8809    LDRH	R1, [R1, #0]
0x1506	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI5_Write_Static32
0x1508	0xE7FB    B	L___Lib_SPI_MSP_SPI5_Write_Static31
L___Lib_SPI_MSP_SPI5_Write_Static32:
;__Lib_SPI_MSP.c, 426 :: 		
L_end_SPI5_Write_Static:
0x150A	0xB001    ADD	SP, SP, #4
0x150C	0x4770    BX	LR
0x150E	0xBF00    NOP
0x1510	0x01004204  	EUSCI_B0_UCB0STATW+0
0x1514	0x200E4000  	EUSCI_B0_UCB0TXBUF+0
; end of __Lib_SPI_MSP_SPI5_Write_Static
_SPI6_Write:
;__Lib_SPI_MSP.c, 507 :: 		
; data_out start address is: 0 (R0)
0x1B34	0xB081    SUB	SP, SP, #4
0x1B36	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_MSP.c, 508 :: 		
; data_out end address is: 0 (R0)
0x1B3A	0xF7FFFC93  BL	__Lib_SPI_MSP_SPI6_Write_Static+0
;__Lib_SPI_MSP.c, 509 :: 		
L_end_SPI6_Write:
0x1B3E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B42	0xB001    ADD	SP, SP, #4
0x1B44	0x4770    BX	LR
; end of _SPI6_Write
__Lib_SPI_MSP_SPI6_Write_Static:
;__Lib_SPI_MSP.c, 500 :: 		
; data_out start address is: 0 (R0)
0x1464	0xB081    SUB	SP, SP, #4
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 501 :: 		
L___Lib_SPI_MSP_SPI6_Write_Static36:
; data_out start address is: 0 (R0)
0x1466	0x4906    LDR	R1, [PC, #24]
0x1468	0x8809    LDRH	R1, [R1, #0]
0x146A	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI6_Write_Static37
0x146C	0xE7FB    B	L___Lib_SPI_MSP_SPI6_Write_Static36
L___Lib_SPI_MSP_SPI6_Write_Static37:
;__Lib_SPI_MSP.c, 502 :: 		
0x146E	0x4905    LDR	R1, [PC, #20]
0x1470	0x8008    STRH	R0, [R1, #0]
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 503 :: 		
L___Lib_SPI_MSP_SPI6_Write_Static38:
0x1472	0x4903    LDR	R1, [PC, #12]
0x1474	0x8809    LDRH	R1, [R1, #0]
0x1476	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI6_Write_Static39
0x1478	0xE7FB    B	L___Lib_SPI_MSP_SPI6_Write_Static38
L___Lib_SPI_MSP_SPI6_Write_Static39:
;__Lib_SPI_MSP.c, 504 :: 		
L_end_SPI6_Write_Static:
0x147A	0xB001    ADD	SP, SP, #4
0x147C	0x4770    BX	LR
0x147E	0xBF00    NOP
0x1480	0x81004204  	EUSCI_B1_UCB1STATW+0
0x1484	0x240E4000  	EUSCI_B1_UCB1TXBUF+0
; end of __Lib_SPI_MSP_SPI6_Write_Static
_SPI7_Write:
;__Lib_SPI_MSP.c, 585 :: 		
; data_out start address is: 0 (R0)
0x1AE8	0xB081    SUB	SP, SP, #4
0x1AEA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_MSP.c, 586 :: 		
; data_out end address is: 0 (R0)
0x1AEE	0xF7FFFC81  BL	__Lib_SPI_MSP_SPI7_Write_Static+0
;__Lib_SPI_MSP.c, 587 :: 		
L_end_SPI7_Write:
0x1AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x1AF6	0xB001    ADD	SP, SP, #4
0x1AF8	0x4770    BX	LR
; end of _SPI7_Write
__Lib_SPI_MSP_SPI7_Write_Static:
;__Lib_SPI_MSP.c, 578 :: 		
; data_out start address is: 0 (R0)
0x13F4	0xB081    SUB	SP, SP, #4
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 579 :: 		
L___Lib_SPI_MSP_SPI7_Write_Static43:
; data_out start address is: 0 (R0)
0x13F6	0x4906    LDR	R1, [PC, #24]
0x13F8	0x8809    LDRH	R1, [R1, #0]
0x13FA	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI7_Write_Static44
0x13FC	0xE7FB    B	L___Lib_SPI_MSP_SPI7_Write_Static43
L___Lib_SPI_MSP_SPI7_Write_Static44:
;__Lib_SPI_MSP.c, 580 :: 		
0x13FE	0x4905    LDR	R1, [PC, #20]
0x1400	0x8008    STRH	R0, [R1, #0]
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 581 :: 		
L___Lib_SPI_MSP_SPI7_Write_Static45:
0x1402	0x4903    LDR	R1, [PC, #12]
0x1404	0x8809    LDRH	R1, [R1, #0]
0x1406	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI7_Write_Static46
0x1408	0xE7FB    B	L___Lib_SPI_MSP_SPI7_Write_Static45
L___Lib_SPI_MSP_SPI7_Write_Static46:
;__Lib_SPI_MSP.c, 582 :: 		
L_end_SPI7_Write_Static:
0x140A	0xB001    ADD	SP, SP, #4
0x140C	0x4770    BX	LR
0x140E	0xBF00    NOP
0x1410	0x01004205  	EUSCI_B2_UCB2STATW+0
0x1414	0x280E4000  	EUSCI_B2_UCB2TXBUF+0
; end of __Lib_SPI_MSP_SPI7_Write_Static
_SPI8_Write:
;__Lib_SPI_MSP.c, 663 :: 		
; data_out start address is: 0 (R0)
0x1AD4	0xB081    SUB	SP, SP, #4
0x1AD6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_MSP.c, 664 :: 		
; data_out end address is: 0 (R0)
0x1ADA	0xF7FFFCB1  BL	__Lib_SPI_MSP_SPI8_Write_Static+0
;__Lib_SPI_MSP.c, 665 :: 		
L_end_SPI8_Write:
0x1ADE	0xF8DDE000  LDR	LR, [SP, #0]
0x1AE2	0xB001    ADD	SP, SP, #4
0x1AE4	0x4770    BX	LR
; end of _SPI8_Write
__Lib_SPI_MSP_SPI8_Write_Static:
;__Lib_SPI_MSP.c, 656 :: 		
; data_out start address is: 0 (R0)
0x1440	0xB081    SUB	SP, SP, #4
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 657 :: 		
L___Lib_SPI_MSP_SPI8_Write_Static50:
; data_out start address is: 0 (R0)
0x1442	0x4906    LDR	R1, [PC, #24]
0x1444	0x8809    LDRH	R1, [R1, #0]
0x1446	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI8_Write_Static51
0x1448	0xE7FB    B	L___Lib_SPI_MSP_SPI8_Write_Static50
L___Lib_SPI_MSP_SPI8_Write_Static51:
;__Lib_SPI_MSP.c, 658 :: 		
0x144A	0x4905    LDR	R1, [PC, #20]
0x144C	0x8008    STRH	R0, [R1, #0]
; data_out end address is: 0 (R0)
;__Lib_SPI_MSP.c, 659 :: 		
L___Lib_SPI_MSP_SPI8_Write_Static52:
0x144E	0x4903    LDR	R1, [PC, #12]
0x1450	0x8809    LDRH	R1, [R1, #0]
0x1452	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI8_Write_Static53
0x1454	0xE7FB    B	L___Lib_SPI_MSP_SPI8_Write_Static52
L___Lib_SPI_MSP_SPI8_Write_Static53:
;__Lib_SPI_MSP.c, 660 :: 		
L_end_SPI8_Write_Static:
0x1456	0xB001    ADD	SP, SP, #4
0x1458	0x4770    BX	LR
0x145A	0xBF00    NOP
0x145C	0x81004205  	EUSCI_B3_UCB3STATW+0
0x1460	0x2C0E4000  	EUSCI_B3_UCB3TXBUF+0
; end of __Lib_SPI_MSP_SPI8_Write_Static
_UART0_Write:
;__Lib_UART_MSP.c, 483 :: 		
; _data start address is: 0 (R0)
0x1B18	0xB081    SUB	SP, SP, #4
0x1B1A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 484 :: 		
0x1B1E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1B20	0x4803    LDR	R0, [PC, #12]
0x1B22	0xF7FFFC79  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 485 :: 		
L_end_UART0_Write:
0x1B26	0xF8DDE000  LDR	LR, [SP, #0]
0x1B2A	0xB001    ADD	SP, SP, #4
0x1B2C	0x4770    BX	LR
0x1B2E	0xBF00    NOP
0x1B30	0x10004000  	EUSCI_A0_UCA0CTLW0+0
; end of _UART0_Write
__Lib_UART_MSP_UARTx_Write:
;__Lib_UART_MSP.c, 372 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1418	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x141A	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x141E	0x4601    MOV	R1, R0
0x1420	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_MSP.c, 373 :: 		
L___Lib_UART_MSP_UARTx_Write35:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x1424	0xF201020A  ADDW	R2, R1, #10
0x1428	0x8812    LDRH	R2, [R2, #0]
0x142A	0xF0020201  AND	R2, R2, #1
0x142E	0xB292    UXTH	R2, R2
0x1430	0xB102    CBZ	R2, L___Lib_UART_MSP_UARTx_Write36
0x1432	0xE7F7    B	L___Lib_UART_MSP_UARTx_Write35
L___Lib_UART_MSP_UARTx_Write36:
;__Lib_UART_MSP.c, 374 :: 		
0x1434	0xF201020E  ADDW	R2, R1, #14
; uartBase end address is: 4 (R1)
0x1438	0x8010    STRH	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_MSP.c, 375 :: 		
L_end_UARTx_Write:
0x143A	0xB001    ADD	SP, SP, #4
0x143C	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Write
_UART1_Write:
;__Lib_UART_MSP.c, 606 :: 		
; _data start address is: 0 (R0)
0x1AFC	0xB081    SUB	SP, SP, #4
0x1AFE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 607 :: 		
0x1B02	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1B04	0x4803    LDR	R0, [PC, #12]
0x1B06	0xF7FFFC87  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 608 :: 		
L_end_UART1_Write:
0x1B0A	0xF8DDE000  LDR	LR, [SP, #0]
0x1B0E	0xB001    ADD	SP, SP, #4
0x1B10	0x4770    BX	LR
0x1B12	0xBF00    NOP
0x1B14	0x14004000  	EUSCI_A1_UCA1CTLW0+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_MSP.c, 728 :: 		
; _data start address is: 0 (R0)
0x17E8	0xB081    SUB	SP, SP, #4
0x17EA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 729 :: 		
0x17EE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x17F0	0x4803    LDR	R0, [PC, #12]
0x17F2	0xF7FFFE11  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 730 :: 		
L_end_UART2_Write:
0x17F6	0xF8DDE000  LDR	LR, [SP, #0]
0x17FA	0xB001    ADD	SP, SP, #4
0x17FC	0x4770    BX	LR
0x17FE	0xBF00    NOP
0x1800	0x18004000  	EUSCI_A2_UCA2CTLW0+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_MSP.c, 850 :: 		
; _data start address is: 0 (R0)
0x1804	0xB081    SUB	SP, SP, #4
0x1806	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 851 :: 		
0x180A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x180C	0x4803    LDR	R0, [PC, #12]
0x180E	0xF7FFFE03  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 852 :: 		
L_end_UART3_Write:
0x1812	0xF8DDE000  LDR	LR, [SP, #0]
0x1816	0xB001    ADD	SP, SP, #4
0x1818	0x4770    BX	LR
0x181A	0xBF00    NOP
0x181C	0x1C004000  	EUSCI_A3_UCA3CTLW0+0
; end of _UART3_Write
_applicationInit:
;Click_3D_Hall_3_MSP.c, 48 :: 		void applicationInit( )
0x2C50	0xB081    SUB	SP, SP, #4
0x2C52	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_MSP.c, 50 :: 		c3dhall3_i2cDriverInit( (T_C3DHALL3_P)&_MIKROBUS1_GPIO, (T_C3DHALL3_P)&_MIKROBUS1_I2C, 0x1E );
0x2C56	0x221E    MOVS	R2, #30
0x2C58	0x490C    LDR	R1, [PC, #48]
0x2C5A	0x480D    LDR	R0, [PC, #52]
0x2C5C	0xF7FFFE00  BL	_c3dhall3_i2cDriverInit+0
;Click_3D_Hall_3_MSP.c, 52 :: 		Delay_ms(500);
0x2C60	0xF648577D  MOVW	R7, #36221
0x2C64	0xF2C0075B  MOVT	R7, #91
0x2C68	0xBF00    NOP
0x2C6A	0xBF00    NOP
L_applicationInit2:
0x2C6C	0x1E7F    SUBS	R7, R7, #1
0x2C6E	0xD1FD    BNE	L_applicationInit2
0x2C70	0xBF00    NOP
0x2C72	0xBF00    NOP
0x2C74	0xBF00    NOP
;Click_3D_Hall_3_MSP.c, 54 :: 		c3dhall3_initilaziation( );
0x2C76	0xF7FFFEB5  BL	_c3dhall3_initilaziation+0
;Click_3D_Hall_3_MSP.c, 56 :: 		mikrobus_logWrite( "... application init done ...  ", _LOG_LINE );
0x2C7A	0x4806    LDR	R0, [PC, #24]
0x2C7C	0x2102    MOVS	R1, #2
0x2C7E	0xF7FFFE79  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_MSP.c, 57 :: 		}
L_end_applicationInit:
0x2C82	0xF8DDE000  LDR	LR, [SP, #0]
0x2C86	0xB001    ADD	SP, SP, #4
0x2C88	0x4770    BX	LR
0x2C8A	0xBF00    NOP
0x2C8C	0x1D440000  	__MIKROBUS1_I2C+0
0x2C90	0x33040000  	__MIKROBUS1_GPIO+0
0x2C94	0x000C2000  	?lstr2_Click_3D_Hall_3_MSP+0
; end of _applicationInit
_c3dhall3_i2cDriverInit:
;__c3dhall3_driver.c, 99 :: 		void c3dhall3_i2cDriverInit(T_C3DHALL3_P gpioObj, T_C3DHALL3_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2860	0xB081    SUB	SP, SP, #4
0x2862	0xF8CDE000  STR	LR, [SP, #0]
0x2866	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__c3dhall3_driver.c, 101 :: 		_slaveAddress = slave;
0x2868	0x4B09    LDR	R3, [PC, #36]
0x286A	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__c3dhall3_driver.c, 102 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x286C	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x286E	0xF7FFFAE7  BL	__c3dhall3_driver_hal_i2cMap+0
;__c3dhall3_driver.c, 103 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x2872	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x2874	0xF7FFFA28  BL	__c3dhall3_driver_hal_gpioMap+0
;__c3dhall3_driver.c, 105 :: 		c3dhall3_communicationType = 1;
0x2878	0x2401    MOVS	R4, #1
0x287A	0x4B06    LDR	R3, [PC, #24]
0x287C	0x701C    STRB	R4, [R3, #0]
;__c3dhall3_driver.c, 107 :: 		hal_gpio_csSet(1);
0x287E	0x2001    MOVS	R0, #1
0x2880	0x4C05    LDR	R4, [PC, #20]
0x2882	0x6824    LDR	R4, [R4, #0]
0x2884	0x47A0    BLX	R4
;__c3dhall3_driver.c, 111 :: 		}
L_end_c3dhall3_i2cDriverInit:
0x2886	0xF8DDE000  LDR	LR, [SP, #0]
0x288A	0xB001    ADD	SP, SP, #4
0x288C	0x4770    BX	LR
0x288E	0xBF00    NOP
0x2890	0x004B2000  	__c3dhall3_driver__slaveAddress+0
0x2894	0x004A2000  	__c3dhall3_driver_c3dhall3_communicationType+0
0x2898	0x00AC2000  	__c3dhall3_driver_hal_gpio_csSet+0
; end of _c3dhall3_i2cDriverInit
clicker_2_MSP432__setAN_1:
;__c2_msp432_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value)         { DIO_P6OUT.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1ED8	0x4901    LDR	R1, [PC, #4]
0x1EDA	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x1EDC	0x4770    BX	LR
0x1EDE	0xBF00    NOP
0x1EE0	0x88604209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setAN_1
clicker_2_MSP432__setRST_1:
;__c2_msp432_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value)         { DIO_P5OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E70	0x4901    LDR	R1, [PC, #4]
0x1E72	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x1E74	0x4770    BX	LR
0x1E76	0xBF00    NOP
0x1E78	0x88584209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setRST_1
clicker_2_MSP432__setCS_1:
;__c2_msp432_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value)         { DIO_P5OUT.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E7C	0x4901    LDR	R1, [PC, #4]
0x1E7E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x1E80	0x4770    BX	LR
0x1E82	0xBF00    NOP
0x1E84	0x88404209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setCS_1
clicker_2_MSP432__setSCK_1:
;__c2_msp432_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value)         { DIO_P1OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E88	0x4901    LDR	R1, [PC, #4]
0x1E8A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x1E8C	0x4770    BX	LR
0x1E8E	0xBF00    NOP
0x1E90	0x80544209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setSCK_1
clicker_2_MSP432__setMISO_1:
;__c2_msp432_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value)         { DIO_P1OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F08	0x4901    LDR	R1, [PC, #4]
0x1F0A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x1F0C	0x4770    BX	LR
0x1F0E	0xBF00    NOP
0x1F10	0x805C4209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMISO_1
clicker_2_MSP432__setMOSI_1:
;__c2_msp432_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value)         { DIO_P1OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F14	0x4901    LDR	R1, [PC, #4]
0x1F16	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1F18	0x4770    BX	LR
0x1F1A	0xBF00    NOP
0x1F1C	0x80584209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMOSI_1
clicker_2_MSP432__setPWM_1:
;__c2_msp432_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value)         { DIO_P2OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F20	0x4901    LDR	R1, [PC, #4]
0x1F22	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1F24	0x4770    BX	LR
0x1F26	0xBF00    NOP
0x1F28	0x807C4209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setPWM_1
clicker_2_MSP432__setINT_1:
;__c2_msp432_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value)         { DIO_P2OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1EE4	0x4901    LDR	R1, [PC, #4]
0x1EE6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1EE8	0x4770    BX	LR
0x1EEA	0xBF00    NOP
0x1EEC	0x80704209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setINT_1
clicker_2_MSP432__setRX_1:
;__c2_msp432_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value)         { DIO_P3OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1EF0	0x4901    LDR	R1, [PC, #4]
0x1EF2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1EF4	0x4770    BX	LR
0x1EF6	0xBF00    NOP
0x1EF8	0x84484209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setRX_1
clicker_2_MSP432__setTX_1:
;__c2_msp432_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value)         { DIO_P3OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1EFC	0x4901    LDR	R1, [PC, #4]
0x1EFE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1F00	0x4770    BX	LR
0x1F02	0xBF00    NOP
0x1F04	0x844C4209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setTX_1
clicker_2_MSP432__setSCL_1:
;__c2_msp432_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value)         { DIO_P6OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2824	0x4901    LDR	R1, [PC, #4]
0x2826	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x2828	0x4770    BX	LR
0x282A	0xBF00    NOP
0x282C	0x88744209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSCL_1
clicker_2_MSP432__setSDA_1:
;__c2_msp432_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value)         { DIO_P6OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2830	0x4901    LDR	R1, [PC, #4]
0x2832	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x2834	0x4770    BX	LR
0x2836	0xBF00    NOP
0x2838	0x88704209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSDA_1
clicker_2_MSP432__setAN_2:
;__c2_msp432_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)         { DIO_P4OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x283C	0x4901    LDR	R1, [PC, #4]
0x283E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x2840	0x4770    BX	LR
0x2842	0xBF00    NOP
0x2844	0x846C4209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setAN_2
clicker_2_MSP432__setRST_2:
;__c2_msp432_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)         { DIO_P6OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2818	0x4901    LDR	R1, [PC, #4]
0x281A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x281C	0x4770    BX	LR
0x281E	0xBF00    NOP
0x2820	0x887C4209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setRST_2
clicker_2_MSP432__setCS_2:
;__c2_msp432_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)         { DIO_P5OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27F4	0x4901    LDR	R1, [PC, #4]
0x27F6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x27F8	0x4770    BX	LR
0x27FA	0xBF00    NOP
0x27FC	0x88484209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setCS_2
clicker_2_MSP432__setSCK_2:
;__c2_msp432_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)         { DIO_P1OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2800	0x4901    LDR	R1, [PC, #4]
0x2802	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x2804	0x4770    BX	LR
0x2806	0xBF00    NOP
0x2808	0x80544209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setSCK_2
clicker_2_MSP432__setMISO_2:
;__c2_msp432_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)         { DIO_P1OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x280C	0x4901    LDR	R1, [PC, #4]
0x280E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x2810	0x4770    BX	LR
0x2812	0xBF00    NOP
0x2814	0x805C4209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMISO_2
clicker_2_MSP432__setMOSI_2:
;__c2_msp432_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)         { DIO_P1OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2848	0x4901    LDR	R1, [PC, #4]
0x284A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x284C	0x4770    BX	LR
0x284E	0xBF00    NOP
0x2850	0x80584209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMOSI_2
clicker_2_MSP432__setPWM_2:
;__c2_msp432_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)         { DIO_P2OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2854	0x4901    LDR	R1, [PC, #4]
0x2856	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x2858	0x4770    BX	LR
0x285A	0xBF00    NOP
0x285C	0x80784209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setPWM_2
clicker_2_MSP432__setINT_2:
;__c2_msp432_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)         { DIO_P6OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x277C	0x4901    LDR	R1, [PC, #4]
0x277E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x2780	0x4770    BX	LR
0x2782	0xBF00    NOP
0x2784	0x88784209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setINT_2
clicker_2_MSP432__setRX_2:
;__c2_msp432_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)         { DIO_P2OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2788	0x4901    LDR	R1, [PC, #4]
0x278A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x278C	0x4770    BX	LR
0x278E	0xBF00    NOP
0x2790	0x80684209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setRX_2
clicker_2_MSP432__setTX_2:
;__c2_msp432_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)         { DIO_P2OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2794	0x4901    LDR	R1, [PC, #4]
0x2796	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x2798	0x4770    BX	LR
0x279A	0xBF00    NOP
0x279C	0x806C4209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setTX_2
clicker_2_MSP432__setSCL_2:
;__c2_msp432_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)         { DIO_P6OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2770	0x4901    LDR	R1, [PC, #4]
0x2772	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x2774	0x4770    BX	LR
0x2776	0xBF00    NOP
0x2778	0x88744209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSCL_2
clicker_2_MSP432__setSDA_2:
;__c2_msp432_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)         { DIO_P6OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x274C	0x4901    LDR	R1, [PC, #4]
0x274E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x2750	0x4770    BX	LR
0x2752	0xBF00    NOP
0x2754	0x88704209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSDA_2
clicker_2_MSP432__setAN_3:
;__c2_msp432_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)         { DIO_P5OUT.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2758	0x4901    LDR	R1, [PC, #4]
0x275A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_3:
0x275C	0x4770    BX	LR
0x275E	0xBF00    NOP
0x2760	0x88444209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setAN_3
clicker_2_MSP432__setRST_3:
;__c2_msp432_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)         { DIO_P4OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2764	0x4901    LDR	R1, [PC, #4]
0x2766	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_3:
0x2768	0x4770    BX	LR
0x276A	0xBF00    NOP
0x276C	0x847C4209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setRST_3
clicker_2_MSP432__setCS_3:
;__c2_msp432_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)         { DIO_P4OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27D0	0x4901    LDR	R1, [PC, #4]
0x27D2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_3:
0x27D4	0x4770    BX	LR
0x27D6	0xBF00    NOP
0x27D8	0x84784209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setCS_3
clicker_2_MSP432__setSCK_3:
;__c2_msp432_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)         { DIO_P9OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27DC	0x4901    LDR	R1, [PC, #4]
0x27DE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_3:
0x27E0	0x4770    BX	LR
0x27E2	0xBF00    NOP
0x27E4	0x90544209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setSCK_3
clicker_2_MSP432__setMISO_3:
;__c2_msp432_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)         { DIO_P9OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27E8	0x4901    LDR	R1, [PC, #4]
0x27EA	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_3:
0x27EC	0x4770    BX	LR
0x27EE	0xBF00    NOP
0x27F0	0x90584209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setMISO_3
clicker_2_MSP432__setMOSI_3:
;__c2_msp432_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)         { DIO_P9OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27C4	0x4901    LDR	R1, [PC, #4]
0x27C6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_3:
0x27C8	0x4770    BX	LR
0x27CA	0xBF00    NOP
0x27CC	0x905C4209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setMOSI_3
clicker_2_MSP432__setPWM_3:
;__c2_msp432_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)         { DIO_P7OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27A0	0x4901    LDR	R1, [PC, #4]
0x27A2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_3:
0x27A4	0x4770    BX	LR
0x27A6	0xBF00    NOP
0x27A8	0x8C544209  	DIO_P7OUT+0
; end of clicker_2_MSP432__setPWM_3
clicker_2_MSP432__setINT_3:
;__c2_msp432_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)         { DIO_P2OUT.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27AC	0x4901    LDR	R1, [PC, #4]
0x27AE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_3:
0x27B0	0x4770    BX	LR
0x27B2	0xBF00    NOP
0x27B4	0x80604209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setINT_3
clicker_2_MSP432__setRX_3:
;__c2_msp432_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)         { DIO_P2OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27B8	0x4901    LDR	R1, [PC, #4]
0x27BA	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_3:
0x27BC	0x4770    BX	LR
0x27BE	0xBF00    NOP
0x27C0	0x80684209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setRX_3
clicker_2_MSP432__setTX_3:
;__c2_msp432_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)         { DIO_P2OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E64	0x4901    LDR	R1, [PC, #4]
0x1E66	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_3:
0x1E68	0x4770    BX	LR
0x1E6A	0xBF00    NOP
0x1E6C	0x806C4209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setTX_3
clicker_2_MSP432__setSCL_3:
;__c2_msp432_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)         { DIO_P3OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BC4	0x4901    LDR	R1, [PC, #4]
0x1BC6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_3:
0x1BC8	0x4770    BX	LR
0x1BCA	0xBF00    NOP
0x1BCC	0x845C4209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setSCL_3
clicker_2_MSP432__setSDA_3:
;__c2_msp432_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)         { DIO_P3OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BB8	0x4901    LDR	R1, [PC, #4]
0x1BBA	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_3:
0x1BBC	0x4770    BX	LR
0x1BBE	0xBF00    NOP
0x1BC0	0x84584209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setSDA_3
clicker_2_MSP432__setAN_4:
;__c2_msp432_gpio.c, 118 :: 		static void _setAN_4  (uint8_t value)         { DIO_P9OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BAC	0x4901    LDR	R1, [PC, #4]
0x1BAE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_4:
0x1BB0	0x4770    BX	LR
0x1BB2	0xBF00    NOP
0x1BB4	0x904C4209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setAN_4
clicker_2_MSP432__setRST_4:
;__c2_msp432_gpio.c, 119 :: 		static void _setRST_4 (uint8_t value)         { DIO_P4OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BDC	0x4901    LDR	R1, [PC, #4]
0x1BDE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_4:
0x1BE0	0x4770    BX	LR
0x1BE2	0xBF00    NOP
0x1BE4	0x84744209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setRST_4
clicker_2_MSP432__setCS_4:
;__c2_msp432_gpio.c, 120 :: 		static void _setCS_4  (uint8_t value)         { DIO_P4OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BD0	0x4901    LDR	R1, [PC, #4]
0x1BD2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_4:
0x1BD4	0x4770    BX	LR
0x1BD6	0xBF00    NOP
0x1BD8	0x84704209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setCS_4
clicker_2_MSP432__setSCK_4:
;__c2_msp432_gpio.c, 121 :: 		static void _setSCK_4 (uint8_t value)         { DIO_P9OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1B7C	0x4901    LDR	R1, [PC, #4]
0x1B7E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_4:
0x1B80	0x4770    BX	LR
0x1B82	0xBF00    NOP
0x1B84	0x90544209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setSCK_4
clicker_2_MSP432__setMISO_4:
;__c2_msp432_gpio.c, 122 :: 		static void _setMISO_4(uint8_t value)         { DIO_P9OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1B70	0x4901    LDR	R1, [PC, #4]
0x1B72	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_4:
0x1B74	0x4770    BX	LR
0x1B76	0xBF00    NOP
0x1B78	0x90584209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setMISO_4
clicker_2_MSP432__setMOSI_4:
;__c2_msp432_gpio.c, 123 :: 		static void _setMOSI_4(uint8_t value)         { DIO_P9OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1B94	0x4901    LDR	R1, [PC, #4]
0x1B96	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_4:
0x1B98	0x4770    BX	LR
0x1B9A	0xBF00    NOP
0x1B9C	0x905C4209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setMOSI_4
clicker_2_MSP432__setPWM_4:
;__c2_msp432_gpio.c, 124 :: 		static void _setPWM_4 (uint8_t value)         { DIO_P2OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BA0	0x4901    LDR	R1, [PC, #4]
0x1BA2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_4:
0x1BA4	0x4770    BX	LR
0x1BA6	0xBF00    NOP
0x1BA8	0x80744209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setPWM_4
clicker_2_MSP432__setINT_4:
;__c2_msp432_gpio.c, 125 :: 		static void _setINT_4 (uint8_t value)         { DIO_P2OUT.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1B88	0x4901    LDR	R1, [PC, #4]
0x1B8A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_4:
0x1B8C	0x4770    BX	LR
0x1B8E	0xBF00    NOP
0x1B90	0x80644209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setINT_4
clicker_2_MSP432__setRX_4:
;__c2_msp432_gpio.c, 126 :: 		static void _setRX_4  (uint8_t value)         { DIO_P2OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E28	0x4901    LDR	R1, [PC, #4]
0x1E2A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_4:
0x1E2C	0x4770    BX	LR
0x1E2E	0xBF00    NOP
0x1E30	0x80684209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setRX_4
clicker_2_MSP432__setTX_4:
;__c2_msp432_gpio.c, 127 :: 		static void _setTX_4  (uint8_t value)         { DIO_P2OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E1C	0x4901    LDR	R1, [PC, #4]
0x1E1E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_4:
0x1E20	0x4770    BX	LR
0x1E22	0xBF00    NOP
0x1E24	0x806C4209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setTX_4
clicker_2_MSP432__setSCL_4:
;__c2_msp432_gpio.c, 128 :: 		static void _setSCL_4 (uint8_t value)         { DIO_P3OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E34	0x4901    LDR	R1, [PC, #4]
0x1E36	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_4:
0x1E38	0x4770    BX	LR
0x1E3A	0xBF00    NOP
0x1E3C	0x845C4209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setSCL_4
clicker_2_MSP432__setSDA_4:
;__c2_msp432_gpio.c, 129 :: 		static void _setSDA_4 (uint8_t value)         { DIO_P3OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E58	0x4901    LDR	R1, [PC, #4]
0x1E5A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_4:
0x1E5C	0x4770    BX	LR
0x1E5E	0xBF00    NOP
0x1E60	0x84584209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setSDA_4
__c3dhall3_driver_hal_i2cMap:
;__hal_msp432.c, 79 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_msp432.c, 83 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x1E40	0x6802    LDR	R2, [R0, #0]
0x1E42	0x4903    LDR	R1, [PC, #12]
0x1E44	0x600A    STR	R2, [R1, #0]
;__hal_msp432.c, 84 :: 		fp_i2cRead     = tmp->i2cRead;
0x1E46	0x1D01    ADDS	R1, R0, #4
; i2cObj end address is: 0 (R0)
0x1E48	0x680A    LDR	R2, [R1, #0]
0x1E4A	0x4902    LDR	R1, [PC, #8]
0x1E4C	0x600A    STR	R2, [R1, #0]
;__hal_msp432.c, 85 :: 		}
L_end_hal_i2cMap:
0x1E4E	0x4770    BX	LR
0x1E50	0x00A02000  	__c3dhall3_driver_fp_i2cWrite+0
0x1E54	0x00A42000  	__c3dhall3_driver_fp_i2cRead+0
; end of __c3dhall3_driver_hal_i2cMap
__c3dhall3_driver_hal_gpioMap:
;__c3dhall3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__c3dhall3_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x1CC8	0xF2000130  ADDW	R1, R0, #48
0x1CCC	0x311C    ADDS	R1, #28
0x1CCE	0x680A    LDR	R2, [R1, #0]
0x1CD0	0x4905    LDR	R1, [PC, #20]
0x1CD2	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x1CD4	0xF2000108  ADDW	R1, R0, #8
0x1CD8	0x680A    LDR	R2, [R1, #0]
0x1CDA	0x4904    LDR	R1, [PC, #16]
0x1CDC	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x1CDE	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x1CE0	0x680A    LDR	R2, [R1, #0]
0x1CE2	0x4903    LDR	R1, [PC, #12]
0x1CE4	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1CE6	0x4770    BX	LR
0x1CE8	0x00A82000  	__c3dhall3_driver_hal_gpio_intGet+0
0x1CEC	0x00AC2000  	__c3dhall3_driver_hal_gpio_csSet+0
0x1CF0	0x00B02000  	__c3dhall3_driver_hal_gpio_rstSet+0
; end of __c3dhall3_driver_hal_gpioMap
_c3dhall3_initilaziation:
;__c3dhall3_driver.c, 345 :: 		void c3dhall3_initilaziation( void )
0x29E4	0xB082    SUB	SP, SP, #8
0x29E6	0xF8CDE000  STR	LR, [SP, #0]
;__c3dhall3_driver.c, 349 :: 		auxBuffer[0] = 0x63;
0x29EA	0xA901    ADD	R1, SP, #4
0x29EC	0x2063    MOVS	R0, #99
0x29EE	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 350 :: 		c3dhall3_writeRegisters( 0x60, auxBuffer, 1 );
0x29F0	0x2201    MOVS	R2, #1
0x29F2	0x2060    MOVS	R0, #96
0x29F4	0xF7FFF8F8  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 352 :: 		Delay_100ms( );
0x29F8	0xF7FFF9AA  BL	_Delay_100ms+0
;__c3dhall3_driver.c, 354 :: 		auxBuffer[0] = 0x8C;
0x29FC	0xA901    ADD	R1, SP, #4
0x29FE	0x208C    MOVS	R0, #140
0x2A00	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 355 :: 		c3dhall3_writeRegisters( 0x60, auxBuffer, 1 );
0x2A02	0x2201    MOVS	R2, #1
0x2A04	0x2060    MOVS	R0, #96
0x2A06	0xF7FFF8EF  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 357 :: 		auxBuffer[0] = 0x11;
0x2A0A	0xA901    ADD	R1, SP, #4
0x2A0C	0x2011    MOVS	R0, #17
0x2A0E	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 358 :: 		c3dhall3_writeRegisters( 0x62, auxBuffer, 1 );
0x2A10	0x2201    MOVS	R2, #1
0x2A12	0x2062    MOVS	R0, #98
0x2A14	0xF7FFF8E8  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 359 :: 		}
L_end_c3dhall3_initilaziation:
0x2A18	0xF8DDE000  LDR	LR, [SP, #0]
0x2A1C	0xB002    ADD	SP, SP, #8
0x2A1E	0x4770    BX	LR
; end of _c3dhall3_initilaziation
_c3dhall3_writeRegisters:
;__c3dhall3_driver.c, 171 :: 		void c3dhall3_writeRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
; registerBuffer start address is: 4 (R1)
; registerAddress start address is: 0 (R0)
0x1BE8	0xB086    SUB	SP, SP, #24
0x1BEA	0xF8CDE000  STR	LR, [SP, #0]
0x1BEE	0xF88D2014  STRB	R2, [SP, #20]
0x1BF2	0x460A    MOV	R2, R1
; registerBuffer end address is: 4 (R1)
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
; registerBuffer start address is: 8 (R2)
;__c3dhall3_driver.c, 173 :: 		if (c3dhall3_communicationType == 0)
0x1BF4	0x4B30    LDR	R3, [PC, #192]
0x1BF6	0x781B    LDRB	R3, [R3, #0]
0x1BF8	0xBB43    CBNZ	R3, L_c3dhall3_writeRegisters9
;__c3dhall3_driver.c, 178 :: 		spi_auxBufferIn[0] = registerAddress;
0x1BFA	0xAB01    ADD	R3, SP, #4
0x1BFC	0x7018    STRB	R0, [R3, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 0 (R0)
0x1BFE	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_c3dhall3_writeRegisters10:
; i start address is: 0 (R0)
; registerBuffer start address is: 8 (R2)
; registerBuffer end address is: 8 (R2)
0x1C00	0xF89D3014  LDRB	R3, [SP, #20]
0x1C04	0x1C5B    ADDS	R3, R3, #1
0x1C06	0xB21B    SXTH	R3, R3
0x1C08	0x4298    CMP	R0, R3
0x1C0A	0xDA0A    BGE	L_c3dhall3_writeRegisters11
; registerBuffer end address is: 8 (R2)
;__c3dhall3_driver.c, 182 :: 		spi_auxBufferIn[ i + 1 ] = registerBuffer[ i ];
; registerBuffer start address is: 8 (R2)
0x1C0C	0x1C44    ADDS	R4, R0, #1
0x1C0E	0xB224    SXTH	R4, R4
0x1C10	0xAB01    ADD	R3, SP, #4
0x1C12	0x191C    ADDS	R4, R3, R4
0x1C14	0x1813    ADDS	R3, R2, R0
0x1C16	0x781B    LDRB	R3, [R3, #0]
0x1C18	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0x1C1A	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x1C1C	0xB2D9    UXTB	R1, R3
;__c3dhall3_driver.c, 183 :: 		}
; registerBuffer end address is: 8 (R2)
; i end address is: 4 (R1)
0x1C1E	0xB2C8    UXTB	R0, R1
0x1C20	0xE7EE    B	L_c3dhall3_writeRegisters10
L_c3dhall3_writeRegisters11:
;__c3dhall3_driver.c, 185 :: 		hal_gpio_rstSet(1);
0x1C22	0x2001    MOVS	R0, #1
0x1C24	0x4C25    LDR	R4, [PC, #148]
0x1C26	0x6824    LDR	R4, [R4, #0]
0x1C28	0x47A0    BLX	R4
;__c3dhall3_driver.c, 186 :: 		hal_gpio_csSet(0);
0x1C2A	0x2000    MOVS	R0, #0
0x1C2C	0x4C24    LDR	R4, [PC, #144]
0x1C2E	0x6824    LDR	R4, [R4, #0]
0x1C30	0x47A0    BLX	R4
;__c3dhall3_driver.c, 187 :: 		hal_spiWrite( spi_auxBufferIn, nRegisters + 1 );
0x1C32	0xF89D3014  LDRB	R3, [SP, #20]
0x1C36	0x1C5C    ADDS	R4, R3, #1
0x1C38	0xAB01    ADD	R3, SP, #4
0x1C3A	0xB2A1    UXTH	R1, R4
0x1C3C	0x4618    MOV	R0, R3
0x1C3E	0xF7FFFDB5  BL	__c3dhall3_driver_hal_spiWrite+0
;__c3dhall3_driver.c, 188 :: 		hal_gpio_csSet(1);
0x1C42	0x2001    MOVS	R0, #1
0x1C44	0x4C1E    LDR	R4, [PC, #120]
0x1C46	0x6824    LDR	R4, [R4, #0]
0x1C48	0x47A0    BLX	R4
;__c3dhall3_driver.c, 189 :: 		}
0x1C4A	0xE030    B	L_c3dhall3_writeRegisters13
L_c3dhall3_writeRegisters9:
;__c3dhall3_driver.c, 190 :: 		else if (c3dhall3_communicationType == 1)
; registerBuffer start address is: 8 (R2)
; registerAddress start address is: 0 (R0)
0x1C4C	0x4B1A    LDR	R3, [PC, #104]
0x1C4E	0x781B    LDRB	R3, [R3, #0]
0x1C50	0x2B01    CMP	R3, #1
0x1C52	0xD12C    BNE	L_c3dhall3_writeRegisters14
;__c3dhall3_driver.c, 195 :: 		i2c_auxBuffer[0] = registerAddress;
0x1C54	0xF10D040B  ADD	R4, SP, #11
0x1C58	0x7020    STRB	R0, [R4, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 196 :: 		i2c_auxBuffer[0] |= 0x80;
0x1C5A	0x7823    LDRB	R3, [R4, #0]
0x1C5C	0xF0430380  ORR	R3, R3, #128
0x1C60	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 0 (R0)
0x1C62	0x2000    MOVS	R0, #0
; registerBuffer end address is: 8 (R2)
; i end address is: 0 (R0)
0x1C64	0x4611    MOV	R1, R2
L_c3dhall3_writeRegisters15:
; registerBuffer start address is: 4 (R1)
; i start address is: 0 (R0)
; registerBuffer start address is: 4 (R1)
; registerBuffer end address is: 4 (R1)
0x1C66	0xF89D3014  LDRB	R3, [SP, #20]
0x1C6A	0x1C5B    ADDS	R3, R3, #1
0x1C6C	0xB21B    SXTH	R3, R3
0x1C6E	0x4298    CMP	R0, R3
0x1C70	0xDA0A    BGE	L_c3dhall3_writeRegisters16
; registerBuffer end address is: 4 (R1)
;__c3dhall3_driver.c, 200 :: 		i2c_auxBuffer[ i + 1 ] = registerBuffer[ i ];
; registerBuffer start address is: 4 (R1)
0x1C72	0x1C44    ADDS	R4, R0, #1
0x1C74	0xB224    SXTH	R4, R4
0x1C76	0xF10D030B  ADD	R3, SP, #11
0x1C7A	0x191C    ADDS	R4, R3, R4
0x1C7C	0x180B    ADDS	R3, R1, R0
0x1C7E	0x781B    LDRB	R3, [R3, #0]
0x1C80	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0x1C82	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 12 (R3)
;__c3dhall3_driver.c, 201 :: 		}
; registerBuffer end address is: 4 (R1)
; i end address is: 12 (R3)
0x1C84	0xB2D8    UXTB	R0, R3
0x1C86	0xE7EE    B	L_c3dhall3_writeRegisters15
L_c3dhall3_writeRegisters16:
;__c3dhall3_driver.c, 203 :: 		hal_gpio_csSet(1);
0x1C88	0x2001    MOVS	R0, #1
0x1C8A	0x4C0D    LDR	R4, [PC, #52]
0x1C8C	0x6824    LDR	R4, [R4, #0]
0x1C8E	0x47A0    BLX	R4
;__c3dhall3_driver.c, 205 :: 		hal_i2cStart( );
0x1C90	0xF7FFFDF8  BL	__c3dhall3_driver_hal_i2cStart+0
;__c3dhall3_driver.c, 206 :: 		hal_i2cWrite( _slaveAddress, i2c_auxBuffer, nRegisters + 1, END_MODE_STOP );
0x1C94	0xF89D3014  LDRB	R3, [SP, #20]
0x1C98	0x1C5D    ADDS	R5, R3, #1
0x1C9A	0xF10D040B  ADD	R4, SP, #11
0x1C9E	0x4B09    LDR	R3, [PC, #36]
0x1CA0	0x781B    LDRB	R3, [R3, #0]
0x1CA2	0xB2AA    UXTH	R2, R5
0x1CA4	0x4621    MOV	R1, R4
0x1CA6	0xB2D8    UXTB	R0, R3
0x1CA8	0x2301    MOVS	R3, #1
0x1CAA	0xF7FFFDB9  BL	__c3dhall3_driver_hal_i2cWrite+0
;__c3dhall3_driver.c, 207 :: 		}
L_c3dhall3_writeRegisters14:
L_c3dhall3_writeRegisters13:
;__c3dhall3_driver.c, 208 :: 		}
L_end_c3dhall3_writeRegisters:
0x1CAE	0xF8DDE000  LDR	LR, [SP, #0]
0x1CB2	0xB006    ADD	SP, SP, #24
0x1CB4	0x4770    BX	LR
0x1CB6	0xBF00    NOP
0x1CB8	0x004A2000  	__c3dhall3_driver_c3dhall3_communicationType+0
0x1CBC	0x00B02000  	__c3dhall3_driver_hal_gpio_rstSet+0
0x1CC0	0x00AC2000  	__c3dhall3_driver_hal_gpio_csSet+0
0x1CC4	0x004B2000  	__c3dhall3_driver__slaveAddress+0
; end of _c3dhall3_writeRegisters
__c3dhall3_driver_hal_spiWrite:
;__hal_msp432.c, 41 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x17AC	0xB083    SUB	SP, SP, #12
0x17AE	0xF8CDE000  STR	LR, [SP, #0]
0x17B2	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_msp432.c, 43 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x17B4	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x17B6	0xB290    UXTH	R0, R2
;__hal_msp432.c, 44 :: 		while( nBytes-- )
L___c3dhall3_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x17B8	0xB283    UXTH	R3, R0
0x17BA	0x1E42    SUBS	R2, R0, #1
0x17BC	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0x17BE	0xB16B    CBZ	R3, L___c3dhall3_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_msp432.c, 45 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x17C0	0x780A    LDRB	R2, [R1, #0]
0x17C2	0xB2D4    UXTB	R4, R2
0x17C4	0xF8AD0004  STRH	R0, [SP, #4]
0x17C8	0x9102    STR	R1, [SP, #8]
0x17CA	0xB2A0    UXTH	R0, R4
0x17CC	0x4C05    LDR	R4, [PC, #20]
0x17CE	0x6824    LDR	R4, [R4, #0]
0x17D0	0x47A0    BLX	R4
0x17D2	0x9902    LDR	R1, [SP, #8]
0x17D4	0xF8BD0004  LDRH	R0, [SP, #4]
0x17D8	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x17DA	0xE7ED    B	L___c3dhall3_driver_hal_spiWrite0
L___c3dhall3_driver_hal_spiWrite1:
;__hal_msp432.c, 46 :: 		}
L_end_hal_spiWrite:
0x17DC	0xF8DDE000  LDR	LR, [SP, #0]
0x17E0	0xB003    ADD	SP, SP, #12
0x17E2	0x4770    BX	LR
0x17E4	0x00B42000  	__c3dhall3_driver_fp_spiWrite+0
; end of __c3dhall3_driver_hal_spiWrite
__c3dhall3_driver_hal_i2cStart:
;__hal_msp432.c, 87 :: 		static int hal_i2cStart()
;__hal_msp432.c, 89 :: 		int res = 0;
; res start address is: 0 (R0)
0x1884	0xF2400000  MOVW	R0, #0
0x1888	0xB200    SXTH	R0, R0
;__hal_msp432.c, 90 :: 		return res;
; res end address is: 0 (R0)
;__hal_msp432.c, 91 :: 		}
L_end_hal_i2cStart:
0x188A	0x4770    BX	LR
; end of __c3dhall3_driver_hal_i2cStart
__c3dhall3_driver_hal_i2cWrite:
;__hal_msp432.c, 93 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1820	0xB082    SUB	SP, SP, #8
0x1822	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_msp432.c, 95 :: 		int res = 0;
0x1826	0xF2400400  MOVW	R4, #0
0x182A	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_msp432.c, 97 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x182E	0x4C05    LDR	R4, [PC, #20]
0x1830	0x6824    LDR	R4, [R4, #0]
0x1832	0x47A0    BLX	R4
0x1834	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1838	0x4304    ORRS	R4, R0
;__hal_msp432.c, 98 :: 		return res;
0x183A	0xB220    SXTH	R0, R4
;__hal_msp432.c, 99 :: 		}
L_end_hal_i2cWrite:
0x183C	0xF8DDE000  LDR	LR, [SP, #0]
0x1840	0xB002    ADD	SP, SP, #8
0x1842	0x4770    BX	LR
0x1844	0x00A02000  	__c3dhall3_driver_fp_i2cWrite+0
; end of __c3dhall3_driver_hal_i2cWrite
_I2C0_Write:
;__Lib_I2C_MSP.c, 498 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1540	0xB081    SUB	SP, SP, #4
0x1542	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 499 :: 		
0x1546	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1548	0x4613    MOV	R3, R2
0x154A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x154C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x154E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1550	0xF7FFF9AA  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x1554	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 500 :: 		
L_end_I2C0_Write:
0x1556	0xF8DDE000  LDR	LR, [SP, #0]
0x155A	0xB001    ADD	SP, SP, #4
0x155C	0x4770    BX	LR
0x155E	0xBF00    NOP
0x1560	0x20004000  	EUSCI_B0_UCB0CTLW0+0
; end of _I2C0_Write
__Lib_I2C_MSP_I2Cx_Write:
;__Lib_I2C_MSP.c, 263 :: 		
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08A8	0xB087    SUB	SP, SP, #28
0x08AA	0xF8CDE000  STR	LR, [SP, #0]
0x08AE	0xF88D1004  STRB	R1, [SP, #4]
0x08B2	0x4601    MOV	R1, R0
0x08B4	0xF89D0004  LDRB	R0, [SP, #4]
0x08B8	0x9205    STR	R2, [SP, #20]
0x08BA	0x9306    STR	R3, [SP, #24]
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x08BC	0x9C07    LDR	R4, [SP, #28]
0x08BE	0x9407    STR	R4, [SP, #28]
;__Lib_I2C_MSP.c, 266 :: 		
0x08C0	0x4C4C    LDR	R4, [PC, #304]
0x08C2	0x42A1    CMP	R1, R4
0x08C4	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Write45
;__Lib_I2C_MSP.c, 267 :: 		
0x08C6	0x4D4C    LDR	R5, [PC, #304]
0x08C8	0x682C    LDR	R4, [R5, #0]
0x08CA	0x9403    STR	R4, [SP, #12]
0x08CC	0x462C    MOV	R4, R5
0x08CE	0x6824    LDR	R4, [R4, #0]
0x08D0	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 268 :: 		
0x08D2	0x4C4A    LDR	R4, [PC, #296]
0x08D4	0x6825    LDR	R5, [R4, #0]
0x08D6	0x4C4A    LDR	R4, [PC, #296]
0x08D8	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 269 :: 		
0x08DA	0xE028    B	L___Lib_I2C_MSP_I2Cx_Write46
L___Lib_I2C_MSP_I2Cx_Write45:
;__Lib_I2C_MSP.c, 270 :: 		
0x08DC	0x4C49    LDR	R4, [PC, #292]
0x08DE	0x42A1    CMP	R1, R4
0x08E0	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Write47
;__Lib_I2C_MSP.c, 271 :: 		
0x08E2	0x4D49    LDR	R5, [PC, #292]
0x08E4	0x682C    LDR	R4, [R5, #0]
0x08E6	0x9403    STR	R4, [SP, #12]
0x08E8	0x462C    MOV	R4, R5
0x08EA	0x6824    LDR	R4, [R4, #0]
0x08EC	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 272 :: 		
0x08EE	0x4C47    LDR	R4, [PC, #284]
0x08F0	0x6825    LDR	R5, [R4, #0]
0x08F2	0x4C43    LDR	R4, [PC, #268]
0x08F4	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 273 :: 		
0x08F6	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Write48
L___Lib_I2C_MSP_I2Cx_Write47:
;__Lib_I2C_MSP.c, 274 :: 		
0x08F8	0x4C45    LDR	R4, [PC, #276]
0x08FA	0x42A1    CMP	R1, R4
0x08FC	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Write49
;__Lib_I2C_MSP.c, 275 :: 		
0x08FE	0x4D45    LDR	R5, [PC, #276]
0x0900	0x682C    LDR	R4, [R5, #0]
0x0902	0x9403    STR	R4, [SP, #12]
0x0904	0x462C    MOV	R4, R5
0x0906	0x6824    LDR	R4, [R4, #0]
0x0908	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 276 :: 		
0x090A	0x4C43    LDR	R4, [PC, #268]
0x090C	0x6825    LDR	R5, [R4, #0]
0x090E	0x4C3C    LDR	R4, [PC, #240]
0x0910	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 277 :: 		
0x0912	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Write50
L___Lib_I2C_MSP_I2Cx_Write49:
;__Lib_I2C_MSP.c, 278 :: 		
0x0914	0x4C41    LDR	R4, [PC, #260]
0x0916	0x42A1    CMP	R1, R4
0x0918	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Write51
;__Lib_I2C_MSP.c, 279 :: 		
0x091A	0x4D41    LDR	R5, [PC, #260]
0x091C	0x682C    LDR	R4, [R5, #0]
0x091E	0x9403    STR	R4, [SP, #12]
0x0920	0x462C    MOV	R4, R5
0x0922	0x6824    LDR	R4, [R4, #0]
0x0924	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 280 :: 		
0x0926	0x4C3F    LDR	R4, [PC, #252]
0x0928	0x6825    LDR	R5, [R4, #0]
0x092A	0x4C35    LDR	R4, [PC, #212]
0x092C	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 281 :: 		
L___Lib_I2C_MSP_I2Cx_Write51:
L___Lib_I2C_MSP_I2Cx_Write50:
L___Lib_I2C_MSP_I2Cx_Write48:
L___Lib_I2C_MSP_I2Cx_Write46:
;__Lib_I2C_MSP.c, 283 :: 		
0x092E	0x9101    STR	R1, [SP, #4]
; slave_address end address is: 0 (R0)
0x0930	0x9102    STR	R1, [SP, #8]
0x0932	0xB2C1    UXTB	R1, R0
0x0934	0x9802    LDR	R0, [SP, #8]
0x0936	0xF7FFFD2B  BL	__Lib_I2C_MSP_I2C_setSlaveAddress+0
0x093A	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_MSP.c, 284 :: 		
0x093C	0x4C3A    LDR	R4, [PC, #232]
0x093E	0x7824    LDRB	R4, [R4, #0]
0x0940	0xB954    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Write52
;__Lib_I2C_MSP.c, 285 :: 		
0x0942	0x9101    STR	R1, [SP, #4]
0x0944	0x4608    MOV	R0, R1
0x0946	0x2101    MOVS	R1, #1
0x0948	0xF7FFFDD8  BL	__Lib_I2C_MSP_I2Cx_Start+0
0x094C	0x9901    LDR	R1, [SP, #4]
0x094E	0xB108    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Write53
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 286 :: 		
0x0950	0x2001    MOVS	R0, #1
0x0952	0xE04B    B	L_end_I2Cx_Write
L___Lib_I2C_MSP_I2Cx_Write53:
;__Lib_I2C_MSP.c, 287 :: 		
; I2C_BASE start address is: 4 (R1)
0x0954	0x460D    MOV	R5, R1
0x0956	0xE01F    B	L___Lib_I2C_MSP_I2Cx_Write54
L___Lib_I2C_MSP_I2Cx_Write52:
;__Lib_I2C_MSP.c, 289 :: 		
0x0958	0x2501    MOVS	R5, #1
0x095A	0x880C    LDRH	R4, [R1, #0]
0x095C	0xF3651404  BFI	R4, R5, #4, #1
0x0960	0x800C    STRH	R4, [R1, #0]
; I2C_BASE end address is: 4 (R1)
0x0962	0x4608    MOV	R0, R1
;__Lib_I2C_MSP.c, 290 :: 		
L___Lib_I2C_MSP_I2Cx_Write55:
; I2C_BASE start address is: 0 (R0)
0x0964	0x8805    LDRH	R5, [R0, #0]
0x0966	0xF3C50480  UBFX	R4, R5, #2, #1
0x096A	0xB16C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Write56
;__Lib_I2C_MSP.c, 291 :: 		
0x096C	0x9C04    LDR	R4, [SP, #16]
0x096E	0xB154    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Write57
;__Lib_I2C_MSP.c, 292 :: 		
0x0970	0x9C03    LDR	R4, [SP, #12]
0x0972	0xB92C    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Write58
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 293 :: 		
0x0974	0x2007    MOVS	R0, #7
0x0976	0x4C22    LDR	R4, [PC, #136]
0x0978	0x6824    LDR	R4, [R4, #0]
0x097A	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 294 :: 		
0x097C	0x2001    MOVS	R0, #1
0x097E	0xE035    B	L_end_I2Cx_Write
;__Lib_I2C_MSP.c, 295 :: 		
L___Lib_I2C_MSP_I2Cx_Write58:
;__Lib_I2C_MSP.c, 296 :: 		
; I2C_BASE start address is: 0 (R0)
0x0980	0x9C03    LDR	R4, [SP, #12]
0x0982	0x1E64    SUBS	R4, R4, #1
0x0984	0x9403    STR	R4, [SP, #12]
;__Lib_I2C_MSP.c, 297 :: 		
L___Lib_I2C_MSP_I2Cx_Write57:
;__Lib_I2C_MSP.c, 298 :: 		
0x0986	0xE7ED    B	L___Lib_I2C_MSP_I2Cx_Write55
L___Lib_I2C_MSP_I2Cx_Write56:
;__Lib_I2C_MSP.c, 299 :: 		
0x0988	0x8804    LDRH	R4, [R0, #0]
0x098A	0xF0440402  ORR	R4, R4, #2
0x098E	0x8004    STRH	R4, [R0, #0]
;__Lib_I2C_MSP.c, 300 :: 		
0x0990	0x2500    MOVS	R5, #0
0x0992	0x4C25    LDR	R4, [PC, #148]
0x0994	0x7025    STRB	R5, [R4, #0]
; I2C_BASE end address is: 0 (R0)
0x0996	0x4605    MOV	R5, R0
;__Lib_I2C_MSP.c, 301 :: 		
L___Lib_I2C_MSP_I2Cx_Write54:
;__Lib_I2C_MSP.c, 303 :: 		
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x0998	0x2600    MOVS	R6, #0
; I2C_BASE end address is: 20 (R5)
; i end address is: 24 (R6)
0x099A	0x462A    MOV	R2, R5
0x099C	0x4631    MOV	R1, R6
L___Lib_I2C_MSP_I2Cx_Write59:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0x099E	0x9C06    LDR	R4, [SP, #24]
0x09A0	0x42A1    CMP	R1, R4
0x09A2	0xD214    BCS	L___Lib_I2C_MSP_I2Cx_Write60
;__Lib_I2C_MSP.c, 304 :: 		
0x09A4	0x9C05    LDR	R4, [SP, #20]
0x09A6	0x1864    ADDS	R4, R4, R1
0x09A8	0x7824    LDRB	R4, [R4, #0]
0x09AA	0x9201    STR	R2, [SP, #4]
0x09AC	0x9102    STR	R1, [SP, #8]
0x09AE	0xB2E1    UXTB	R1, R4
0x09B0	0x4610    MOV	R0, R2
0x09B2	0xF7FFFE61  BL	__Lib_I2C_MSP_I2Cx_WriteByte+0
0x09B6	0x9902    LDR	R1, [SP, #8]
0x09B8	0x9A01    LDR	R2, [SP, #4]
0x09BA	0xB120    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Write62
; i end address is: 4 (R1)
;__Lib_I2C_MSP.c, 305 :: 		
0x09BC	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x09BE	0xF7FFFE49  BL	__Lib_I2C_MSP_I2Cx_Stop+0
;__Lib_I2C_MSP.c, 306 :: 		
0x09C2	0x2001    MOVS	R0, #1
0x09C4	0xE012    B	L_end_I2Cx_Write
;__Lib_I2C_MSP.c, 307 :: 		
L___Lib_I2C_MSP_I2Cx_Write62:
;__Lib_I2C_MSP.c, 303 :: 		
; I2C_BASE start address is: 8 (R2)
; i start address is: 4 (R1)
0x09C6	0x1C4C    ADDS	R4, R1, #1
; i end address is: 4 (R1)
; i start address is: 24 (R6)
0x09C8	0x4626    MOV	R6, R4
;__Lib_I2C_MSP.c, 308 :: 		
; i end address is: 24 (R6)
0x09CA	0x4631    MOV	R1, R6
0x09CC	0xE7E7    B	L___Lib_I2C_MSP_I2Cx_Write59
L___Lib_I2C_MSP_I2Cx_Write60:
;__Lib_I2C_MSP.c, 310 :: 		
0x09CE	0x9C07    LDR	R4, [SP, #28]
0x09D0	0x2C01    CMP	R4, #1
0x09D2	0xD107    BNE	L___Lib_I2C_MSP_I2Cx_Write63
;__Lib_I2C_MSP.c, 311 :: 		
0x09D4	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x09D6	0xF7FFFE3D  BL	__Lib_I2C_MSP_I2Cx_Stop+0
0x09DA	0x2800    CMP	R0, #0
0x09DC	0xD001    BEQ	L___Lib_I2C_MSP_I2Cx_Write64
;__Lib_I2C_MSP.c, 312 :: 		
0x09DE	0x2001    MOVS	R0, #1
0x09E0	0xE004    B	L_end_I2Cx_Write
L___Lib_I2C_MSP_I2Cx_Write64:
;__Lib_I2C_MSP.c, 313 :: 		
0x09E2	0xE002    B	L___Lib_I2C_MSP_I2Cx_Write65
L___Lib_I2C_MSP_I2Cx_Write63:
;__Lib_I2C_MSP.c, 315 :: 		
0x09E4	0x2501    MOVS	R5, #1
0x09E6	0x4C10    LDR	R4, [PC, #64]
0x09E8	0x7025    STRB	R5, [R4, #0]
;__Lib_I2C_MSP.c, 316 :: 		
L___Lib_I2C_MSP_I2Cx_Write65:
;__Lib_I2C_MSP.c, 318 :: 		
0x09EA	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 319 :: 		
L_end_I2Cx_Write:
0x09EC	0xF8DDE000  LDR	LR, [SP, #0]
0x09F0	0xB007    ADD	SP, SP, #28
0x09F2	0x4770    BX	LR
0x09F4	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x09F8	0x004C2000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x09FC	0x00C82000  	_I2C0_timeout_Ptr+0
0x0A00	0x00C42000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x0A04	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x0A08	0x00502000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x0A0C	0x00CC2000  	_I2C1_timeout_Ptr+0
0x0A10	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x0A14	0x00542000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x0A18	0x00D02000  	_I2C2_timeout_Ptr+0
0x0A1C	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x0A20	0x00582000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x0A24	0x00D42000  	_I2C3_timeout_Ptr+0
0x0A28	0x00492000  	__Lib_I2C_MSP__DELAY_RESTART+0
; end of __Lib_I2C_MSP_I2Cx_Write
__Lib_I2C_MSP_I2C_setSlaveAddress:
;__Lib_I2C_MSP.c, 90 :: 		
; slaveAddress start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0390	0xB081    SUB	SP, SP, #4
; slaveAddress end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slaveAddress start address is: 4 (R1)
;__Lib_I2C_MSP.c, 91 :: 		
0x0392	0xF2000214  ADDW	R2, R0, #20
0x0396	0x8812    LDRH	R2, [R2, #0]
;__Lib_I2C_MSP.c, 92 :: 		
0x0398	0x428A    CMP	R2, R1
0x039A	0xD00F    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress118
0x039C	0xF2000216  ADDW	R2, R0, #22
0x03A0	0x8812    LDRH	R2, [R2, #0]
0x03A2	0x428A    CMP	R2, R1
0x03A4	0xD00A    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress117
;__Lib_I2C_MSP.c, 93 :: 		
0x03A6	0xF2000218  ADDW	R2, R0, #24
0x03AA	0x8812    LDRH	R2, [R2, #0]
0x03AC	0x428A    CMP	R2, R1
0x03AE	0xD005    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress116
;__Lib_I2C_MSP.c, 94 :: 		
0x03B0	0xF200021A  ADDW	R2, R0, #26
0x03B4	0x8812    LDRH	R2, [R2, #0]
0x03B6	0x428A    CMP	R2, R1
0x03B8	0xD000    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress115
0x03BA	0xE000    B	L___Lib_I2C_MSP_I2C_setSlaveAddress2
; I2C_BASE end address is: 0 (R0)
; slaveAddress end address is: 4 (R1)
;__Lib_I2C_MSP.c, 92 :: 		
L___Lib_I2C_MSP_I2C_setSlaveAddress118:
L___Lib_I2C_MSP_I2C_setSlaveAddress117:
;__Lib_I2C_MSP.c, 93 :: 		
L___Lib_I2C_MSP_I2C_setSlaveAddress116:
;__Lib_I2C_MSP.c, 94 :: 		
L___Lib_I2C_MSP_I2C_setSlaveAddress115:
0x03BC	0xE002    B	L_end_I2C_setSlaveAddress
L___Lib_I2C_MSP_I2C_setSlaveAddress2:
;__Lib_I2C_MSP.c, 96 :: 		
; slaveAddress start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x03BE	0xF2000220  ADDW	R2, R0, #32
; I2C_BASE end address is: 0 (R0)
0x03C2	0x8011    STRH	R1, [R2, #0]
; slaveAddress end address is: 4 (R1)
;__Lib_I2C_MSP.c, 97 :: 		
L_end_I2C_setSlaveAddress:
0x03C4	0xB001    ADD	SP, SP, #4
0x03C6	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_setSlaveAddress
__Lib_I2C_MSP_I2Cx_Start:
;__Lib_I2C_MSP.c, 159 :: 		
; mode start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x04FC	0xB085    SUB	SP, SP, #20
0x04FE	0xF8CDE000  STR	LR, [SP, #0]
0x0502	0xB2CC    UXTB	R4, R1
0x0504	0x4601    MOV	R1, R0
; mode end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; mode start address is: 16 (R4)
;__Lib_I2C_MSP.c, 162 :: 		
0x0506	0x4A46    LDR	R2, [PC, #280]
0x0508	0x4291    CMP	R1, R2
0x050A	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Start14
;__Lib_I2C_MSP.c, 163 :: 		
0x050C	0x4B45    LDR	R3, [PC, #276]
0x050E	0x681A    LDR	R2, [R3, #0]
0x0510	0x9203    STR	R2, [SP, #12]
0x0512	0x461A    MOV	R2, R3
0x0514	0x6812    LDR	R2, [R2, #0]
0x0516	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 164 :: 		
0x0518	0x4A43    LDR	R2, [PC, #268]
0x051A	0x6813    LDR	R3, [R2, #0]
0x051C	0x4A43    LDR	R2, [PC, #268]
0x051E	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 165 :: 		
0x0520	0xE028    B	L___Lib_I2C_MSP_I2Cx_Start15
L___Lib_I2C_MSP_I2Cx_Start14:
;__Lib_I2C_MSP.c, 166 :: 		
0x0522	0x4A43    LDR	R2, [PC, #268]
0x0524	0x4291    CMP	R1, R2
0x0526	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Start16
;__Lib_I2C_MSP.c, 167 :: 		
0x0528	0x4B42    LDR	R3, [PC, #264]
0x052A	0x681A    LDR	R2, [R3, #0]
0x052C	0x9203    STR	R2, [SP, #12]
0x052E	0x461A    MOV	R2, R3
0x0530	0x6812    LDR	R2, [R2, #0]
0x0532	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 168 :: 		
0x0534	0x4A40    LDR	R2, [PC, #256]
0x0536	0x6813    LDR	R3, [R2, #0]
0x0538	0x4A3C    LDR	R2, [PC, #240]
0x053A	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 169 :: 		
0x053C	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Start17
L___Lib_I2C_MSP_I2Cx_Start16:
;__Lib_I2C_MSP.c, 170 :: 		
0x053E	0x4A3F    LDR	R2, [PC, #252]
0x0540	0x4291    CMP	R1, R2
0x0542	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Start18
;__Lib_I2C_MSP.c, 171 :: 		
0x0544	0x4B3E    LDR	R3, [PC, #248]
0x0546	0x681A    LDR	R2, [R3, #0]
0x0548	0x9203    STR	R2, [SP, #12]
0x054A	0x461A    MOV	R2, R3
0x054C	0x6812    LDR	R2, [R2, #0]
0x054E	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 172 :: 		
0x0550	0x4A3C    LDR	R2, [PC, #240]
0x0552	0x6813    LDR	R3, [R2, #0]
0x0554	0x4A35    LDR	R2, [PC, #212]
0x0556	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 173 :: 		
0x0558	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Start19
L___Lib_I2C_MSP_I2Cx_Start18:
;__Lib_I2C_MSP.c, 174 :: 		
0x055A	0x4A3B    LDR	R2, [PC, #236]
0x055C	0x4291    CMP	R1, R2
0x055E	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Start20
;__Lib_I2C_MSP.c, 175 :: 		
0x0560	0x4B3A    LDR	R3, [PC, #232]
0x0562	0x681A    LDR	R2, [R3, #0]
0x0564	0x9203    STR	R2, [SP, #12]
0x0566	0x461A    MOV	R2, R3
0x0568	0x6812    LDR	R2, [R2, #0]
0x056A	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 176 :: 		
0x056C	0x4A38    LDR	R2, [PC, #224]
0x056E	0x6813    LDR	R3, [R2, #0]
0x0570	0x4A2E    LDR	R2, [PC, #184]
0x0572	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 177 :: 		
L___Lib_I2C_MSP_I2Cx_Start20:
L___Lib_I2C_MSP_I2Cx_Start19:
L___Lib_I2C_MSP_I2Cx_Start17:
L___Lib_I2C_MSP_I2Cx_Start15:
;__Lib_I2C_MSP.c, 179 :: 		
0x0574	0xF88D4004  STRB	R4, [SP, #4]
0x0578	0x9102    STR	R1, [SP, #8]
0x057A	0x4608    MOV	R0, R1
0x057C	0xF7FFFDEA  BL	__Lib_I2C_MSP_I2Cx_Wait_For_Idle+0
0x0580	0x9902    LDR	R1, [SP, #8]
0x0582	0xF89D4004  LDRB	R4, [SP, #4]
0x0586	0xB108    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Start21
; I2C_BASE end address is: 4 (R1)
; mode end address is: 16 (R4)
;__Lib_I2C_MSP.c, 180 :: 		
0x0588	0x2001    MOVS	R0, #1
0x058A	0xE044    B	L_end_I2Cx_Start
L___Lib_I2C_MSP_I2Cx_Start21:
;__Lib_I2C_MSP.c, 182 :: 		
; mode start address is: 16 (R4)
; I2C_BASE start address is: 4 (R1)
0x058C	0xB2E3    UXTB	R3, R4
0x058E	0x880A    LDRH	R2, [R1, #0]
0x0590	0xF3631204  BFI	R2, R3, #4, #1
0x0594	0x800A    STRH	R2, [R1, #0]
;__Lib_I2C_MSP.c, 185 :: 		
0x0596	0x880A    LDRH	R2, [R1, #0]
0x0598	0xF0420202  ORR	R2, R2, #2
0x059C	0x800A    STRH	R2, [R1, #0]
;__Lib_I2C_MSP.c, 187 :: 		
0x059E	0x2C01    CMP	R4, #1
0x05A0	0xD11C    BNE	L___Lib_I2C_MSP_I2Cx_Start22
; I2C_BASE end address is: 4 (R1)
; mode end address is: 16 (R4)
0x05A2	0x4608    MOV	R0, R1
;__Lib_I2C_MSP.c, 188 :: 		
L___Lib_I2C_MSP_I2Cx_Start23:
; I2C_BASE start address is: 0 (R0)
0x05A4	0xF200022C  ADDW	R2, R0, #44
0x05A8	0x8813    LDRH	R3, [R2, #0]
0x05AA	0xF3C30240  UBFX	R2, R3, #1, #1
0x05AE	0xB96A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start24
;__Lib_I2C_MSP.c, 189 :: 		
0x05B0	0x9A04    LDR	R2, [SP, #16]
0x05B2	0xB152    CBZ	R2, L___Lib_I2C_MSP_I2Cx_Start25
;__Lib_I2C_MSP.c, 190 :: 		
0x05B4	0x9A03    LDR	R2, [SP, #12]
0x05B6	0xB92A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start26
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 191 :: 		
0x05B8	0x2006    MOVS	R0, #6
0x05BA	0x4C1C    LDR	R4, [PC, #112]
0x05BC	0x6824    LDR	R4, [R4, #0]
0x05BE	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 192 :: 		
0x05C0	0x2001    MOVS	R0, #1
0x05C2	0xE028    B	L_end_I2Cx_Start
;__Lib_I2C_MSP.c, 193 :: 		
L___Lib_I2C_MSP_I2Cx_Start26:
;__Lib_I2C_MSP.c, 194 :: 		
; I2C_BASE start address is: 0 (R0)
0x05C4	0x9A03    LDR	R2, [SP, #12]
0x05C6	0x1E52    SUBS	R2, R2, #1
0x05C8	0x9203    STR	R2, [SP, #12]
;__Lib_I2C_MSP.c, 195 :: 		
L___Lib_I2C_MSP_I2Cx_Start25:
;__Lib_I2C_MSP.c, 196 :: 		
0x05CA	0xE7EB    B	L___Lib_I2C_MSP_I2Cx_Start23
L___Lib_I2C_MSP_I2Cx_Start24:
;__Lib_I2C_MSP.c, 197 :: 		
0x05CC	0xF200042C  ADDW	R4, R0, #44
; I2C_BASE end address is: 0 (R0)
0x05D0	0x2300    MOVS	R3, #0
0x05D2	0x8822    LDRH	R2, [R4, #0]
0x05D4	0xF3630241  BFI	R2, R3, #1, #1
0x05D8	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 198 :: 		
0x05DA	0xE01B    B	L___Lib_I2C_MSP_I2Cx_Start27
L___Lib_I2C_MSP_I2Cx_Start22:
;__Lib_I2C_MSP.c, 200 :: 		
; I2C_BASE start address is: 4 (R1)
0x05DC	0x4608    MOV	R0, R1
L___Lib_I2C_MSP_I2Cx_Start28:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x05DE	0xF200022C  ADDW	R2, R0, #44
0x05E2	0x8813    LDRH	R3, [R2, #0]
0x05E4	0xF3C30200  UBFX	R2, R3, #0, #1
0x05E8	0xB96A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start29
;__Lib_I2C_MSP.c, 201 :: 		
0x05EA	0x9A04    LDR	R2, [SP, #16]
0x05EC	0xB152    CBZ	R2, L___Lib_I2C_MSP_I2Cx_Start30
;__Lib_I2C_MSP.c, 202 :: 		
0x05EE	0x9A03    LDR	R2, [SP, #12]
0x05F0	0xB92A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start31
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 203 :: 		
0x05F2	0x2006    MOVS	R0, #6
0x05F4	0x4C0D    LDR	R4, [PC, #52]
0x05F6	0x6824    LDR	R4, [R4, #0]
0x05F8	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 204 :: 		
0x05FA	0x2001    MOVS	R0, #1
0x05FC	0xE00B    B	L_end_I2Cx_Start
;__Lib_I2C_MSP.c, 205 :: 		
L___Lib_I2C_MSP_I2Cx_Start31:
;__Lib_I2C_MSP.c, 206 :: 		
; I2C_BASE start address is: 0 (R0)
0x05FE	0x9A03    LDR	R2, [SP, #12]
0x0600	0x1E52    SUBS	R2, R2, #1
0x0602	0x9203    STR	R2, [SP, #12]
;__Lib_I2C_MSP.c, 207 :: 		
L___Lib_I2C_MSP_I2Cx_Start30:
;__Lib_I2C_MSP.c, 208 :: 		
0x0604	0xE7EB    B	L___Lib_I2C_MSP_I2Cx_Start28
L___Lib_I2C_MSP_I2Cx_Start29:
;__Lib_I2C_MSP.c, 209 :: 		
0x0606	0xF200042C  ADDW	R4, R0, #44
; I2C_BASE end address is: 0 (R0)
0x060A	0x2300    MOVS	R3, #0
0x060C	0x8822    LDRH	R2, [R4, #0]
0x060E	0xF3630200  BFI	R2, R3, #0, #1
0x0612	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 210 :: 		
L___Lib_I2C_MSP_I2Cx_Start27:
;__Lib_I2C_MSP.c, 212 :: 		
0x0614	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 213 :: 		
L_end_I2Cx_Start:
0x0616	0xF8DDE000  LDR	LR, [SP, #0]
0x061A	0xB005    ADD	SP, SP, #20
0x061C	0x4770    BX	LR
0x061E	0xBF00    NOP
0x0620	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x0624	0x004C2000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x0628	0x00C82000  	_I2C0_timeout_Ptr+0
0x062C	0x00C42000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x0630	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x0634	0x00502000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x0638	0x00CC2000  	_I2C1_timeout_Ptr+0
0x063C	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x0640	0x00542000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x0644	0x00D02000  	_I2C2_timeout_Ptr+0
0x0648	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x064C	0x00582000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x0650	0x00D42000  	_I2C3_timeout_Ptr+0
; end of __Lib_I2C_MSP_I2Cx_Start
__Lib_I2C_MSP_I2Cx_Wait_For_Idle:
;__Lib_I2C_MSP.c, 125 :: 		
; I2C_BASE start address is: 0 (R0)
0x0154	0xB083    SUB	SP, SP, #12
0x0156	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 128 :: 		
0x015A	0x4927    LDR	R1, [PC, #156]
0x015C	0x4288    CMP	R0, R1
0x015E	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle3
;__Lib_I2C_MSP.c, 129 :: 		
0x0160	0x4A26    LDR	R2, [PC, #152]
0x0162	0x6811    LDR	R1, [R2, #0]
0x0164	0x9101    STR	R1, [SP, #4]
0x0166	0x4611    MOV	R1, R2
0x0168	0x6809    LDR	R1, [R1, #0]
0x016A	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 130 :: 		
0x016C	0x4924    LDR	R1, [PC, #144]
0x016E	0x680A    LDR	R2, [R1, #0]
0x0170	0x4924    LDR	R1, [PC, #144]
0x0172	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 131 :: 		
0x0174	0xE028    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle4
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle3:
;__Lib_I2C_MSP.c, 132 :: 		
0x0176	0x4924    LDR	R1, [PC, #144]
0x0178	0x4288    CMP	R0, R1
0x017A	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle5
;__Lib_I2C_MSP.c, 133 :: 		
0x017C	0x4A23    LDR	R2, [PC, #140]
0x017E	0x6811    LDR	R1, [R2, #0]
0x0180	0x9101    STR	R1, [SP, #4]
0x0182	0x4611    MOV	R1, R2
0x0184	0x6809    LDR	R1, [R1, #0]
0x0186	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 134 :: 		
0x0188	0x4921    LDR	R1, [PC, #132]
0x018A	0x680A    LDR	R2, [R1, #0]
0x018C	0x491D    LDR	R1, [PC, #116]
0x018E	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 135 :: 		
0x0190	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle6
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle5:
;__Lib_I2C_MSP.c, 136 :: 		
0x0192	0x4920    LDR	R1, [PC, #128]
0x0194	0x4288    CMP	R0, R1
0x0196	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle7
;__Lib_I2C_MSP.c, 137 :: 		
0x0198	0x4A1F    LDR	R2, [PC, #124]
0x019A	0x6811    LDR	R1, [R2, #0]
0x019C	0x9101    STR	R1, [SP, #4]
0x019E	0x4611    MOV	R1, R2
0x01A0	0x6809    LDR	R1, [R1, #0]
0x01A2	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 138 :: 		
0x01A4	0x491D    LDR	R1, [PC, #116]
0x01A6	0x680A    LDR	R2, [R1, #0]
0x01A8	0x4916    LDR	R1, [PC, #88]
0x01AA	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 139 :: 		
0x01AC	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle8
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle7:
;__Lib_I2C_MSP.c, 140 :: 		
0x01AE	0x491C    LDR	R1, [PC, #112]
0x01B0	0x4288    CMP	R0, R1
0x01B2	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle9
;__Lib_I2C_MSP.c, 141 :: 		
0x01B4	0x4A1B    LDR	R2, [PC, #108]
0x01B6	0x6811    LDR	R1, [R2, #0]
0x01B8	0x9101    STR	R1, [SP, #4]
0x01BA	0x4611    MOV	R1, R2
0x01BC	0x6809    LDR	R1, [R1, #0]
0x01BE	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 142 :: 		
0x01C0	0x4919    LDR	R1, [PC, #100]
0x01C2	0x680A    LDR	R2, [R1, #0]
0x01C4	0x490F    LDR	R1, [PC, #60]
0x01C6	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 143 :: 		
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle9:
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle8:
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle6:
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle4:
;__Lib_I2C_MSP.c, 145 :: 		
0x01C8	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle10:
; I2C_BASE start address is: 12 (R3)
0x01CA	0x4618    MOV	R0, R3
0x01CC	0xF7FFFF98  BL	__Lib_I2C_MSP_I2Cx_Is_Idle+0
0x01D0	0xB968    CBNZ	R0, L___Lib_I2C_MSP_I2Cx_Wait_For_Idle11
;__Lib_I2C_MSP.c, 147 :: 		
0x01D2	0x9902    LDR	R1, [SP, #8]
0x01D4	0xB151    CBZ	R1, L___Lib_I2C_MSP_I2Cx_Wait_For_Idle12
;__Lib_I2C_MSP.c, 148 :: 		
0x01D6	0x9901    LDR	R1, [SP, #4]
0x01D8	0xB929    CBNZ	R1, L___Lib_I2C_MSP_I2Cx_Wait_For_Idle13
; I2C_BASE end address is: 12 (R3)
;__Lib_I2C_MSP.c, 149 :: 		
0x01DA	0x2005    MOVS	R0, #5
0x01DC	0x4C09    LDR	R4, [PC, #36]
0x01DE	0x6824    LDR	R4, [R4, #0]
0x01E0	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 150 :: 		
0x01E2	0x2001    MOVS	R0, #1
0x01E4	0xE004    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_MSP.c, 151 :: 		
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle13:
;__Lib_I2C_MSP.c, 152 :: 		
; I2C_BASE start address is: 12 (R3)
0x01E6	0x9901    LDR	R1, [SP, #4]
0x01E8	0x1E49    SUBS	R1, R1, #1
0x01EA	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_MSP.c, 153 :: 		
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle12:
;__Lib_I2C_MSP.c, 154 :: 		
; I2C_BASE end address is: 12 (R3)
0x01EC	0xE7ED    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle10
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle11:
;__Lib_I2C_MSP.c, 155 :: 		
0x01EE	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 156 :: 		
L_end_I2Cx_Wait_For_Idle:
0x01F0	0xF8DDE000  LDR	LR, [SP, #0]
0x01F4	0xB003    ADD	SP, SP, #12
0x01F6	0x4770    BX	LR
0x01F8	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x01FC	0x004C2000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x0200	0x00C82000  	_I2C0_timeout_Ptr+0
0x0204	0x00C42000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x0208	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x020C	0x00502000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x0210	0x00CC2000  	_I2C1_timeout_Ptr+0
0x0214	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x0218	0x00542000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x021C	0x00D02000  	_I2C2_timeout_Ptr+0
0x0220	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x0224	0x00582000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x0228	0x00D42000  	_I2C3_timeout_Ptr+0
; end of __Lib_I2C_MSP_I2Cx_Wait_For_Idle
__Lib_I2C_MSP_I2Cx_Is_Idle:
;__Lib_I2C_MSP.c, 121 :: 		
; I2C_BASE start address is: 0 (R0)
0x0100	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 122 :: 		
0x0102	0xF2000108  ADDW	R1, R0, #8
; I2C_BASE end address is: 0 (R0)
0x0106	0x880A    LDRH	R2, [R1, #0]
0x0108	0xF3C21100  UBFX	R1, R2, #4, #1
0x010C	0xF0810101  EOR	R1, R1, #1
0x0110	0xB2C9    UXTB	R1, R1
0x0112	0xB2C8    UXTB	R0, R1
;__Lib_I2C_MSP.c, 123 :: 		
L_end_I2Cx_Is_Idle:
0x0114	0xB001    ADD	SP, SP, #4
0x0116	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2Cx_Is_Idle
__Lib_I2C_MSP_I2Cx_WriteByte:
;__Lib_I2C_MSP.c, 222 :: 		
; dataByte start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0678	0xB083    SUB	SP, SP, #12
0x067A	0xF8CDE000  STR	LR, [SP, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; dataByte start address is: 4 (R1)
;__Lib_I2C_MSP.c, 225 :: 		
0x067E	0x4A35    LDR	R2, [PC, #212]
0x0680	0x4290    CMP	R0, R2
0x0682	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte33
;__Lib_I2C_MSP.c, 226 :: 		
0x0684	0x4B34    LDR	R3, [PC, #208]
0x0686	0x681A    LDR	R2, [R3, #0]
0x0688	0x9201    STR	R2, [SP, #4]
0x068A	0x461A    MOV	R2, R3
0x068C	0x6812    LDR	R2, [R2, #0]
0x068E	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 227 :: 		
0x0690	0x4A32    LDR	R2, [PC, #200]
0x0692	0x6813    LDR	R3, [R2, #0]
0x0694	0x4A32    LDR	R2, [PC, #200]
0x0696	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 228 :: 		
0x0698	0xE028    B	L___Lib_I2C_MSP_I2Cx_WriteByte34
L___Lib_I2C_MSP_I2Cx_WriteByte33:
;__Lib_I2C_MSP.c, 229 :: 		
0x069A	0x4A32    LDR	R2, [PC, #200]
0x069C	0x4290    CMP	R0, R2
0x069E	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte35
;__Lib_I2C_MSP.c, 230 :: 		
0x06A0	0x4B31    LDR	R3, [PC, #196]
0x06A2	0x681A    LDR	R2, [R3, #0]
0x06A4	0x9201    STR	R2, [SP, #4]
0x06A6	0x461A    MOV	R2, R3
0x06A8	0x6812    LDR	R2, [R2, #0]
0x06AA	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 231 :: 		
0x06AC	0x4A2F    LDR	R2, [PC, #188]
0x06AE	0x6813    LDR	R3, [R2, #0]
0x06B0	0x4A2B    LDR	R2, [PC, #172]
0x06B2	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 232 :: 		
0x06B4	0xE01A    B	L___Lib_I2C_MSP_I2Cx_WriteByte36
L___Lib_I2C_MSP_I2Cx_WriteByte35:
;__Lib_I2C_MSP.c, 233 :: 		
0x06B6	0x4A2E    LDR	R2, [PC, #184]
0x06B8	0x4290    CMP	R0, R2
0x06BA	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte37
;__Lib_I2C_MSP.c, 234 :: 		
0x06BC	0x4B2D    LDR	R3, [PC, #180]
0x06BE	0x681A    LDR	R2, [R3, #0]
0x06C0	0x9201    STR	R2, [SP, #4]
0x06C2	0x461A    MOV	R2, R3
0x06C4	0x6812    LDR	R2, [R2, #0]
0x06C6	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 235 :: 		
0x06C8	0x4A2B    LDR	R2, [PC, #172]
0x06CA	0x6813    LDR	R3, [R2, #0]
0x06CC	0x4A24    LDR	R2, [PC, #144]
0x06CE	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 236 :: 		
0x06D0	0xE00C    B	L___Lib_I2C_MSP_I2Cx_WriteByte38
L___Lib_I2C_MSP_I2Cx_WriteByte37:
;__Lib_I2C_MSP.c, 237 :: 		
0x06D2	0x4A2A    LDR	R2, [PC, #168]
0x06D4	0x4290    CMP	R0, R2
0x06D6	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte39
;__Lib_I2C_MSP.c, 238 :: 		
0x06D8	0x4B29    LDR	R3, [PC, #164]
0x06DA	0x681A    LDR	R2, [R3, #0]
0x06DC	0x9201    STR	R2, [SP, #4]
0x06DE	0x461A    MOV	R2, R3
0x06E0	0x6812    LDR	R2, [R2, #0]
0x06E2	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 239 :: 		
0x06E4	0x4A27    LDR	R2, [PC, #156]
0x06E6	0x6813    LDR	R3, [R2, #0]
0x06E8	0x4A1D    LDR	R2, [PC, #116]
0x06EA	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 240 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte39:
L___Lib_I2C_MSP_I2Cx_WriteByte38:
L___Lib_I2C_MSP_I2Cx_WriteByte36:
L___Lib_I2C_MSP_I2Cx_WriteByte34:
;__Lib_I2C_MSP.c, 242 :: 		
0x06EC	0xF200022C  ADDW	R2, R0, #44
0x06F0	0x8813    LDRH	R3, [R2, #0]
0x06F2	0xF3C31240  UBFX	R2, R3, #5, #1
0x06F6	0xB132    CBZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte40
;__Lib_I2C_MSP.c, 243 :: 		
0x06F8	0xF200042C  ADDW	R4, R0, #44
0x06FC	0x2300    MOVS	R3, #0
0x06FE	0x8822    LDRH	R2, [R4, #0]
0x0700	0xF3631245  BFI	R2, R3, #5, #1
0x0704	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 244 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte40:
;__Lib_I2C_MSP.c, 246 :: 		
0x0706	0xF200020E  ADDW	R2, R0, #14
0x070A	0x8011    STRH	R1, [R2, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 248 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte41:
; I2C_BASE start address is: 0 (R0)
0x070C	0xF200022C  ADDW	R2, R0, #44
0x0710	0x8813    LDRH	R3, [R2, #0]
0x0712	0xF3C30240  UBFX	R2, R3, #1, #1
0x0716	0xB96A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte42
;__Lib_I2C_MSP.c, 249 :: 		
0x0718	0x9A02    LDR	R2, [SP, #8]
0x071A	0xB152    CBZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte43
;__Lib_I2C_MSP.c, 250 :: 		
0x071C	0x9A01    LDR	R2, [SP, #4]
0x071E	0xB92A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte44
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 251 :: 		
0x0720	0x2004    MOVS	R0, #4
0x0722	0x4C0F    LDR	R4, [PC, #60]
0x0724	0x6824    LDR	R4, [R4, #0]
0x0726	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 252 :: 		
0x0728	0x2001    MOVS	R0, #1
0x072A	0xE00F    B	L_end_I2Cx_WriteByte
;__Lib_I2C_MSP.c, 253 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte44:
;__Lib_I2C_MSP.c, 254 :: 		
; I2C_BASE start address is: 0 (R0)
0x072C	0x9A01    LDR	R2, [SP, #4]
0x072E	0x1E52    SUBS	R2, R2, #1
0x0730	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_MSP.c, 255 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte43:
;__Lib_I2C_MSP.c, 256 :: 		
0x0732	0xE7EB    B	L___Lib_I2C_MSP_I2Cx_WriteByte41
L___Lib_I2C_MSP_I2Cx_WriteByte42:
;__Lib_I2C_MSP.c, 258 :: 		
0x0734	0xF200042C  ADDW	R4, R0, #44
0x0738	0x2300    MOVS	R3, #0
0x073A	0x8822    LDRH	R2, [R4, #0]
0x073C	0xF3630241  BFI	R2, R3, #1, #1
0x0740	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 260 :: 		
0x0742	0xF200022C  ADDW	R2, R0, #44
; I2C_BASE end address is: 0 (R0)
0x0746	0x8813    LDRH	R3, [R2, #0]
0x0748	0xF3C31040  UBFX	R0, R3, #5, #1
;__Lib_I2C_MSP.c, 261 :: 		
L_end_I2Cx_WriteByte:
0x074C	0xF8DDE000  LDR	LR, [SP, #0]
0x0750	0xB003    ADD	SP, SP, #12
0x0752	0x4770    BX	LR
0x0754	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x0758	0x004C2000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x075C	0x00C82000  	_I2C0_timeout_Ptr+0
0x0760	0x00C42000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x0764	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x0768	0x00502000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x076C	0x00CC2000  	_I2C1_timeout_Ptr+0
0x0770	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x0774	0x00542000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x0778	0x00D02000  	_I2C2_timeout_Ptr+0
0x077C	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x0780	0x00582000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x0784	0x00D42000  	_I2C3_timeout_Ptr+0
; end of __Lib_I2C_MSP_I2Cx_WriteByte
__Lib_I2C_MSP_I2Cx_Stop:
;__Lib_I2C_MSP.c, 215 :: 		
; I2C_BASE start address is: 0 (R0)
0x0654	0xB081    SUB	SP, SP, #4
0x0656	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 216 :: 		
0x065A	0x2201    MOVS	R2, #1
0x065C	0x8801    LDRH	R1, [R0, #0]
0x065E	0xF3620182  BFI	R1, R2, #2, #1
0x0662	0x8001    STRH	R1, [R0, #0]
;__Lib_I2C_MSP.c, 217 :: 		
; I2C_BASE end address is: 0 (R0)
0x0664	0xF7FFFD76  BL	__Lib_I2C_MSP_I2Cx_Wait_For_Idle+0
0x0668	0xB108    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Stop32
;__Lib_I2C_MSP.c, 218 :: 		
0x066A	0x2001    MOVS	R0, #1
0x066C	0xE000    B	L_end_I2Cx_Stop
L___Lib_I2C_MSP_I2Cx_Stop32:
;__Lib_I2C_MSP.c, 219 :: 		
0x066E	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 220 :: 		
L_end_I2Cx_Stop:
0x0670	0xF8DDE000  LDR	LR, [SP, #0]
0x0674	0xB001    ADD	SP, SP, #4
0x0676	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2Cx_Stop
_I2C1_Write:
;__Lib_I2C_MSP.c, 577 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x10B8	0xB081    SUB	SP, SP, #4
0x10BA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 578 :: 		
0x10BE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x10C0	0x4613    MOV	R3, R2
0x10C2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x10C4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x10C6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x10C8	0xF7FFFBEE  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x10CC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 579 :: 		
L_end_I2C1_Write:
0x10CE	0xF8DDE000  LDR	LR, [SP, #0]
0x10D2	0xB001    ADD	SP, SP, #4
0x10D4	0x4770    BX	LR
0x10D6	0xBF00    NOP
0x10D8	0x24004000  	EUSCI_B1_UCB1CTLW0+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_MSP.c, 656 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1488	0xB081    SUB	SP, SP, #4
0x148A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 657 :: 		
0x148E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1490	0x4613    MOV	R3, R2
0x1492	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1494	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1496	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1498	0xF7FFFA06  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x149C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 658 :: 		
L_end_I2C2_Write:
0x149E	0xF8DDE000  LDR	LR, [SP, #0]
0x14A2	0xB001    ADD	SP, SP, #4
0x14A4	0x4770    BX	LR
0x14A6	0xBF00    NOP
0x14A8	0x28004000  	EUSCI_B2_UCB2CTLW0+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_MSP.c, 735 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x14D0	0xB081    SUB	SP, SP, #4
0x14D2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 736 :: 		
0x14D6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x14D8	0x4613    MOV	R3, R2
0x14DA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x14DC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x14DE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x14E0	0xF7FFF9E2  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x14E4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 737 :: 		
L_end_I2C3_Write:
0x14E6	0xF8DDE000  LDR	LR, [SP, #0]
0x14EA	0xB001    ADD	SP, SP, #4
0x14EC	0x4770    BX	LR
0x14EE	0xBF00    NOP
0x14F0	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
; end of _I2C3_Write
_Delay_100ms:
;__Lib_Delays_MSP432.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays_MSP432.c, 54 :: 		Delay_ms(100);
0x1D50	0xF644777D  MOVW	R7, #20349
0x1D54	0xF2C00712  MOVT	R7, #18
0x1D58	0xBF00    NOP
0x1D5A	0xBF00    NOP
L_Delay_100ms20:
0x1D5C	0x1E7F    SUBS	R7, R7, #1
0x1D5E	0xD1FD    BNE	L_Delay_100ms20
0x1D60	0xBF00    NOP
0x1D62	0xBF00    NOP
0x1D64	0xBF00    NOP
;__Lib_Delays_MSP432.c, 55 :: 		}
L_end_Delay_100ms:
0x1D66	0x4770    BX	LR
; end of _Delay_100ms
_applicationTask:
;Click_3D_Hall_3_MSP.c, 59 :: 		void applicationTask( )
0x2BB0	0xB081    SUB	SP, SP, #4
0x2BB2	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_MSP.c, 61 :: 		c3dhall3_OUT_XYZ( &axes_xyz[0] );
0x2BB6	0x481E    LDR	R0, [PC, #120]
0x2BB8	0xF7FFFF80  BL	_c3dhall3_OUT_XYZ+0
;Click_3D_Hall_3_MSP.c, 63 :: 		mikrobus_logWrite( " X:", _LOG_TEXT );
0x2BBC	0x481D    LDR	R0, [PC, #116]
0x2BBE	0x2101    MOVS	R1, #1
0x2BC0	0xF7FFFED8  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_MSP.c, 64 :: 		IntToStr( axes_xyz[0], text );
0x2BC4	0x481A    LDR	R0, [PC, #104]
0x2BC6	0xF9B00000  LDRSH	R0, [R0, #0]
0x2BCA	0x491B    LDR	R1, [PC, #108]
0x2BCC	0xF7FFFE66  BL	_IntToStr+0
;Click_3D_Hall_3_MSP.c, 65 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x2BD0	0x2101    MOVS	R1, #1
0x2BD2	0x4819    LDR	R0, [PC, #100]
0x2BD4	0xF7FFFECE  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_MSP.c, 66 :: 		mikrobus_logWrite( " Y:", _LOG_TEXT );
0x2BD8	0x4818    LDR	R0, [PC, #96]
0x2BDA	0x2101    MOVS	R1, #1
0x2BDC	0xF7FFFECA  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_MSP.c, 67 :: 		IntToStr( axes_xyz[1], text );
0x2BE0	0x4817    LDR	R0, [PC, #92]
0x2BE2	0xF9B00000  LDRSH	R0, [R0, #0]
0x2BE6	0x4914    LDR	R1, [PC, #80]
0x2BE8	0xF7FFFE58  BL	_IntToStr+0
;Click_3D_Hall_3_MSP.c, 68 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x2BEC	0x2101    MOVS	R1, #1
0x2BEE	0x4812    LDR	R0, [PC, #72]
0x2BF0	0xF7FFFEC0  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_MSP.c, 69 :: 		mikrobus_logWrite( " Z:", _LOG_TEXT );
0x2BF4	0x4813    LDR	R0, [PC, #76]
0x2BF6	0x2101    MOVS	R1, #1
0x2BF8	0xF7FFFEBC  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_MSP.c, 70 :: 		IntToStr( axes_xyz[2], text );
0x2BFC	0x4812    LDR	R0, [PC, #72]
0x2BFE	0xF9B00000  LDRSH	R0, [R0, #0]
0x2C02	0x490D    LDR	R1, [PC, #52]
0x2C04	0xF7FFFE4A  BL	_IntToStr+0
;Click_3D_Hall_3_MSP.c, 71 :: 		mikrobus_logWrite( text, _LOG_LINE );
0x2C08	0x2102    MOVS	R1, #2
0x2C0A	0x480B    LDR	R0, [PC, #44]
0x2C0C	0xF7FFFEB2  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_MSP.c, 73 :: 		Delay_ms(100);
0x2C10	0xF644777D  MOVW	R7, #20349
0x2C14	0xF2C00712  MOVT	R7, #18
0x2C18	0xBF00    NOP
0x2C1A	0xBF00    NOP
L_applicationTask4:
0x2C1C	0x1E7F    SUBS	R7, R7, #1
0x2C1E	0xD1FD    BNE	L_applicationTask4
0x2C20	0xBF00    NOP
0x2C22	0xBF00    NOP
0x2C24	0xBF00    NOP
;Click_3D_Hall_3_MSP.c, 74 :: 		}
L_end_applicationTask:
0x2C26	0xF8DDE000  LDR	LR, [SP, #0]
0x2C2A	0xB001    ADD	SP, SP, #4
0x2C2C	0x4770    BX	LR
0x2C2E	0xBF00    NOP
0x2C30	0x00682000  	_axes_xyz+0
0x2C34	0x00002000  	?lstr3_Click_3D_Hall_3_MSP+0
0x2C38	0x006E2000  	_text+0
0x2C3C	0x00042000  	?lstr4_Click_3D_Hall_3_MSP+0
0x2C40	0x006A2000  	_axes_xyz+2
0x2C44	0x00082000  	?lstr5_Click_3D_Hall_3_MSP+0
0x2C48	0x006C2000  	_axes_xyz+4
; end of _applicationTask
_c3dhall3_OUT_XYZ:
;__c3dhall3_driver.c, 261 :: 		void c3dhall3_OUT_XYZ( int16_t *OUT_XYZ )
; OUT_XYZ start address is: 0 (R0)
0x2ABC	0xB084    SUB	SP, SP, #16
0x2ABE	0xF8CDE000  STR	LR, [SP, #0]
; OUT_XYZ end address is: 0 (R0)
; OUT_XYZ start address is: 0 (R0)
;__c3dhall3_driver.c, 265 :: 		c3dhall3_readRegisters( 0x68, auxBuffer, 6 );
0x2AC2	0xA902    ADD	R1, SP, #8
0x2AC4	0x9001    STR	R0, [SP, #4]
0x2AC6	0x2206    MOVS	R2, #6
0x2AC8	0x2068    MOVS	R0, #104
0x2ACA	0xF7FFF94D  BL	_c3dhall3_readRegisters+0
0x2ACE	0x9801    LDR	R0, [SP, #4]
;__c3dhall3_driver.c, 267 :: 		OUT_XYZ[0] = auxBuffer[1];
0x2AD0	0xAC02    ADD	R4, SP, #8
0x2AD2	0x1C61    ADDS	R1, R4, #1
0x2AD4	0x7809    LDRB	R1, [R1, #0]
0x2AD6	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 268 :: 		OUT_XYZ[0] <<= 8;
0x2AD8	0xF9B01000  LDRSH	R1, [R0, #0]
0x2ADC	0x0209    LSLS	R1, R1, #8
0x2ADE	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 269 :: 		OUT_XYZ[0] |= auxBuffer[0];
0x2AE0	0x7822    LDRB	R2, [R4, #0]
0x2AE2	0xF9B01000  LDRSH	R1, [R0, #0]
0x2AE6	0x4311    ORRS	R1, R2
0x2AE8	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 271 :: 		OUT_XYZ[1] = auxBuffer[3];
0x2AEA	0x1C82    ADDS	R2, R0, #2
0x2AEC	0x1CE1    ADDS	R1, R4, #3
0x2AEE	0x7809    LDRB	R1, [R1, #0]
0x2AF0	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 272 :: 		OUT_XYZ[1] <<= 8;
0x2AF2	0x1C82    ADDS	R2, R0, #2
0x2AF4	0xF9B21000  LDRSH	R1, [R2, #0]
0x2AF8	0x0209    LSLS	R1, R1, #8
0x2AFA	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 273 :: 		OUT_XYZ[1] |= auxBuffer[2];
0x2AFC	0x1C83    ADDS	R3, R0, #2
0x2AFE	0x1CA1    ADDS	R1, R4, #2
0x2B00	0x780A    LDRB	R2, [R1, #0]
0x2B02	0xF9B31000  LDRSH	R1, [R3, #0]
0x2B06	0x4311    ORRS	R1, R2
0x2B08	0x8019    STRH	R1, [R3, #0]
;__c3dhall3_driver.c, 275 :: 		OUT_XYZ[2] = auxBuffer[5];
0x2B0A	0x1D02    ADDS	R2, R0, #4
0x2B0C	0x1D61    ADDS	R1, R4, #5
0x2B0E	0x7809    LDRB	R1, [R1, #0]
0x2B10	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 276 :: 		OUT_XYZ[2] <<= 8;
0x2B12	0x1D02    ADDS	R2, R0, #4
0x2B14	0xF9B21000  LDRSH	R1, [R2, #0]
0x2B18	0x0209    LSLS	R1, R1, #8
0x2B1A	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 277 :: 		OUT_XYZ[2] |= auxBuffer[4];
0x2B1C	0x1D03    ADDS	R3, R0, #4
; OUT_XYZ end address is: 0 (R0)
0x2B1E	0x1D21    ADDS	R1, R4, #4
0x2B20	0x780A    LDRB	R2, [R1, #0]
0x2B22	0xF9B31000  LDRSH	R1, [R3, #0]
0x2B26	0x4311    ORRS	R1, R2
0x2B28	0x8019    STRH	R1, [R3, #0]
;__c3dhall3_driver.c, 278 :: 		}
L_end_c3dhall3_OUT_XYZ:
0x2B2A	0xF8DDE000  LDR	LR, [SP, #0]
0x2B2E	0xB004    ADD	SP, SP, #16
0x2B30	0x4770    BX	LR
; end of _c3dhall3_OUT_XYZ
_c3dhall3_readRegisters:
;__c3dhall3_driver.c, 137 :: 		void c3dhall3_readRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
; registerAddress start address is: 0 (R0)
0x1D68	0xB084    SUB	SP, SP, #16
0x1D6A	0xF8CDE000  STR	LR, [SP, #0]
0x1D6E	0x9102    STR	R1, [SP, #8]
0x1D70	0xF88D200C  STRB	R2, [SP, #12]
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
;__c3dhall3_driver.c, 139 :: 		if (c3dhall3_communicationType == 0)
0x1D74	0x4B25    LDR	R3, [PC, #148]
0x1D76	0x781B    LDRB	R3, [R3, #0]
0x1D78	0xBB03    CBNZ	R3, L_c3dhall3_readRegisters6
;__c3dhall3_driver.c, 145 :: 		spi_auxBufferIn[0] = registerAddress;
0x1D7A	0xAC01    ADD	R4, SP, #4
0x1D7C	0x7020    STRB	R0, [R4, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 146 :: 		spi_auxBufferIn[0] |= 0x80;
0x1D7E	0x7823    LDRB	R3, [R4, #0]
0x1D80	0xF0430380  ORR	R3, R3, #128
0x1D84	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 148 :: 		hal_gpio_rstSet(1);
0x1D86	0x2001    MOVS	R0, #1
0x1D88	0x4C21    LDR	R4, [PC, #132]
0x1D8A	0x6824    LDR	R4, [R4, #0]
0x1D8C	0x47A0    BLX	R4
;__c3dhall3_driver.c, 149 :: 		hal_gpio_csSet(0);
0x1D8E	0x2000    MOVS	R0, #0
0x1D90	0x4C20    LDR	R4, [PC, #128]
0x1D92	0x6824    LDR	R4, [R4, #0]
0x1D94	0x47A0    BLX	R4
;__c3dhall3_driver.c, 150 :: 		hal_spiWrite( spi_auxBufferIn, 1 );
0x1D96	0xAB01    ADD	R3, SP, #4
0x1D98	0x2101    MOVS	R1, #1
0x1D9A	0x4618    MOV	R0, R3
0x1D9C	0xF7FFFD06  BL	__c3dhall3_driver_hal_spiWrite+0
;__c3dhall3_driver.c, 151 :: 		hal_gpio_rstSet(0);
0x1DA0	0x2000    MOVS	R0, #0
0x1DA2	0x4C1B    LDR	R4, [PC, #108]
0x1DA4	0x6824    LDR	R4, [R4, #0]
0x1DA6	0x47A0    BLX	R4
;__c3dhall3_driver.c, 152 :: 		hal_spiRead( registerBuffer, nRegisters );
0x1DA8	0xF89D100C  LDRB	R1, [SP, #12]
0x1DAC	0x9802    LDR	R0, [SP, #8]
0x1DAE	0xF7FFFD6D  BL	__c3dhall3_driver_hal_spiRead+0
;__c3dhall3_driver.c, 153 :: 		hal_gpio_csSet(1);
0x1DB2	0x2001    MOVS	R0, #1
0x1DB4	0x4C17    LDR	R4, [PC, #92]
0x1DB6	0x6824    LDR	R4, [R4, #0]
0x1DB8	0x47A0    BLX	R4
;__c3dhall3_driver.c, 155 :: 		}
0x1DBA	0xE022    B	L_c3dhall3_readRegisters7
L_c3dhall3_readRegisters6:
;__c3dhall3_driver.c, 156 :: 		else if (c3dhall3_communicationType == 1)
; registerAddress start address is: 0 (R0)
0x1DBC	0x4B13    LDR	R3, [PC, #76]
0x1DBE	0x781B    LDRB	R3, [R3, #0]
0x1DC0	0x2B01    CMP	R3, #1
0x1DC2	0xD11E    BNE	L_c3dhall3_readRegisters8
;__c3dhall3_driver.c, 160 :: 		i2c_regAddr = registerAddress;
0x1DC4	0xF88D0005  STRB	R0, [SP, #5]
;__c3dhall3_driver.c, 161 :: 		i2c_regAddr |= 0x80;
0x1DC8	0xF0400380  ORR	R3, R0, #128
; registerAddress end address is: 0 (R0)
0x1DCC	0xF88D3005  STRB	R3, [SP, #5]
;__c3dhall3_driver.c, 163 :: 		hal_gpio_csSet(1);
0x1DD0	0x2001    MOVS	R0, #1
0x1DD2	0x4C10    LDR	R4, [PC, #64]
0x1DD4	0x6824    LDR	R4, [R4, #0]
0x1DD6	0x47A0    BLX	R4
;__c3dhall3_driver.c, 165 :: 		hal_i2cStart( );
0x1DD8	0xF7FFFD54  BL	__c3dhall3_driver_hal_i2cStart+0
;__c3dhall3_driver.c, 166 :: 		hal_i2cWrite( _slaveAddress, &i2c_regAddr, 1, END_MODE_RESTART );
0x1DDC	0xF10D0405  ADD	R4, SP, #5
0x1DE0	0x4B0D    LDR	R3, [PC, #52]
0x1DE2	0x781B    LDRB	R3, [R3, #0]
0x1DE4	0x2201    MOVS	R2, #1
0x1DE6	0x4621    MOV	R1, R4
0x1DE8	0xB2D8    UXTB	R0, R3
0x1DEA	0x2300    MOVS	R3, #0
0x1DEC	0xF7FFFD18  BL	__c3dhall3_driver_hal_i2cWrite+0
;__c3dhall3_driver.c, 167 :: 		hal_i2cRead( _slaveAddress, registerBuffer, nRegisters, END_MODE_STOP );
0x1DF0	0x4B09    LDR	R3, [PC, #36]
0x1DF2	0x781B    LDRB	R3, [R3, #0]
0x1DF4	0xF89D200C  LDRB	R2, [SP, #12]
0x1DF8	0x9902    LDR	R1, [SP, #8]
0x1DFA	0xB2D8    UXTB	R0, R3
0x1DFC	0x2301    MOVS	R3, #1
0x1DFE	0xF7FFFE39  BL	__c3dhall3_driver_hal_i2cRead+0
;__c3dhall3_driver.c, 168 :: 		}
L_c3dhall3_readRegisters8:
L_c3dhall3_readRegisters7:
;__c3dhall3_driver.c, 169 :: 		}
L_end_c3dhall3_readRegisters:
0x1E02	0xF8DDE000  LDR	LR, [SP, #0]
0x1E06	0xB004    ADD	SP, SP, #16
0x1E08	0x4770    BX	LR
0x1E0A	0xBF00    NOP
0x1E0C	0x004A2000  	__c3dhall3_driver_c3dhall3_communicationType+0
0x1E10	0x00B02000  	__c3dhall3_driver_hal_gpio_rstSet+0
0x1E14	0x00AC2000  	__c3dhall3_driver_hal_gpio_csSet+0
0x1E18	0x004B2000  	__c3dhall3_driver__slaveAddress+0
; end of _c3dhall3_readRegisters
__c3dhall3_driver_hal_spiRead:
;__hal_msp432.c, 48 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
; pBuf start address is: 0 (R0)
0x188C	0xB083    SUB	SP, SP, #12
0x188E	0xF8CDE000  STR	LR, [SP, #0]
0x1892	0xF8AD1008  STRH	R1, [SP, #8]
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
;__hal_msp432.c, 50 :: 		uint8_t *ptr = pBuf;
0x1896	0x9001    STR	R0, [SP, #4]
; pBuf end address is: 0 (R0)
;__hal_msp432.c, 51 :: 		while( nBytes-- )
L___c3dhall3_driver_hal_spiRead2:
0x1898	0xF8BD3008  LDRH	R3, [SP, #8]
0x189C	0xF8BD2008  LDRH	R2, [SP, #8]
0x18A0	0x1E52    SUBS	R2, R2, #1
0x18A2	0xF8AD2008  STRH	R2, [SP, #8]
0x18A6	0xB14B    CBZ	R3, L___c3dhall3_driver_hal_spiRead3
;__hal_msp432.c, 52 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
0x18A8	0x2000    MOVS	R0, #0
0x18AA	0x4C06    LDR	R4, [PC, #24]
0x18AC	0x6824    LDR	R4, [R4, #0]
0x18AE	0x47A0    BLX	R4
0x18B0	0x9A01    LDR	R2, [SP, #4]
0x18B2	0x7010    STRB	R0, [R2, #0]
0x18B4	0x9A01    LDR	R2, [SP, #4]
0x18B6	0x1C52    ADDS	R2, R2, #1
0x18B8	0x9201    STR	R2, [SP, #4]
0x18BA	0xE7ED    B	L___c3dhall3_driver_hal_spiRead2
L___c3dhall3_driver_hal_spiRead3:
;__hal_msp432.c, 53 :: 		}
L_end_hal_spiRead:
0x18BC	0xF8DDE000  LDR	LR, [SP, #0]
0x18C0	0xB003    ADD	SP, SP, #12
0x18C2	0x4770    BX	LR
0x18C4	0x00B82000  	__c3dhall3_driver_fp_spiRead+0
; end of __c3dhall3_driver_hal_spiRead
_SPI1_Read:
;__Lib_SPI_MSP.c, 123 :: 		
; buffer start address is: 0 (R0)
0x13E0	0xB081    SUB	SP, SP, #4
0x13E2	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 124 :: 		
; buffer end address is: 0 (R0)
0x13E6	0xF7FFFB21  BL	__Lib_SPI_MSP_SPI1_Read_Static+0
;__Lib_SPI_MSP.c, 125 :: 		
L_end_SPI1_Read:
0x13EA	0xF8DDE000  LDR	LR, [SP, #0]
0x13EE	0xB001    ADD	SP, SP, #4
0x13F0	0x4770    BX	LR
; end of _SPI1_Read
__Lib_SPI_MSP_SPI1_Read_Static:
;__Lib_SPI_MSP.c, 116 :: 		
; buffer start address is: 0 (R0)
0x0A2C	0xB081    SUB	SP, SP, #4
0x0A2E	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 117 :: 		
; buffer end address is: 0 (R0)
0x0A32	0xF000FC8D  BL	__Lib_SPI_MSP_SPI1_Write_Static+0
;__Lib_SPI_MSP.c, 118 :: 		
L___Lib_SPI_MSP_SPI1_Read_Static5:
0x0A36	0x4905    LDR	R1, [PC, #20]
0x0A38	0x8809    LDRH	R1, [R1, #0]
0x0A3A	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI1_Read_Static6
0x0A3C	0xE7FB    B	L___Lib_SPI_MSP_SPI1_Read_Static5
L___Lib_SPI_MSP_SPI1_Read_Static6:
;__Lib_SPI_MSP.c, 119 :: 		
0x0A3E	0x4904    LDR	R1, [PC, #16]
0x0A40	0x8808    LDRH	R0, [R1, #0]
;__Lib_SPI_MSP.c, 120 :: 		
L_end_SPI1_Read_Static:
0x0A42	0xF8DDE000  LDR	LR, [SP, #0]
0x0A46	0xB001    ADD	SP, SP, #4
0x0A48	0x4770    BX	LR
0x0A4A	0xBF00    NOP
0x0A4C	0x01404202  	EUSCI_A0_UCA0STATW+0
0x0A50	0x100C4000  	EUSCI_A0_UCA0RXBUF+0
; end of __Lib_SPI_MSP_SPI1_Read_Static
_SPI2_Read:
;__Lib_SPI_MSP.c, 203 :: 		
; buffer start address is: 0 (R0)
0x1760	0xB081    SUB	SP, SP, #4
0x1762	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 204 :: 		
; buffer end address is: 0 (R0)
0x1766	0xF7FFF88B  BL	__Lib_SPI_MSP_SPI2_Read_Static+0
;__Lib_SPI_MSP.c, 205 :: 		
L_end_SPI2_Read:
0x176A	0xF8DDE000  LDR	LR, [SP, #0]
0x176E	0xB001    ADD	SP, SP, #4
0x1770	0x4770    BX	LR
; end of _SPI2_Read
__Lib_SPI_MSP_SPI2_Read_Static:
;__Lib_SPI_MSP.c, 196 :: 		
; buffer start address is: 0 (R0)
0x0880	0xB081    SUB	SP, SP, #4
0x0882	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 197 :: 		
; buffer end address is: 0 (R0)
0x0886	0xF000FD87  BL	__Lib_SPI_MSP_SPI2_Write_Static+0
;__Lib_SPI_MSP.c, 198 :: 		
L___Lib_SPI_MSP_SPI2_Read_Static12:
0x088A	0x4905    LDR	R1, [PC, #20]
0x088C	0x8809    LDRH	R1, [R1, #0]
0x088E	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI2_Read_Static13
0x0890	0xE7FB    B	L___Lib_SPI_MSP_SPI2_Read_Static12
L___Lib_SPI_MSP_SPI2_Read_Static13:
;__Lib_SPI_MSP.c, 199 :: 		
0x0892	0x4904    LDR	R1, [PC, #16]
0x0894	0x8808    LDRH	R0, [R1, #0]
;__Lib_SPI_MSP.c, 200 :: 		
L_end_SPI2_Read_Static:
0x0896	0xF8DDE000  LDR	LR, [SP, #0]
0x089A	0xB001    ADD	SP, SP, #4
0x089C	0x4770    BX	LR
0x089E	0xBF00    NOP
0x08A0	0x81404202  	EUSCI_A1_UCA1STATW+0
0x08A4	0x140C4000  	EUSCI_A1_UCA1RXBUF+0
; end of __Lib_SPI_MSP_SPI2_Read_Static
_SPI3_Read:
;__Lib_SPI_MSP.c, 283 :: 		
; buffer start address is: 0 (R0)
0x1728	0xB081    SUB	SP, SP, #4
0x172A	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 284 :: 		
; buffer end address is: 0 (R0)
0x172E	0xF7FFF889  BL	__Lib_SPI_MSP_SPI3_Read_Static+0
;__Lib_SPI_MSP.c, 285 :: 		
L_end_SPI3_Read:
0x1732	0xF8DDE000  LDR	LR, [SP, #0]
0x1736	0xB001    ADD	SP, SP, #4
0x1738	0x4770    BX	LR
; end of _SPI3_Read
__Lib_SPI_MSP_SPI3_Read_Static:
;__Lib_SPI_MSP.c, 276 :: 		
; buffer start address is: 0 (R0)
0x0844	0xB081    SUB	SP, SP, #4
0x0846	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 277 :: 		
; buffer end address is: 0 (R0)
0x084A	0xF000FDB7  BL	__Lib_SPI_MSP_SPI3_Write_Static+0
;__Lib_SPI_MSP.c, 278 :: 		
L___Lib_SPI_MSP_SPI3_Read_Static19:
0x084E	0x4905    LDR	R1, [PC, #20]
0x0850	0x8809    LDRH	R1, [R1, #0]
0x0852	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI3_Read_Static20
0x0854	0xE7FB    B	L___Lib_SPI_MSP_SPI3_Read_Static19
L___Lib_SPI_MSP_SPI3_Read_Static20:
;__Lib_SPI_MSP.c, 279 :: 		
0x0856	0x4904    LDR	R1, [PC, #16]
0x0858	0x8808    LDRH	R0, [R1, #0]
;__Lib_SPI_MSP.c, 280 :: 		
L_end_SPI3_Read_Static:
0x085A	0xF8DDE000  LDR	LR, [SP, #0]
0x085E	0xB001    ADD	SP, SP, #4
0x0860	0x4770    BX	LR
0x0862	0xBF00    NOP
0x0864	0x01404203  	EUSCI_A2_UCA2STATW+0
0x0868	0x180C4000  	EUSCI_A2_UCA2RXBUF+0
; end of __Lib_SPI_MSP_SPI3_Read_Static
_SPI4_Read:
;__Lib_SPI_MSP.c, 363 :: 		
; buffer start address is: 0 (R0)
0x1774	0xB081    SUB	SP, SP, #4
0x1776	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 364 :: 		
; buffer end address is: 0 (R0)
0x177A	0xF7FFF83B  BL	__Lib_SPI_MSP_SPI4_Read_Static+0
;__Lib_SPI_MSP.c, 365 :: 		
L_end_SPI4_Read:
0x177E	0xF8DDE000  LDR	LR, [SP, #0]
0x1782	0xB001    ADD	SP, SP, #4
0x1784	0x4770    BX	LR
; end of _SPI4_Read
__Lib_SPI_MSP_SPI4_Read_Static:
;__Lib_SPI_MSP.c, 356 :: 		
; buffer start address is: 0 (R0)
0x07F4	0xB081    SUB	SP, SP, #4
0x07F6	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 357 :: 		
; buffer end address is: 0 (R0)
0x07FA	0xF000FE57  BL	__Lib_SPI_MSP_SPI4_Write_Static+0
;__Lib_SPI_MSP.c, 358 :: 		
L___Lib_SPI_MSP_SPI4_Read_Static26:
0x07FE	0x4905    LDR	R1, [PC, #20]
0x0800	0x8809    LDRH	R1, [R1, #0]
0x0802	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI4_Read_Static27
0x0804	0xE7FB    B	L___Lib_SPI_MSP_SPI4_Read_Static26
L___Lib_SPI_MSP_SPI4_Read_Static27:
;__Lib_SPI_MSP.c, 359 :: 		
0x0806	0x4904    LDR	R1, [PC, #16]
0x0808	0x8808    LDRH	R0, [R1, #0]
;__Lib_SPI_MSP.c, 360 :: 		
L_end_SPI4_Read_Static:
0x080A	0xF8DDE000  LDR	LR, [SP, #0]
0x080E	0xB001    ADD	SP, SP, #4
0x0810	0x4770    BX	LR
0x0812	0xBF00    NOP
0x0814	0x81404203  	EUSCI_A3_UCA3STATW+0
0x0818	0x1C0C4000  	EUSCI_A3_UCA3RXBUF+0
; end of __Lib_SPI_MSP_SPI4_Read_Static
_SPI5_Read:
;__Lib_SPI_MSP.c, 441 :: 		
; buffer start address is: 0 (R0)
0x168C	0xB081    SUB	SP, SP, #4
0x168E	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 442 :: 		
; buffer end address is: 0 (R0)
0x1692	0xF7FFF887  BL	__Lib_SPI_MSP_SPI5_Read_Static+0
;__Lib_SPI_MSP.c, 443 :: 		
L_end_SPI5_Read:
0x1696	0xF8DDE000  LDR	LR, [SP, #0]
0x169A	0xB001    ADD	SP, SP, #4
0x169C	0x4770    BX	LR
; end of _SPI5_Read
__Lib_SPI_MSP_SPI5_Read_Static:
;__Lib_SPI_MSP.c, 434 :: 		
; buffer start address is: 0 (R0)
0x07A4	0xB081    SUB	SP, SP, #4
0x07A6	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 435 :: 		
; buffer end address is: 0 (R0)
0x07AA	0xF000FEA3  BL	__Lib_SPI_MSP_SPI5_Write_Static+0
;__Lib_SPI_MSP.c, 436 :: 		
L___Lib_SPI_MSP_SPI5_Read_Static33:
0x07AE	0x4905    LDR	R1, [PC, #20]
0x07B0	0x8809    LDRH	R1, [R1, #0]
0x07B2	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI5_Read_Static34
0x07B4	0xE7FB    B	L___Lib_SPI_MSP_SPI5_Read_Static33
L___Lib_SPI_MSP_SPI5_Read_Static34:
;__Lib_SPI_MSP.c, 437 :: 		
0x07B6	0x4904    LDR	R1, [PC, #16]
0x07B8	0x8808    LDRH	R0, [R1, #0]
;__Lib_SPI_MSP.c, 438 :: 		
L_end_SPI5_Read_Static:
0x07BA	0xF8DDE000  LDR	LR, [SP, #0]
0x07BE	0xB001    ADD	SP, SP, #4
0x07C0	0x4770    BX	LR
0x07C2	0xBF00    NOP
0x07C4	0x01004204  	EUSCI_B0_UCB0STATW+0
0x07C8	0x200C4000  	EUSCI_B0_UCB0RXBUF+0
; end of __Lib_SPI_MSP_SPI5_Read_Static
_SPI6_Read:
;__Lib_SPI_MSP.c, 519 :: 		
; buffer start address is: 0 (R0)
0x1678	0xB081    SUB	SP, SP, #4
0x167A	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 520 :: 		
; buffer end address is: 0 (R0)
0x167E	0xF7FFF8A5  BL	__Lib_SPI_MSP_SPI6_Read_Static+0
;__Lib_SPI_MSP.c, 521 :: 		
L_end_SPI6_Read:
0x1682	0xF8DDE000  LDR	LR, [SP, #0]
0x1686	0xB001    ADD	SP, SP, #4
0x1688	0x4770    BX	LR
; end of _SPI6_Read
__Lib_SPI_MSP_SPI6_Read_Static:
;__Lib_SPI_MSP.c, 512 :: 		
; buffer start address is: 0 (R0)
0x07CC	0xB081    SUB	SP, SP, #4
0x07CE	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 513 :: 		
; buffer end address is: 0 (R0)
0x07D2	0xF000FE47  BL	__Lib_SPI_MSP_SPI6_Write_Static+0
;__Lib_SPI_MSP.c, 514 :: 		
L___Lib_SPI_MSP_SPI6_Read_Static40:
0x07D6	0x4905    LDR	R1, [PC, #20]
0x07D8	0x8809    LDRH	R1, [R1, #0]
0x07DA	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI6_Read_Static41
0x07DC	0xE7FB    B	L___Lib_SPI_MSP_SPI6_Read_Static40
L___Lib_SPI_MSP_SPI6_Read_Static41:
;__Lib_SPI_MSP.c, 515 :: 		
0x07DE	0x4904    LDR	R1, [PC, #16]
0x07E0	0x8808    LDRH	R0, [R1, #0]
;__Lib_SPI_MSP.c, 516 :: 		
L_end_SPI6_Read_Static:
0x07E2	0xF8DDE000  LDR	LR, [SP, #0]
0x07E6	0xB001    ADD	SP, SP, #4
0x07E8	0x4770    BX	LR
0x07EA	0xBF00    NOP
0x07EC	0x81004204  	EUSCI_B1_UCB1STATW+0
0x07F0	0x240C4000  	EUSCI_B1_UCB1RXBUF+0
; end of __Lib_SPI_MSP_SPI6_Read_Static
_SPI7_Read:
;__Lib_SPI_MSP.c, 597 :: 		
; buffer start address is: 0 (R0)
0x1518	0xB081    SUB	SP, SP, #4
0x151A	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 598 :: 		
; buffer end address is: 0 (R0)
0x151E	0xF7FFFC1B  BL	__Lib_SPI_MSP_SPI7_Read_Static+0
;__Lib_SPI_MSP.c, 599 :: 		
L_end_SPI7_Read:
0x1522	0xF8DDE000  LDR	LR, [SP, #0]
0x1526	0xB001    ADD	SP, SP, #4
0x1528	0x4770    BX	LR
; end of _SPI7_Read
__Lib_SPI_MSP_SPI7_Read_Static:
;__Lib_SPI_MSP.c, 590 :: 		
; buffer start address is: 0 (R0)
0x0D58	0xB081    SUB	SP, SP, #4
0x0D5A	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 591 :: 		
; buffer end address is: 0 (R0)
0x0D5E	0xF000FB49  BL	__Lib_SPI_MSP_SPI7_Write_Static+0
;__Lib_SPI_MSP.c, 592 :: 		
L___Lib_SPI_MSP_SPI7_Read_Static47:
0x0D62	0x4905    LDR	R1, [PC, #20]
0x0D64	0x8809    LDRH	R1, [R1, #0]
0x0D66	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI7_Read_Static48
0x0D68	0xE7FB    B	L___Lib_SPI_MSP_SPI7_Read_Static47
L___Lib_SPI_MSP_SPI7_Read_Static48:
;__Lib_SPI_MSP.c, 593 :: 		
0x0D6A	0x4904    LDR	R1, [PC, #16]
0x0D6C	0x8808    LDRH	R0, [R1, #0]
;__Lib_SPI_MSP.c, 594 :: 		
L_end_SPI7_Read_Static:
0x0D6E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D72	0xB001    ADD	SP, SP, #4
0x0D74	0x4770    BX	LR
0x0D76	0xBF00    NOP
0x0D78	0x01004205  	EUSCI_B2_UCB2STATW+0
0x0D7C	0x280C4000  	EUSCI_B2_UCB2RXBUF+0
; end of __Lib_SPI_MSP_SPI7_Read_Static
_SPI8_Read:
;__Lib_SPI_MSP.c, 675 :: 		
; buffer start address is: 0 (R0)
0x152C	0xB081    SUB	SP, SP, #4
0x152E	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 676 :: 		
; buffer end address is: 0 (R0)
0x1532	0xF7FFFBFD  BL	__Lib_SPI_MSP_SPI8_Read_Static+0
;__Lib_SPI_MSP.c, 677 :: 		
L_end_SPI8_Read:
0x1536	0xF8DDE000  LDR	LR, [SP, #0]
0x153A	0xB001    ADD	SP, SP, #4
0x153C	0x4770    BX	LR
; end of _SPI8_Read
__Lib_SPI_MSP_SPI8_Read_Static:
;__Lib_SPI_MSP.c, 668 :: 		
; buffer start address is: 0 (R0)
0x0D30	0xB081    SUB	SP, SP, #4
0x0D32	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_MSP.c, 669 :: 		
; buffer end address is: 0 (R0)
0x0D36	0xF000FB83  BL	__Lib_SPI_MSP_SPI8_Write_Static+0
;__Lib_SPI_MSP.c, 670 :: 		
L___Lib_SPI_MSP_SPI8_Read_Static54:
0x0D3A	0x4905    LDR	R1, [PC, #20]
0x0D3C	0x8809    LDRH	R1, [R1, #0]
0x0D3E	0xB101    CBZ	R1, L___Lib_SPI_MSP_SPI8_Read_Static55
0x0D40	0xE7FB    B	L___Lib_SPI_MSP_SPI8_Read_Static54
L___Lib_SPI_MSP_SPI8_Read_Static55:
;__Lib_SPI_MSP.c, 671 :: 		
0x0D42	0x4904    LDR	R1, [PC, #16]
0x0D44	0x8808    LDRH	R0, [R1, #0]
;__Lib_SPI_MSP.c, 672 :: 		
L_end_SPI8_Read_Static:
0x0D46	0xF8DDE000  LDR	LR, [SP, #0]
0x0D4A	0xB001    ADD	SP, SP, #4
0x0D4C	0x4770    BX	LR
0x0D4E	0xBF00    NOP
0x0D50	0x81004205  	EUSCI_B3_UCB3STATW+0
0x0D54	0x2C0C4000  	EUSCI_B3_UCB3RXBUF+0
; end of __Lib_SPI_MSP_SPI8_Read_Static
__c3dhall3_driver_hal_i2cRead:
;__hal_msp432.c, 101 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1A74	0xB082    SUB	SP, SP, #8
0x1A76	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_msp432.c, 103 :: 		int res = 0;
0x1A7A	0xF2400400  MOVW	R4, #0
0x1A7E	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_msp432.c, 105 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x1A82	0x4C04    LDR	R4, [PC, #16]
0x1A84	0x6824    LDR	R4, [R4, #0]
0x1A86	0x47A0    BLX	R4
;__hal_msp432.c, 106 :: 		return res;
0x1A88	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_msp432.c, 107 :: 		}
L_end_hal_i2cRead:
0x1A8C	0xF8DDE000  LDR	LR, [SP, #0]
0x1A90	0xB002    ADD	SP, SP, #8
0x1A92	0x4770    BX	LR
0x1A94	0x00A42000  	__c3dhall3_driver_fp_i2cRead+0
; end of __c3dhall3_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_MSP.c, 484 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1374	0xB081    SUB	SP, SP, #4
0x1376	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 485 :: 		
0x137A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x137C	0x4613    MOV	R3, R2
0x137E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1380	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1382	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1384	0xF7FFFD5C  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x1388	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 486 :: 		
L_end_I2C0_Read:
0x138A	0xF8DDE000  LDR	LR, [SP, #0]
0x138E	0xB001    ADD	SP, SP, #4
0x1390	0x4770    BX	LR
0x1392	0xBF00    NOP
0x1394	0x20004000  	EUSCI_B0_UCB0CTLW0+0
; end of _I2C0_Read
__Lib_I2C_MSP_I2Cx_Read:
;__Lib_I2C_MSP.c, 323 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0E40	0xB087    SUB	SP, SP, #28
0x0E42	0xF8CDE000  STR	LR, [SP, #0]
0x0E46	0xF88D1004  STRB	R1, [SP, #4]
0x0E4A	0x4601    MOV	R1, R0
0x0E4C	0xF89D0004  LDRB	R0, [SP, #4]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0E50	0x9E07    LDR	R6, [SP, #28]
;__Lib_I2C_MSP.c, 327 :: 		
0x0E52	0x4C7B    LDR	R4, [PC, #492]
0x0E54	0x42A1    CMP	R1, R4
0x0E56	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Read66
;__Lib_I2C_MSP.c, 328 :: 		
0x0E58	0x4D7A    LDR	R5, [PC, #488]
0x0E5A	0x682C    LDR	R4, [R5, #0]
0x0E5C	0x9405    STR	R4, [SP, #20]
0x0E5E	0x462C    MOV	R4, R5
0x0E60	0x6824    LDR	R4, [R4, #0]
0x0E62	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 329 :: 		
0x0E64	0x4C78    LDR	R4, [PC, #480]
0x0E66	0x6825    LDR	R5, [R4, #0]
0x0E68	0x4C78    LDR	R4, [PC, #480]
0x0E6A	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 330 :: 		
0x0E6C	0xE028    B	L___Lib_I2C_MSP_I2Cx_Read67
L___Lib_I2C_MSP_I2Cx_Read66:
;__Lib_I2C_MSP.c, 331 :: 		
0x0E6E	0x4C78    LDR	R4, [PC, #480]
0x0E70	0x42A1    CMP	R1, R4
0x0E72	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Read68
;__Lib_I2C_MSP.c, 332 :: 		
0x0E74	0x4D77    LDR	R5, [PC, #476]
0x0E76	0x682C    LDR	R4, [R5, #0]
0x0E78	0x9405    STR	R4, [SP, #20]
0x0E7A	0x462C    MOV	R4, R5
0x0E7C	0x6824    LDR	R4, [R4, #0]
0x0E7E	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 333 :: 		
0x0E80	0x4C75    LDR	R4, [PC, #468]
0x0E82	0x6825    LDR	R5, [R4, #0]
0x0E84	0x4C71    LDR	R4, [PC, #452]
0x0E86	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 334 :: 		
0x0E88	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Read69
L___Lib_I2C_MSP_I2Cx_Read68:
;__Lib_I2C_MSP.c, 335 :: 		
0x0E8A	0x4C74    LDR	R4, [PC, #464]
0x0E8C	0x42A1    CMP	R1, R4
0x0E8E	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Read70
;__Lib_I2C_MSP.c, 336 :: 		
0x0E90	0x4D73    LDR	R5, [PC, #460]
0x0E92	0x682C    LDR	R4, [R5, #0]
0x0E94	0x9405    STR	R4, [SP, #20]
0x0E96	0x462C    MOV	R4, R5
0x0E98	0x6824    LDR	R4, [R4, #0]
0x0E9A	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 337 :: 		
0x0E9C	0x4C71    LDR	R4, [PC, #452]
0x0E9E	0x6825    LDR	R5, [R4, #0]
0x0EA0	0x4C6A    LDR	R4, [PC, #424]
0x0EA2	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 338 :: 		
0x0EA4	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Read71
L___Lib_I2C_MSP_I2Cx_Read70:
;__Lib_I2C_MSP.c, 339 :: 		
0x0EA6	0x4C70    LDR	R4, [PC, #448]
0x0EA8	0x42A1    CMP	R1, R4
0x0EAA	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Read72
;__Lib_I2C_MSP.c, 340 :: 		
0x0EAC	0x4D6F    LDR	R5, [PC, #444]
0x0EAE	0x682C    LDR	R4, [R5, #0]
0x0EB0	0x9405    STR	R4, [SP, #20]
0x0EB2	0x462C    MOV	R4, R5
0x0EB4	0x6824    LDR	R4, [R4, #0]
0x0EB6	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 341 :: 		
0x0EB8	0x4C6D    LDR	R4, [PC, #436]
0x0EBA	0x6825    LDR	R5, [R4, #0]
0x0EBC	0x4C63    LDR	R4, [PC, #396]
0x0EBE	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 342 :: 		
L___Lib_I2C_MSP_I2Cx_Read72:
L___Lib_I2C_MSP_I2Cx_Read71:
L___Lib_I2C_MSP_I2Cx_Read69:
L___Lib_I2C_MSP_I2Cx_Read67:
;__Lib_I2C_MSP.c, 344 :: 		
0x0EC0	0x9201    STR	R2, [SP, #4]
; slave_address end address is: 0 (R0)
0x0EC2	0x9102    STR	R1, [SP, #8]
0x0EC4	0x9103    STR	R1, [SP, #12]
0x0EC6	0xB2C1    UXTB	R1, R0
0x0EC8	0x9803    LDR	R0, [SP, #12]
0x0ECA	0xF7FFFA61  BL	__Lib_I2C_MSP_I2C_setSlaveAddress+0
0x0ECE	0x9902    LDR	R1, [SP, #8]
0x0ED0	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_MSP.c, 345 :: 		
0x0ED2	0x4C68    LDR	R4, [PC, #416]
0x0ED4	0x7824    LDRB	R4, [R4, #0]
0x0ED6	0xB97C    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read73
;__Lib_I2C_MSP.c, 346 :: 		
0x0ED8	0x9601    STR	R6, [SP, #4]
0x0EDA	0x9302    STR	R3, [SP, #8]
0x0EDC	0x9203    STR	R2, [SP, #12]
0x0EDE	0x9104    STR	R1, [SP, #16]
0x0EE0	0x4608    MOV	R0, R1
0x0EE2	0x2100    MOVS	R1, #0
0x0EE4	0xF7FFFB0A  BL	__Lib_I2C_MSP_I2Cx_Start+0
0x0EE8	0x9904    LDR	R1, [SP, #16]
0x0EEA	0x9A03    LDR	R2, [SP, #12]
0x0EEC	0x9B02    LDR	R3, [SP, #8]
0x0EEE	0x9E01    LDR	R6, [SP, #4]
0x0EF0	0xB100    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Read74
; END_mode end address is: 24 (R6)
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 347 :: 		
0x0EF2	0xE0A0    B	L_end_I2Cx_Read
L___Lib_I2C_MSP_I2Cx_Read74:
;__Lib_I2C_MSP.c, 348 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0EF4	0x4630    MOV	R0, R6
0x0EF6	0xE061    B	L___Lib_I2C_MSP_I2Cx_Read75
L___Lib_I2C_MSP_I2Cx_Read73:
;__Lib_I2C_MSP.c, 350 :: 		
0x0EF8	0x2500    MOVS	R5, #0
0x0EFA	0x880C    LDRH	R4, [R1, #0]
0x0EFC	0xF3651404  BFI	R4, R5, #4, #1
0x0F00	0x800C    STRH	R4, [R1, #0]
;__Lib_I2C_MSP.c, 351 :: 		
0x0F02	0x2B01    CMP	R3, #1
0x0F04	0xD139    BNE	L___Lib_I2C_MSP_I2Cx_Read76
; END_mode end address is: 24 (R6)
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0F06	0x4630    MOV	R0, R6
;__Lib_I2C_MSP.c, 352 :: 		
L___Lib_I2C_MSP_I2Cx_Read77:
; END_mode start address is: 0 (R0)
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0F08	0x880D    LDRH	R5, [R1, #0]
0x0F0A	0xF3C50480  UBFX	R4, R5, #2, #1
0x0F0E	0xB164    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read78
;__Lib_I2C_MSP.c, 353 :: 		
0x0F10	0x9C06    LDR	R4, [SP, #24]
0x0F12	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read79
;__Lib_I2C_MSP.c, 354 :: 		
0x0F14	0x9C05    LDR	R4, [SP, #20]
0x0F16	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read80
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 355 :: 		
0x0F18	0x2007    MOVS	R0, #7
0x0F1A	0x4C4C    LDR	R4, [PC, #304]
0x0F1C	0x6824    LDR	R4, [R4, #0]
0x0F1E	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 356 :: 		
0x0F20	0xE089    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 357 :: 		
L___Lib_I2C_MSP_I2Cx_Read80:
;__Lib_I2C_MSP.c, 358 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 0 (R0)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
0x0F22	0x9C05    LDR	R4, [SP, #20]
0x0F24	0x1E64    SUBS	R4, R4, #1
0x0F26	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 359 :: 		
L___Lib_I2C_MSP_I2Cx_Read79:
;__Lib_I2C_MSP.c, 360 :: 		
0x0F28	0xE7EE    B	L___Lib_I2C_MSP_I2Cx_Read77
L___Lib_I2C_MSP_I2Cx_Read78:
;__Lib_I2C_MSP.c, 361 :: 		
0x0F2A	0x9C06    LDR	R4, [SP, #24]
0x0F2C	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 363 :: 		
0x0F2E	0x880C    LDRH	R4, [R1, #0]
0x0F30	0xF0440402  ORR	R4, R4, #2
0x0F34	0x800C    STRH	R4, [R1, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
0x0F36	0x9101    STR	R1, [SP, #4]
0x0F38	0x4611    MOV	R1, R2
0x0F3A	0x461A    MOV	R2, R3
0x0F3C	0x4603    MOV	R3, R0
0x0F3E	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_MSP.c, 364 :: 		
L___Lib_I2C_MSP_I2Cx_Read81:
; I2C_BASE start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
0x0F40	0x8805    LDRH	R5, [R0, #0]
0x0F42	0xF3C50440  UBFX	R4, R5, #1, #1
0x0F46	0xB164    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read82
;__Lib_I2C_MSP.c, 365 :: 		
0x0F48	0x9C06    LDR	R4, [SP, #24]
0x0F4A	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read83
;__Lib_I2C_MSP.c, 366 :: 		
0x0F4C	0x9C05    LDR	R4, [SP, #20]
0x0F4E	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read84
; I2C_BASE end address is: 0 (R0)
; buf end address is: 4 (R1)
; count end address is: 8 (R2)
; END_mode end address is: 12 (R3)
;__Lib_I2C_MSP.c, 367 :: 		
0x0F50	0x2006    MOVS	R0, #6
0x0F52	0x4C3E    LDR	R4, [PC, #248]
0x0F54	0x6824    LDR	R4, [R4, #0]
0x0F56	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 368 :: 		
0x0F58	0xE06D    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 369 :: 		
L___Lib_I2C_MSP_I2Cx_Read84:
;__Lib_I2C_MSP.c, 370 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0F5A	0x9C05    LDR	R4, [SP, #20]
0x0F5C	0x1E64    SUBS	R4, R4, #1
0x0F5E	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 371 :: 		
L___Lib_I2C_MSP_I2Cx_Read83:
;__Lib_I2C_MSP.c, 372 :: 		
0x0F60	0xE7EE    B	L___Lib_I2C_MSP_I2Cx_Read81
L___Lib_I2C_MSP_I2Cx_Read82:
;__Lib_I2C_MSP.c, 373 :: 		
0x0F62	0x9C06    LDR	R4, [SP, #24]
0x0F64	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 375 :: 		
0x0F66	0x8804    LDRH	R4, [R0, #0]
0x0F68	0xF0440404  ORR	R4, R4, #4
0x0F6C	0x8004    STRH	R4, [R0, #0]
;__Lib_I2C_MSP.c, 376 :: 		
0x0F6E	0x9201    STR	R2, [SP, #4]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 4 (R1)
; count end address is: 8 (R2)
; END_mode end address is: 12 (R3)
0x0F70	0x460A    MOV	R2, R1
0x0F72	0x4601    MOV	R1, R0
0x0F74	0x4618    MOV	R0, R3
0x0F76	0x9B01    LDR	R3, [SP, #4]
0x0F78	0xE01D    B	L___Lib_I2C_MSP_I2Cx_Read85
L___Lib_I2C_MSP_I2Cx_Read76:
;__Lib_I2C_MSP.c, 378 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0F7A	0x9301    STR	R3, [SP, #4]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0F7C	0x460B    MOV	R3, R1
0x0F7E	0x4630    MOV	R0, R6
0x0F80	0x9901    LDR	R1, [SP, #4]
L___Lib_I2C_MSP_I2Cx_Read86:
; END_mode end address is: 24 (R6)
; END_mode start address is: 0 (R0)
; count start address is: 4 (R1)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 12 (R3)
0x0F82	0x881D    LDRH	R5, [R3, #0]
0x0F84	0xF3C50480  UBFX	R4, R5, #2, #1
0x0F88	0xB164    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read87
;__Lib_I2C_MSP.c, 379 :: 		
0x0F8A	0x9C06    LDR	R4, [SP, #24]
0x0F8C	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read88
;__Lib_I2C_MSP.c, 380 :: 		
0x0F8E	0x9C05    LDR	R4, [SP, #20]
0x0F90	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read89
; count end address is: 4 (R1)
; I2C_BASE end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
;__Lib_I2C_MSP.c, 381 :: 		
0x0F92	0x2007    MOVS	R0, #7
0x0F94	0x4C2D    LDR	R4, [PC, #180]
0x0F96	0x6824    LDR	R4, [R4, #0]
0x0F98	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 382 :: 		
0x0F9A	0xE04C    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 383 :: 		
L___Lib_I2C_MSP_I2Cx_Read89:
;__Lib_I2C_MSP.c, 384 :: 		
; END_mode start address is: 0 (R0)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 12 (R3)
; count start address is: 4 (R1)
0x0F9C	0x9C05    LDR	R4, [SP, #20]
0x0F9E	0x1E64    SUBS	R4, R4, #1
0x0FA0	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 385 :: 		
L___Lib_I2C_MSP_I2Cx_Read88:
;__Lib_I2C_MSP.c, 386 :: 		
0x0FA2	0xE7EE    B	L___Lib_I2C_MSP_I2Cx_Read86
L___Lib_I2C_MSP_I2Cx_Read87:
;__Lib_I2C_MSP.c, 387 :: 		
0x0FA4	0x9C06    LDR	R4, [SP, #24]
0x0FA6	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 389 :: 		
0x0FA8	0x881C    LDRH	R4, [R3, #0]
0x0FAA	0xF0440402  ORR	R4, R4, #2
0x0FAE	0x801C    STRH	R4, [R3, #0]
; count end address is: 4 (R1)
; I2C_BASE end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
0x0FB0	0x9301    STR	R3, [SP, #4]
0x0FB2	0x460B    MOV	R3, R1
0x0FB4	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_MSP.c, 390 :: 		
L___Lib_I2C_MSP_I2Cx_Read85:
;__Lib_I2C_MSP.c, 391 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 0 (R0)
0x0FB6	0x2500    MOVS	R5, #0
0x0FB8	0x4C2E    LDR	R4, [PC, #184]
0x0FBA	0x7025    STRB	R5, [R4, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 392 :: 		
L___Lib_I2C_MSP_I2Cx_Read75:
;__Lib_I2C_MSP.c, 394 :: 		
; END_mode start address is: 0 (R0)
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0FBC	0x1E5C    SUBS	R4, R3, #1
; count end address is: 12 (R3)
; i start address is: 12 (R3)
0x0FBE	0x4623    MOV	R3, R4
; buf end address is: 8 (R2)
; i end address is: 12 (R3)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
0x0FC0	0x9301    STR	R3, [SP, #4]
0x0FC2	0x4613    MOV	R3, R2
0x0FC4	0x9A01    LDR	R2, [SP, #4]
L___Lib_I2C_MSP_I2Cx_Read90:
; i start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 12 (R3)
; END_mode start address is: 0 (R0)
0x0FC6	0x2A00    CMP	R2, #0
0x0FC8	0xDB31    BLT	L___Lib_I2C_MSP_I2Cx_Read91
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
; buf end address is: 12 (R3)
; i end address is: 8 (R2)
;__Lib_I2C_MSP.c, 395 :: 		
L___Lib_I2C_MSP_I2Cx_Read93:
; END_mode start address is: 0 (R0)
; buf start address is: 12 (R3)
; I2C_BASE start address is: 4 (R1)
; i start address is: 8 (R2)
0x0FCA	0xF201042C  ADDW	R4, R1, #44
0x0FCE	0x8825    LDRH	R5, [R4, #0]
0x0FD0	0xF3C50400  UBFX	R4, R5, #0, #1
0x0FD4	0xB964    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read94
;__Lib_I2C_MSP.c, 396 :: 		
0x0FD6	0x9C06    LDR	R4, [SP, #24]
0x0FD8	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read95
;__Lib_I2C_MSP.c, 397 :: 		
0x0FDA	0x9C05    LDR	R4, [SP, #20]
0x0FDC	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read96
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
; buf end address is: 12 (R3)
; i end address is: 8 (R2)
;__Lib_I2C_MSP.c, 398 :: 		
0x0FDE	0x2003    MOVS	R0, #3
0x0FE0	0x4C1A    LDR	R4, [PC, #104]
0x0FE2	0x6824    LDR	R4, [R4, #0]
0x0FE4	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 399 :: 		
0x0FE6	0xE026    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 400 :: 		
L___Lib_I2C_MSP_I2Cx_Read96:
;__Lib_I2C_MSP.c, 401 :: 		
; i start address is: 8 (R2)
; buf start address is: 12 (R3)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 0 (R0)
0x0FE8	0x9C05    LDR	R4, [SP, #20]
0x0FEA	0x1E64    SUBS	R4, R4, #1
0x0FEC	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 402 :: 		
L___Lib_I2C_MSP_I2Cx_Read95:
;__Lib_I2C_MSP.c, 403 :: 		
0x0FEE	0xE7EC    B	L___Lib_I2C_MSP_I2Cx_Read93
L___Lib_I2C_MSP_I2Cx_Read94:
;__Lib_I2C_MSP.c, 404 :: 		
0x0FF0	0xE016    B	L___Lib_I2C_MSP_I2Cx_Read97
;__Lib_I2C_MSP.c, 405 :: 		
L___Lib_I2C_MSP_I2Cx_Read99:
;__Lib_I2C_MSP.c, 406 :: 		
0x0FF2	0xF201040C  ADDW	R4, R1, #12
0x0FF6	0x8824    LDRH	R4, [R4, #0]
0x0FF8	0x701C    STRB	R4, [R3, #0]
0x0FFA	0x1C5B    ADDS	R3, R3, #1
;__Lib_I2C_MSP.c, 407 :: 		
0x0FFC	0xE015    B	L___Lib_I2C_MSP_I2Cx_Read98
;__Lib_I2C_MSP.c, 408 :: 		
L___Lib_I2C_MSP_I2Cx_Read100:
;__Lib_I2C_MSP.c, 409 :: 		
0x0FFE	0x2501    MOVS	R5, #1
0x1000	0x880C    LDRH	R4, [R1, #0]
0x1002	0xF3650482  BFI	R4, R5, #2, #1
0x1006	0x800C    STRH	R4, [R1, #0]
;__Lib_I2C_MSP.c, 410 :: 		
0x1008	0xF201040C  ADDW	R4, R1, #12
0x100C	0x8824    LDRH	R4, [R4, #0]
0x100E	0x701C    STRB	R4, [R3, #0]
0x1010	0x1C5B    ADDS	R3, R3, #1
;__Lib_I2C_MSP.c, 411 :: 		
0x1012	0xE00A    B	L___Lib_I2C_MSP_I2Cx_Read98
;__Lib_I2C_MSP.c, 412 :: 		
L___Lib_I2C_MSP_I2Cx_Read101:
;__Lib_I2C_MSP.c, 413 :: 		
0x1014	0xF201040C  ADDW	R4, R1, #12
0x1018	0x8824    LDRH	R4, [R4, #0]
0x101A	0x701C    STRB	R4, [R3, #0]
0x101C	0x1C5B    ADDS	R3, R3, #1
;__Lib_I2C_MSP.c, 414 :: 		
0x101E	0xE004    B	L___Lib_I2C_MSP_I2Cx_Read98
;__Lib_I2C_MSP.c, 415 :: 		
L___Lib_I2C_MSP_I2Cx_Read97:
0x1020	0x2A00    CMP	R2, #0
0x1022	0xD0E6    BEQ	L___Lib_I2C_MSP_I2Cx_Read99
0x1024	0x2A01    CMP	R2, #1
0x1026	0xD0EA    BEQ	L___Lib_I2C_MSP_I2Cx_Read100
0x1028	0xE7F4    B	L___Lib_I2C_MSP_I2Cx_Read101
; buf end address is: 12 (R3)
L___Lib_I2C_MSP_I2Cx_Read98:
;__Lib_I2C_MSP.c, 394 :: 		
; buf start address is: 12 (R3)
0x102A	0x1E52    SUBS	R2, R2, #1
;__Lib_I2C_MSP.c, 416 :: 		
; I2C_BASE end address is: 4 (R1)
; buf end address is: 12 (R3)
; i end address is: 8 (R2)
0x102C	0xE7CB    B	L___Lib_I2C_MSP_I2Cx_Read90
L___Lib_I2C_MSP_I2Cx_Read91:
;__Lib_I2C_MSP.c, 418 :: 		
0x102E	0xB910    CBNZ	R0, L___Lib_I2C_MSP_I2Cx_Read102
; END_mode end address is: 0 (R0)
;__Lib_I2C_MSP.c, 419 :: 		
0x1030	0x2501    MOVS	R5, #1
0x1032	0x4C10    LDR	R4, [PC, #64]
0x1034	0x7025    STRB	R5, [R4, #0]
;__Lib_I2C_MSP.c, 420 :: 		
L___Lib_I2C_MSP_I2Cx_Read102:
;__Lib_I2C_MSP.c, 421 :: 		
L_end_I2Cx_Read:
0x1036	0xF8DDE000  LDR	LR, [SP, #0]
0x103A	0xB007    ADD	SP, SP, #28
0x103C	0x4770    BX	LR
0x103E	0xBF00    NOP
0x1040	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x1044	0x004C2000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x1048	0x00C82000  	_I2C0_timeout_Ptr+0
0x104C	0x00C42000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x1050	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x1054	0x00502000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x1058	0x00CC2000  	_I2C1_timeout_Ptr+0
0x105C	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x1060	0x00542000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x1064	0x00D02000  	_I2C2_timeout_Ptr+0
0x1068	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x106C	0x00582000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x1070	0x00D42000  	_I2C3_timeout_Ptr+0
0x1074	0x00492000  	__Lib_I2C_MSP__DELAY_RESTART+0
; end of __Lib_I2C_MSP_I2Cx_Read
_I2C1_Read:
;__Lib_I2C_MSP.c, 563 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x173C	0xB081    SUB	SP, SP, #4
0x173E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 564 :: 		
0x1742	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1744	0x4613    MOV	R3, R2
0x1746	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1748	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x174A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x174C	0xF7FFFB78  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x1750	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 565 :: 		
L_end_I2C1_Read:
0x1752	0xF8DDE000  LDR	LR, [SP, #0]
0x1756	0xB001    ADD	SP, SP, #4
0x1758	0x4770    BX	LR
0x175A	0xBF00    NOP
0x175C	0x24004000  	EUSCI_B1_UCB1CTLW0+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_MSP.c, 642 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1704	0xB081    SUB	SP, SP, #4
0x1706	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 643 :: 		
0x170A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x170C	0x4613    MOV	R3, R2
0x170E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1710	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1712	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1714	0xF7FFFB94  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x1718	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 644 :: 		
L_end_I2C2_Read:
0x171A	0xF8DDE000  LDR	LR, [SP, #0]
0x171E	0xB001    ADD	SP, SP, #4
0x1720	0x4770    BX	LR
0x1722	0xBF00    NOP
0x1724	0x28004000  	EUSCI_B2_UCB2CTLW0+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_MSP.c, 721 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1788	0xB081    SUB	SP, SP, #4
0x178A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 722 :: 		
0x178E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1790	0x4613    MOV	R3, R2
0x1792	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1794	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1796	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1798	0xF7FFFB52  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x179C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 723 :: 		
L_end_I2C3_Read:
0x179E	0xF8DDE000  LDR	LR, [SP, #0]
0x17A2	0xB001    ADD	SP, SP, #4
0x17A4	0x4770    BX	LR
0x17A6	0xBF00    NOP
0x17A8	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
; end of _I2C3_Read
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x289C	0xB081    SUB	SP, SP, #4
0x289E	0xF8CDE000  STR	LR, [SP, #0]
0x28A2	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x28A4	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x28A6	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x28A8	0x2800    CMP	R0, #0
0x28AA	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x28AC	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x28AE	0x4240    RSBS	R0, R0, #0
0x28B0	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x28B2	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x28B4	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x28B6	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x28B8	0xB298    UXTH	R0, R3
0x28BA	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x28BC	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x28BE	0xF7FFFA19  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x28C2	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x28C4	0x4634    MOV	R4, R6
0x28C6	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x28C8	0x2900    CMP	R1, #0
0x28CA	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x28CC	0x1863    ADDS	R3, R4, R1
0x28CE	0x1E4A    SUBS	R2, R1, #1
0x28D0	0xB292    UXTH	R2, R2
0x28D2	0x18A2    ADDS	R2, R4, R2
0x28D4	0x7812    LDRB	R2, [R2, #0]
0x28D6	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x28D8	0x1E49    SUBS	R1, R1, #1
0x28DA	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x28DC	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x28DE	0x2220    MOVS	R2, #32
0x28E0	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x28E2	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x28E4	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x28E6	0xB281    UXTH	R1, R0
0x28E8	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x28EA	0x1842    ADDS	R2, R0, R1
0x28EC	0x7812    LDRB	R2, [R2, #0]
0x28EE	0x2A20    CMP	R2, #32
0x28F0	0xD102    BNE	L_IntToStr42
0x28F2	0x1C49    ADDS	R1, R1, #1
0x28F4	0xB289    UXTH	R1, R1
0x28F6	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x28F8	0x1E4A    SUBS	R2, R1, #1
0x28FA	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x28FC	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x28FE	0x222D    MOVS	R2, #45
0x2900	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x2902	0xF8DDE000  LDR	LR, [SP, #0]
0x2906	0xB001    ADD	SP, SP, #4
0x2908	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1CF4	0xB081    SUB	SP, SP, #4
0x1CF6	0x460A    MOV	R2, R1
0x1CF8	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x1CFA	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x1CFC	0xB28D    UXTH	R5, R1
0x1CFE	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x1D00	0x2805    CMP	R0, #5
0x1D02	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x1D04	0x180B    ADDS	R3, R1, R0
0x1D06	0x2220    MOVS	R2, #32
0x1D08	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x1D0A	0x1C40    ADDS	R0, R0, #1
0x1D0C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x1D0E	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x1D10	0x180B    ADDS	R3, R1, R0
0x1D12	0x2200    MOVS	R2, #0
0x1D14	0x701A    STRB	R2, [R3, #0]
0x1D16	0x1E40    SUBS	R0, R0, #1
0x1D18	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1D1A	0x180C    ADDS	R4, R1, R0
0x1D1C	0x230A    MOVS	R3, #10
0x1D1E	0xFBB5F2F3  UDIV	R2, R5, R3
0x1D22	0xFB035212  MLS	R2, R3, R2, R5
0x1D26	0xB292    UXTH	R2, R2
0x1D28	0x3230    ADDS	R2, #48
0x1D2A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x1D2C	0x220A    MOVS	R2, #10
0x1D2E	0xFBB5F2F2  UDIV	R2, R5, R2
0x1D32	0xB292    UXTH	R2, R2
0x1D34	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x1D36	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1D38	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1D3A	0x1E40    SUBS	R0, R0, #1
0x1D3C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x1D3E	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x1D40	0xB001    ADD	SP, SP, #4
0x1D42	0x4770    BX	LR
; end of _WordToStr
__Lib_System_MSP432P_InitialSetUpRCCRCC2:
;__Lib_System_MSP432P.c, 344 :: 		
0x2D74	0xB083    SUB	SP, SP, #12
0x2D76	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_MSP432P.c, 348 :: 		
; ulCSCTL0 start address is: 12 (R3)
0x2D7A	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_MSP432P.c, 349 :: 		
; ulCSCTL1 start address is: 16 (R4)
0x2D7C	0x4C37    LDR	R4, [PC, #220]
;__Lib_System_MSP432P.c, 350 :: 		
; ulCSCTL2 start address is: 20 (R5)
0x2D7E	0x4D38    LDR	R5, [PC, #224]
;__Lib_System_MSP432P.c, 351 :: 		
; ulWDTCTL start address is: 24 (R6)
0x2D80	0x4E38    LDR	R6, [PC, #224]
;__Lib_System_MSP432P.c, 352 :: 		
; ulFLCTL_BANK0_RDCTL start address is: 28 (R7)
0x2D82	0x4F39    LDR	R7, [PC, #228]
;__Lib_System_MSP432P.c, 354 :: 		
; Fosc_kHz start address is: 0 (R0)
0x2D84	0x4839    LDR	R0, [PC, #228]
; Fosc_kHz end address is: 0 (R0)
;__Lib_System_MSP432P.c, 356 :: 		
0x2D86	0xF6452180  MOVW	R1, #23168
0x2D8A	0x4839    LDR	R0, [PC, #228]
0x2D8C	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 359 :: 		
0x2D8E	0xF0040007  AND	R0, R4, #7
0x2D92	0x2805    CMP	R0, #5
0x2D94	0xD004    BEQ	L___Lib_System_MSP432P_InitialSetUpRCCRCC269
0x2D96	0xF0040070  AND	R0, R4, #112
0x2D9A	0x2850    CMP	R0, #80
0x2D9C	0xD000    BEQ	L___Lib_System_MSP432P_InitialSetUpRCCRCC268
0x2D9E	0xE00B    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC230
L___Lib_System_MSP432P_InitialSetUpRCCRCC269:
L___Lib_System_MSP432P_InitialSetUpRCCRCC268:
;__Lib_System_MSP432P.c, 360 :: 		
0x2DA0	0x2201    MOVS	R2, #1
0x2DA2	0xB252    SXTB	R2, R2
0x2DA4	0x4833    LDR	R0, [PC, #204]
0x2DA6	0x8002    STRH	R2, [R0, #0]
;__Lib_System_MSP432P.c, 361 :: 		
0x2DA8	0x2100    MOVS	R1, #0
0x2DAA	0xB249    SXTB	R1, R1
0x2DAC	0x4832    LDR	R0, [PC, #200]
0x2DAE	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 362 :: 		
0x2DB0	0x4832    LDR	R0, [PC, #200]
0x2DB2	0x8002    STRH	R2, [R0, #0]
;__Lib_System_MSP432P.c, 363 :: 		
0x2DB4	0x4832    LDR	R0, [PC, #200]
0x2DB6	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 364 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC230:
;__Lib_System_MSP432P.c, 366 :: 		
0x2DB8	0x2180    MOVS	R1, #128
0x2DBA	0x4832    LDR	R0, [PC, #200]
0x2DBC	0x6001    STR	R1, [R0, #0]
; ulCSCTL0 end address is: 12 (R3)
; ulCSCTL1 end address is: 16 (R4)
; ulCSCTL2 end address is: 20 (R5)
; ulWDTCTL end address is: 24 (R6)
; ulFLCTL_BANK0_RDCTL end address is: 28 (R7)
0x2DBE	0x9501    STR	R5, [SP, #4]
0x2DC0	0x9602    STR	R6, [SP, #8]
0x2DC2	0x461E    MOV	R6, R3
0x2DC4	0x4625    MOV	R5, R4
0x2DC6	0x463A    MOV	R2, R7
0x2DC8	0x9B02    LDR	R3, [SP, #8]
0x2DCA	0x9C01    LDR	R4, [SP, #4]
;__Lib_System_MSP432P.c, 369 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC231:
; ulFLCTL_BANK0_RDCTL start address is: 8 (R2)
; ulWDTCTL start address is: 12 (R3)
; ulCSCTL2 start address is: 16 (R4)
; ulCSCTL1 start address is: 20 (R5)
; ulCSCTL0 start address is: 24 (R6)
0x2DCC	0x482E    LDR	R0, [PC, #184]
0x2DCE	0x6800    LDR	R0, [R0, #0]
0x2DD0	0xF4007080  AND	R0, R0, #256
0x2DD4	0xB100    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC232
0x2DD6	0xE7F9    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC231
L___Lib_System_MSP432P_InitialSetUpRCCRCC232:
;__Lib_System_MSP432P.c, 370 :: 		
0x2DD8	0x492C    LDR	R1, [PC, #176]
0x2DDA	0x482D    LDR	R0, [PC, #180]
0x2DDC	0x6001    STR	R1, [R0, #0]
; ulFLCTL_BANK0_RDCTL end address is: 8 (R2)
; ulWDTCTL end address is: 12 (R3)
; ulCSCTL1 end address is: 20 (R5)
; ulCSCTL0 end address is: 24 (R6)
; ulCSCTL2 end address is: 16 (R4)
0x2DDE	0x9501    STR	R5, [SP, #4]
0x2DE0	0x4611    MOV	R1, R2
0x2DE2	0x4632    MOV	R2, R6
0x2DE4	0x461D    MOV	R5, R3
0x2DE6	0x9B01    LDR	R3, [SP, #4]
;__Lib_System_MSP432P.c, 371 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC233:
; ulCSCTL0 start address is: 8 (R2)
; ulCSCTL1 start address is: 12 (R3)
; ulCSCTL2 start address is: 16 (R4)
; ulWDTCTL start address is: 20 (R5)
; ulFLCTL_BANK0_RDCTL start address is: 4 (R1)
0x2DE8	0x4827    LDR	R0, [PC, #156]
0x2DEA	0x6800    LDR	R0, [R0, #0]
0x2DEC	0xF4007080  AND	R0, R0, #256
0x2DF0	0xB100    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC234
0x2DF2	0xE7F9    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC233
L___Lib_System_MSP432P_InitialSetUpRCCRCC234:
;__Lib_System_MSP432P.c, 373 :: 		
0x2DF4	0x4827    LDR	R0, [PC, #156]
0x2DF6	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 374 :: 		
0x2DF8	0x4827    LDR	R0, [PC, #156]
0x2DFA	0x6001    STR	R1, [R0, #0]
; ulFLCTL_BANK0_RDCTL end address is: 4 (R1)
;__Lib_System_MSP432P.c, 376 :: 		
0x2DFC	0x4927    LDR	R1, [PC, #156]
0x2DFE	0x4828    LDR	R0, [PC, #160]
0x2E00	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 377 :: 		
0x2E02	0x4828    LDR	R0, [PC, #160]
0x2E04	0x6002    STR	R2, [R0, #0]
; ulCSCTL0 end address is: 8 (R2)
;__Lib_System_MSP432P.c, 378 :: 		
0x2E06	0x4828    LDR	R0, [PC, #160]
0x2E08	0x6003    STR	R3, [R0, #0]
; ulCSCTL1 end address is: 12 (R3)
;__Lib_System_MSP432P.c, 381 :: 		
0x2E0A	0x0D20    LSRS	R0, R4, #20
0x2E0C	0xF0000007  AND	R0, R0, #7
0x2E10	0xB928    CBNZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC235
;__Lib_System_MSP432P.c, 382 :: 		
0x2E12	0xF0440103  ORR	R1, R4, #3
; ulCSCTL2 end address is: 16 (R4)
0x2E16	0x4825    LDR	R0, [PC, #148]
0x2E18	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 383 :: 		
0x2E1A	0x462A    MOV	R2, R5
0x2E1C	0xE010    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC236
L___Lib_System_MSP432P_InitialSetUpRCCRCC235:
;__Lib_System_MSP432P.c, 384 :: 		
; ulCSCTL2 start address is: 16 (R4)
0x2E1E	0xF4443080  ORR	R0, R4, #65536
; ulCSCTL2 end address is: 16 (R4)
0x2E22	0xF0400103  ORR	R1, R0, #3
0x2E26	0x4821    LDR	R0, [PC, #132]
0x2E28	0x6001    STR	R1, [R0, #0]
; ulWDTCTL end address is: 20 (R5)
0x2E2A	0x462A    MOV	R2, R5
;__Lib_System_MSP432P.c, 386 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC237:
; ulWDTCTL start address is: 8 (R2)
0x2E2C	0x4820    LDR	R0, [PC, #128]
0x2E2E	0x6800    LDR	R0, [R0, #0]
0x2E30	0xB130    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC238
;__Lib_System_MSP432P.c, 387 :: 		
0x2E32	0xF7FFFE8D  BL	_Delay_1us+0
;__Lib_System_MSP432P.c, 388 :: 		
0x2E36	0x2101    MOVS	R1, #1
0x2E38	0xB249    SXTB	R1, R1
0x2E3A	0x481E    LDR	R0, [PC, #120]
0x2E3C	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 389 :: 		
0x2E3E	0xE7F5    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC237
L___Lib_System_MSP432P_InitialSetUpRCCRCC238:
;__Lib_System_MSP432P.c, 390 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC236:
; ulWDTCTL end address is: 8 (R2)
;__Lib_System_MSP432P.c, 393 :: 		
; ulWDTCTL start address is: 8 (R2)
0x2E40	0x2100    MOVS	R1, #0
0x2E42	0x4817    LDR	R0, [PC, #92]
0x2E44	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 396 :: 		
0x2E46	0xF44241B4  ORR	R1, R2, #23040
; ulWDTCTL end address is: 8 (R2)
0x2E4A	0x4809    LDR	R0, [PC, #36]
0x2E4C	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 397 :: 		
L_end_InitialSetUpRCCRCC2:
0x2E4E	0xF8DDE000  LDR	LR, [SP, #0]
0x2E52	0xB003    ADD	SP, SP, #12
0x2E54	0x4770    BX	LR
0x2E56	0xBF00    NOP
0x2E58	0x00000005  	#327680
0x2E5C	0x00330000  	#51
0x2E60	0x00030001  	#65539
0x2E64	0x00840000  	#132
0x2E68	0x10000000  	#4096
0x2E6C	0xBB800000  	#48000
0x2E70	0x480C4000  	WDT_A_WDTCTL+0
0x2E74	0xA54C4209  	DIO_PJSEL0+0
0x2E78	0xA58C4209  	DIO_PJSEL1+0
0x2E7C	0xA5484209  	DIO_PJSEL0+0
0x2E80	0xA5884209  	DIO_PJSEL1+0
0x2E84	0x3014E004  	SYSCTL_SYS_SRAM_BANKEN+0
0x2E88	0x00044001  	PCM_PCMCTL1+0
0x2E8C	0x0001695A  	#1767505921
0x2E90	0x00004001  	PCM_PCMCTL0+0
0x2E94	0x10104001  	FLCTL_FLCTL_BANK0_RDCTL+0
0x2E98	0x10144001  	FLCTL_FLCTL_BANK1_RDCTL+0
0x2E9C	0x695A0000  	#26970
0x2EA0	0x04004001  	CS_CSKEY+0
0x2EA4	0x04044001  	CS_CSCTL0+0
0x2EA8	0x04084001  	CS_CSCTL1+0
0x2EAC	0x040C4001  	CS_CSCTL2+0
0x2EB0	0x89044220  	CS_CSIFGbits+0
0x2EB4	0x8A044220  	CS_CSCLRIFGbits+0
; end of __Lib_System_MSP432P_InitialSetUpRCCRCC2
_Delay_1us:
;__Lib_Delays_MSP432.c, 13 :: 		void Delay_1us() {
;__Lib_Delays_MSP432.c, 14 :: 		Delay_us(1);
0x2B50	0xF2400709  MOVW	R7, #9
0x2B54	0xF2C00700  MOVT	R7, #0
0x2B58	0xBF00    NOP
0x2B5A	0xBF00    NOP
L_Delay_1us0:
0x2B5C	0x1E7F    SUBS	R7, R7, #1
0x2B5E	0xD1FD    BNE	L_Delay_1us0
0x2B60	0xBF00    NOP
0x2B62	0xBF00    NOP
0x2B64	0xBF00    NOP
;__Lib_Delays_MSP432.c, 15 :: 		}
L_end_Delay_1us:
0x2B66	0x4770    BX	LR
; end of _Delay_1us
__Lib_System_MSP432P_InitialSetUpFosc:
;__Lib_System_MSP432P.c, 335 :: 		
0x2D3C	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 336 :: 		
0x2D3E	0x4902    LDR	R1, [PC, #8]
0x2D40	0x4802    LDR	R0, [PC, #8]
0x2D42	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 337 :: 		
L_end_InitialSetUpFosc:
0x2D44	0xB001    ADD	SP, SP, #4
0x2D46	0x4770    BX	LR
0x2D48	0xBB800000  	#48000
0x2D4C	0x00E02000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_MSP432P_InitialSetUpFosc
___GenExcept:
;__Lib_System_MSP432P.c, 303 :: 		
0x2D08	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 304 :: 		
L___GenExcept24:
;__Lib_System_MSP432P.c, 305 :: 		
0x2D0A	0xE7FE    B	L___GenExcept24
;__Lib_System_MSP432P.c, 306 :: 		
L_end___GenExcept:
0x2D0C	0xB001    ADD	SP, SP, #4
0x2D0E	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_MSP432P.c, 107 :: 		
0x2D10	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 110 :: 		
0x2D12	0xF64E5088  MOVW	R0, #60808
;__Lib_System_MSP432P.c, 111 :: 		
0x2D16	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_MSP432P.c, 113 :: 		
0x2D1A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 115 :: 		
0x2D1C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_MSP432P.c, 117 :: 		
0x2D20	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 119 :: 		
0x2D22	0xBF00    NOP
;__Lib_System_MSP432P.c, 120 :: 		
0x2D24	0xBF00    NOP
;__Lib_System_MSP432P.c, 121 :: 		
0x2D26	0xBF00    NOP
;__Lib_System_MSP432P.c, 122 :: 		
0x2D28	0xBF00    NOP
;__Lib_System_MSP432P.c, 124 :: 		
0x2D2A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_MSP432P.c, 125 :: 		
0x2D2E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_MSP432P.c, 126 :: 		
0x2D32	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_MSP432P.c, 127 :: 		
L_end___EnableFPU:
0x2D36	0xB001    ADD	SP, SP, #4
0x2D38	0x4770    BX	LR
; end of ___EnableFPU
0x3458	0xB500    PUSH	(R14)
0x345A	0xF8DFB024  LDR	R11, [PC, #36]
0x345E	0xF8DFA024  LDR	R10, [PC, #36]
0x3462	0xF8DFC024  LDR	R12, [PC, #36]
0x3466	0xF7FFFB65  BL	11060
0x346A	0xF8DFB020  LDR	R11, [PC, #32]
0x346E	0xF8DFA020  LDR	R10, [PC, #32]
0x3472	0xF8DFC020  LDR	R12, [PC, #32]
0x3476	0xF7FFFB5D  BL	11060
0x347A	0xBD00    POP	(R15)
0x347C	0x4770    BX	LR
0x347E	0xBF00    NOP
0x3480	0x00002000  	#536870912
0x3484	0x004A2000  	#536870986
0x3488	0x33640000  	#13156
0x348C	0x004C2000  	#536870988
0x3490	0x00642000  	#536871012
0x3494	0x34400000  	#13376
0x34F4	0xB500    PUSH	(R14)
0x34F6	0xF8DFB010  LDR	R11, [PC, #16]
0x34FA	0xF8DFA010  LDR	R10, [PC, #16]
0x34FE	0xF7FFFB33  BL	11112
0x3502	0xBD00    POP	(R15)
0x3504	0x4770    BX	LR
0x3506	0xBF00    NOP
0x3508	0x00002000  	#536870912
0x350C	0x00F42000  	#536871156
;clicker_2_MSP432.c,15 :: __MIKROBUS1_I2C [8]
0x1D44	0x000010B9 ;__MIKROBUS1_I2C+0
0x1D48	0x0000173D ;__MIKROBUS1_I2C+4
; end of __MIKROBUS1_I2C
;Click_3D_Hall_3_MSP.c,17 :: __C3DHALL3_I2C_CFG [4]
0x1D4C	0x000186A0 ;__C3DHALL3_I2C_CFG+0
; end of __C3DHALL3_I2C_CFG
;__Lib_GPIO_MSP_Defs.c,194 :: __GPIO_MODULE_I2CB2_B67 [220]
0x2EB8	0x40004C20 ;__GPIO_MODULE_I2CB2_B67+0
0x2EBC	0x05000040 ;__GPIO_MODULE_I2CB2_B67+4
0x2EC0	0x00000000 ;__GPIO_MODULE_I2CB2_B67+8
0x2EC4	0x40004C20 ;__GPIO_MODULE_I2CB2_B67+12
0x2EC8	0x05000080 ;__GPIO_MODULE_I2CB2_B67+16
0x2ECC	0x00000000 ;__GPIO_MODULE_I2CB2_B67+20
0x2ED0	0x00000000 ;__GPIO_MODULE_I2CB2_B67+24
0x2ED4	0x00000000 ;__GPIO_MODULE_I2CB2_B67+28
0x2ED8	0x00000000 ;__GPIO_MODULE_I2CB2_B67+32
0x2EDC	0x00000000 ;__GPIO_MODULE_I2CB2_B67+36
0x2EE0	0x00000000 ;__GPIO_MODULE_I2CB2_B67+40
0x2EE4	0x00000000 ;__GPIO_MODULE_I2CB2_B67+44
0x2EE8	0x00000000 ;__GPIO_MODULE_I2CB2_B67+48
0x2EEC	0x00000000 ;__GPIO_MODULE_I2CB2_B67+52
0x2EF0	0x00000000 ;__GPIO_MODULE_I2CB2_B67+56
0x2EF4	0x00000000 ;__GPIO_MODULE_I2CB2_B67+60
0x2EF8	0x00000000 ;__GPIO_MODULE_I2CB2_B67+64
0x2EFC	0x00000000 ;__GPIO_MODULE_I2CB2_B67+68
0x2F00	0x00000000 ;__GPIO_MODULE_I2CB2_B67+72
0x2F04	0x00000000 ;__GPIO_MODULE_I2CB2_B67+76
0x2F08	0x00000000 ;__GPIO_MODULE_I2CB2_B67+80
0x2F0C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+84
0x2F10	0x00000000 ;__GPIO_MODULE_I2CB2_B67+88
0x2F14	0x00000000 ;__GPIO_MODULE_I2CB2_B67+92
0x2F18	0x00000000 ;__GPIO_MODULE_I2CB2_B67+96
0x2F1C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+100
0x2F20	0x00000000 ;__GPIO_MODULE_I2CB2_B67+104
0x2F24	0x00000000 ;__GPIO_MODULE_I2CB2_B67+108
0x2F28	0x00000000 ;__GPIO_MODULE_I2CB2_B67+112
0x2F2C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+116
0x2F30	0x00000000 ;__GPIO_MODULE_I2CB2_B67+120
0x2F34	0x00000000 ;__GPIO_MODULE_I2CB2_B67+124
0x2F38	0x00000000 ;__GPIO_MODULE_I2CB2_B67+128
0x2F3C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+132
0x2F40	0x00000000 ;__GPIO_MODULE_I2CB2_B67+136
0x2F44	0x00000000 ;__GPIO_MODULE_I2CB2_B67+140
0x2F48	0x00000000 ;__GPIO_MODULE_I2CB2_B67+144
0x2F4C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+148
0x2F50	0x00000000 ;__GPIO_MODULE_I2CB2_B67+152
0x2F54	0x00000000 ;__GPIO_MODULE_I2CB2_B67+156
0x2F58	0x00000000 ;__GPIO_MODULE_I2CB2_B67+160
0x2F5C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+164
0x2F60	0x00000000 ;__GPIO_MODULE_I2CB2_B67+168
0x2F64	0x00000000 ;__GPIO_MODULE_I2CB2_B67+172
0x2F68	0x00000000 ;__GPIO_MODULE_I2CB2_B67+176
0x2F6C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+180
0x2F70	0x00000000 ;__GPIO_MODULE_I2CB2_B67+184
0x2F74	0x00000000 ;__GPIO_MODULE_I2CB2_B67+188
0x2F78	0x00000000 ;__GPIO_MODULE_I2CB2_B67+192
0x2F7C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+196
0x2F80	0x00000000 ;__GPIO_MODULE_I2CB2_B67+200
0x2F84	0x00000000 ;__GPIO_MODULE_I2CB2_B67+204
0x2F88	0x00000000 ;__GPIO_MODULE_I2CB2_B67+208
0x2F8C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+212
0x2F90	0x00000002 ;__GPIO_MODULE_I2CB2_B67+216
; end of __GPIO_MODULE_I2CB2_B67
;__Lib_GPIO_MSP_Defs.c,133 :: __GPIO_MODULE_UARTA0_A23 [220]
0x2F94	0x40004C00 ;__GPIO_MODULE_UARTA0_A23+0
0x2F98	0x05050004 ;__GPIO_MODULE_UARTA0_A23+4
0x2F9C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+8
0x2FA0	0x40004C00 ;__GPIO_MODULE_UARTA0_A23+12
0x2FA4	0x05050008 ;__GPIO_MODULE_UARTA0_A23+16
0x2FA8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+20
0x2FAC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+24
0x2FB0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+28
0x2FB4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+32
0x2FB8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+36
0x2FBC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+40
0x2FC0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+44
0x2FC4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+48
0x2FC8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+52
0x2FCC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+56
0x2FD0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+60
0x2FD4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+64
0x2FD8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+68
0x2FDC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+72
0x2FE0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+76
0x2FE4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+80
0x2FE8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+84
0x2FEC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+88
0x2FF0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+92
0x2FF4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+96
0x2FF8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+100
0x2FFC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+104
0x3000	0x00000000 ;__GPIO_MODULE_UARTA0_A23+108
0x3004	0x00000000 ;__GPIO_MODULE_UARTA0_A23+112
0x3008	0x00000000 ;__GPIO_MODULE_UARTA0_A23+116
0x300C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+120
0x3010	0x00000000 ;__GPIO_MODULE_UARTA0_A23+124
0x3014	0x00000000 ;__GPIO_MODULE_UARTA0_A23+128
0x3018	0x00000000 ;__GPIO_MODULE_UARTA0_A23+132
0x301C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+136
0x3020	0x00000000 ;__GPIO_MODULE_UARTA0_A23+140
0x3024	0x00000000 ;__GPIO_MODULE_UARTA0_A23+144
0x3028	0x00000000 ;__GPIO_MODULE_UARTA0_A23+148
0x302C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+152
0x3030	0x00000000 ;__GPIO_MODULE_UARTA0_A23+156
0x3034	0x00000000 ;__GPIO_MODULE_UARTA0_A23+160
0x3038	0x00000000 ;__GPIO_MODULE_UARTA0_A23+164
0x303C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+168
0x3040	0x00000000 ;__GPIO_MODULE_UARTA0_A23+172
0x3044	0x00000000 ;__GPIO_MODULE_UARTA0_A23+176
0x3048	0x00000000 ;__GPIO_MODULE_UARTA0_A23+180
0x304C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+184
0x3050	0x00000000 ;__GPIO_MODULE_UARTA0_A23+188
0x3054	0x00000000 ;__GPIO_MODULE_UARTA0_A23+192
0x3058	0x00000000 ;__GPIO_MODULE_UARTA0_A23+196
0x305C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+200
0x3060	0x00000000 ;__GPIO_MODULE_UARTA0_A23+204
0x3064	0x00000000 ;__GPIO_MODULE_UARTA0_A23+208
0x3068	0x00000000 ;__GPIO_MODULE_UARTA0_A23+212
0x306C	0x00000002 ;__GPIO_MODULE_UARTA0_A23+216
; end of __GPIO_MODULE_UARTA0_A23
;__Lib_GPIO_MSP_Defs.c,135 :: __GPIO_MODULE_UARTA2_B23 [220]
0x3070	0x40004C20 ;__GPIO_MODULE_UARTA2_B23+0
0x3074	0x05050004 ;__GPIO_MODULE_UARTA2_B23+4
0x3078	0x00000000 ;__GPIO_MODULE_UARTA2_B23+8
0x307C	0x40004C20 ;__GPIO_MODULE_UARTA2_B23+12
0x3080	0x05050008 ;__GPIO_MODULE_UARTA2_B23+16
0x3084	0x00000000 ;__GPIO_MODULE_UARTA2_B23+20
0x3088	0x00000000 ;__GPIO_MODULE_UARTA2_B23+24
0x308C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+28
0x3090	0x00000000 ;__GPIO_MODULE_UARTA2_B23+32
0x3094	0x00000000 ;__GPIO_MODULE_UARTA2_B23+36
0x3098	0x00000000 ;__GPIO_MODULE_UARTA2_B23+40
0x309C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+44
0x30A0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+48
0x30A4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+52
0x30A8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+56
0x30AC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+60
0x30B0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+64
0x30B4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+68
0x30B8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+72
0x30BC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+76
0x30C0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+80
0x30C4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+84
0x30C8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+88
0x30CC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+92
0x30D0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+96
0x30D4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+100
0x30D8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+104
0x30DC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+108
0x30E0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+112
0x30E4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+116
0x30E8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+120
0x30EC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+124
0x30F0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+128
0x30F4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+132
0x30F8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+136
0x30FC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+140
0x3100	0x00000000 ;__GPIO_MODULE_UARTA2_B23+144
0x3104	0x00000000 ;__GPIO_MODULE_UARTA2_B23+148
0x3108	0x00000000 ;__GPIO_MODULE_UARTA2_B23+152
0x310C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+156
0x3110	0x00000000 ;__GPIO_MODULE_UARTA2_B23+160
0x3114	0x00000000 ;__GPIO_MODULE_UARTA2_B23+164
0x3118	0x00000000 ;__GPIO_MODULE_UARTA2_B23+168
0x311C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+172
0x3120	0x00000000 ;__GPIO_MODULE_UARTA2_B23+176
0x3124	0x00000000 ;__GPIO_MODULE_UARTA2_B23+180
0x3128	0x00000000 ;__GPIO_MODULE_UARTA2_B23+184
0x312C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+188
0x3130	0x00000000 ;__GPIO_MODULE_UARTA2_B23+192
0x3134	0x00000000 ;__GPIO_MODULE_UARTA2_B23+196
0x3138	0x00000000 ;__GPIO_MODULE_UARTA2_B23+200
0x313C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+204
0x3140	0x00000000 ;__GPIO_MODULE_UARTA2_B23+208
0x3144	0x00000000 ;__GPIO_MODULE_UARTA2_B23+212
0x3148	0x00000002 ;__GPIO_MODULE_UARTA2_B23+216
; end of __GPIO_MODULE_UARTA2_B23
;__Lib_GPIO_MSP_Defs.c,193 :: __GPIO_MODULE_I2CB1_C1213 [220]
0x314C	0x40004C40 ;__GPIO_MODULE_I2CB1_C1213+0
0x3150	0x05001000 ;__GPIO_MODULE_I2CB1_C1213+4
0x3154	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+8
0x3158	0x40004C40 ;__GPIO_MODULE_I2CB1_C1213+12
0x315C	0x05002000 ;__GPIO_MODULE_I2CB1_C1213+16
0x3160	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+20
0x3164	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+24
0x3168	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+28
0x316C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+32
0x3170	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+36
0x3174	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+40
0x3178	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+44
0x317C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+48
0x3180	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+52
0x3184	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+56
0x3188	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+60
0x318C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+64
0x3190	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+68
0x3194	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+72
0x3198	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+76
0x319C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+80
0x31A0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+84
0x31A4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+88
0x31A8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+92
0x31AC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+96
0x31B0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+100
0x31B4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+104
0x31B8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+108
0x31BC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+112
0x31C0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+116
0x31C4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+120
0x31C8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+124
0x31CC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+128
0x31D0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+132
0x31D4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+136
0x31D8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+140
0x31DC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+144
0x31E0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+148
0x31E4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+152
0x31E8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+156
0x31EC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+160
0x31F0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+164
0x31F4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+168
0x31F8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+172
0x31FC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+176
0x3200	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+180
0x3204	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+184
0x3208	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+188
0x320C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+192
0x3210	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+196
0x3214	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+200
0x3218	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+204
0x321C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+208
0x3220	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+212
0x3224	0x00000002 ;__GPIO_MODULE_I2CB1_C1213+216
; end of __GPIO_MODULE_I2CB1_C1213
;__Lib_GPIO_MSP_Defs.c,134 :: __GPIO_MODULE_UARTA1_A1011 [220]
0x3228	0x40004C00 ;__GPIO_MODULE_UARTA1_A1011+0
0x322C	0x05050400 ;__GPIO_MODULE_UARTA1_A1011+4
0x3230	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+8
0x3234	0x40004C00 ;__GPIO_MODULE_UARTA1_A1011+12
0x3238	0x05050800 ;__GPIO_MODULE_UARTA1_A1011+16
0x323C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+20
0x3240	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+24
0x3244	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+28
0x3248	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+32
0x324C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+36
0x3250	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+40
0x3254	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+44
0x3258	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+48
0x325C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+52
0x3260	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+56
0x3264	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+60
0x3268	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+64
0x326C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+68
0x3270	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+72
0x3274	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+76
0x3278	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+80
0x327C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+84
0x3280	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+88
0x3284	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+92
0x3288	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+96
0x328C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+100
0x3290	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+104
0x3294	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+108
0x3298	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+112
0x329C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+116
0x32A0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+120
0x32A4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+124
0x32A8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+128
0x32AC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+132
0x32B0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+136
0x32B4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+140
0x32B8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+144
0x32BC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+148
0x32C0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+152
0x32C4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+156
0x32C8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+160
0x32CC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+164
0x32D0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+168
0x32D4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+172
0x32D8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+176
0x32DC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+180
0x32E0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+184
0x32E4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+188
0x32E8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+192
0x32EC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+196
0x32F0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+200
0x32F4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+204
0x32F8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+208
0x32FC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+212
0x3300	0x00000002 ;__GPIO_MODULE_UARTA1_A1011+216
; end of __GPIO_MODULE_UARTA1_A1011
;clicker_2_MSP432.c,47 :: __MIKROBUS1_GPIO [96]
0x3304	0x00001ED9 ;__MIKROBUS1_GPIO+0
0x3308	0x00001E71 ;__MIKROBUS1_GPIO+4
0x330C	0x00001E7D ;__MIKROBUS1_GPIO+8
0x3310	0x00001E89 ;__MIKROBUS1_GPIO+12
0x3314	0x00001F09 ;__MIKROBUS1_GPIO+16
0x3318	0x00001F15 ;__MIKROBUS1_GPIO+20
0x331C	0x00001F21 ;__MIKROBUS1_GPIO+24
0x3320	0x00001EE5 ;__MIKROBUS1_GPIO+28
0x3324	0x00001EF1 ;__MIKROBUS1_GPIO+32
0x3328	0x00001EFD ;__MIKROBUS1_GPIO+36
0x332C	0x00002825 ;__MIKROBUS1_GPIO+40
0x3330	0x00002831 ;__MIKROBUS1_GPIO+44
0x3334	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x3338	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x333C	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x3340	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x3344	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x3348	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x334C	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x3350	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x3354	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x3358	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x335C	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x3360	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_3D_Hall_3_MSP.c,0 :: ?ICS?lstr3_Click_3D_Hall_3_MSP [4]
0x3364	0x003A5820 ;?ICS?lstr3_Click_3D_Hall_3_MSP+0
; end of ?ICS?lstr3_Click_3D_Hall_3_MSP
;Click_3D_Hall_3_MSP.c,0 :: ?ICS?lstr4_Click_3D_Hall_3_MSP [4]
0x3368	0x003A5920 ;?ICS?lstr4_Click_3D_Hall_3_MSP+0
; end of ?ICS?lstr4_Click_3D_Hall_3_MSP
;Click_3D_Hall_3_MSP.c,0 :: ?ICS?lstr5_Click_3D_Hall_3_MSP [4]
0x336C	0x003A5A20 ;?ICS?lstr5_Click_3D_Hall_3_MSP+0
; end of ?ICS?lstr5_Click_3D_Hall_3_MSP
;Click_3D_Hall_3_MSP.c,0 :: ?ICS?lstr2_Click_3D_Hall_3_MSP [32]
0x3370	0x202E2E2E ;?ICS?lstr2_Click_3D_Hall_3_MSP+0
0x3374	0x6C707061 ;?ICS?lstr2_Click_3D_Hall_3_MSP+4
0x3378	0x74616369 ;?ICS?lstr2_Click_3D_Hall_3_MSP+8
0x337C	0x206E6F69 ;?ICS?lstr2_Click_3D_Hall_3_MSP+12
0x3380	0x74696E69 ;?ICS?lstr2_Click_3D_Hall_3_MSP+16
0x3384	0x6E6F6420 ;?ICS?lstr2_Click_3D_Hall_3_MSP+20
0x3388	0x2E2E2065 ;?ICS?lstr2_Click_3D_Hall_3_MSP+24
0x338C	0x0020202E ;?ICS?lstr2_Click_3D_Hall_3_MSP+28
; end of ?ICS?lstr2_Click_3D_Hall_3_MSP
;,0 :: _initBlock_12 [30]
; Containing: ?ICS?lstr1_Click_3D_Hall_3_MSP [29]
;             ?ICS__Lib_I2C_MSP__DELAY_RESTART [1]
0x3390	0x2E2E2020 ;_initBlock_12+0 : ?ICS?lstr1_Click_3D_Hall_3_MSP at 0x3390
0x3394	0x7973202E ;_initBlock_12+4
0x3398	0x6D657473 ;_initBlock_12+8
0x339C	0x696E6920 ;_initBlock_12+12
0x33A0	0x6F642074 ;_initBlock_12+16
0x33A4	0x2E20656E ;_initBlock_12+20
0x33A8	0x20202E2E ;_initBlock_12+24
0x33AC	0x0000 ;_initBlock_12+28 : ?ICS__Lib_I2C_MSP__DELAY_RESTART at 0x33AD
; end of _initBlock_12
;__Lib_UART_MSP.c,49 :: __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE [72]
0x33AE	0x02110000 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+0
0x33B2	0x034302CB ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+4
0x33B6	0x04E403E9 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+8
0x33BA	0x06860596 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+12
0x33BE	0x08B00863 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+16
0x33C2	0x0BB809C7 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+20
0x33C6	0x0DF70D07 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+24
0x33CA	0x0FA30EA9 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+28
0x33CE	0x111A10BE ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+32
0x33D2	0x1653138A ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+36
0x33D6	0x186E1773 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+40
0x33DA	0x1A0B1920 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+44
0x33DE	0x1BEB1B59 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+48
0x33E2	0x1EB51D4F ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+52
0x33E6	0x208D1F44 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+56
0x33EA	0x217C2110 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+60
0x33EE	0x232C222F ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+64
0x33F2	0x244823D2 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+68
; end of __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE
;__Lib_UART_MSP.c,44 :: __Lib_UART_MSP__UART_UCBRSx_TABLE [72]
0x33F6	0x00010000 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+0
0x33FA	0x00040002 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+4
0x33FE	0x00100008 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+8
0x3402	0x00110020 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+12
0x3406	0x00220021 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+16
0x340A	0x00250044 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+20
0x340E	0x004A0049 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+24
0x3412	0x00920052 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+28
0x3416	0x00550053 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+32
0x341A	0x006B00AA ;__Lib_UART_MSP__UART_UCBRSx_TABLE+36
0x341E	0x00B500AD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+40
0x3422	0x00D600B6 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+44
0x3426	0x00BB00B7 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+48
0x342A	0x00ED00DD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+52
0x342E	0x00BF00EE ;__Lib_UART_MSP__UART_UCBRSx_TABLE+56
0x3432	0x00EF00DF ;__Lib_UART_MSP__UART_UCBRSx_TABLE+60
0x3436	0x00FB00F7 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+64
0x343A	0x00FE00FD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+68
; end of __Lib_UART_MSP__UART_UCBRSx_TABLE
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C0_TIMEOUT [4]
0x3440	0x00000000 ;?ICS__Lib_I2C_MSP__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C0_TIMEOUT
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C1_TIMEOUT [4]
0x3444	0x00000000 ;?ICS__Lib_I2C_MSP__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C1_TIMEOUT
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C2_TIMEOUT [4]
0x3448	0x00000000 ;?ICS__Lib_I2C_MSP__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C2_TIMEOUT
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C3_TIMEOUT [4]
0x344C	0x00000000 ;?ICS__Lib_I2C_MSP__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C3_TIMEOUT
;__Lib_System_MSP432P.c,0 :: ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY [4]
0x3450	0x00002710 ;?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY+0
; end of ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
;__Lib_System_MSP432P.c,0 :: ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY [4]
0x3454	0x016E3600 ;?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY+0
; end of ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0100      [24]    __Lib_I2C_MSP_I2Cx_Is_Idle
0x0118      [44]    __Lib_System_MSP432P_CS_ClearInterruptFlag
0x0144      [16]    __Lib_System_MSP432P_CS_GetDividerValue
0x0154     [216]    __Lib_I2C_MSP_I2Cx_Wait_For_Idle
0x022C     [124]    __Lib_System_MSP432P_CS_getDCOFrequency
0x02A8      [56]    __Lib_UART_MSP_UARTx_GetFreq
0x02E0     [176]    __Lib_UART_MSP__modf
0x0390      [56]    __Lib_I2C_MSP_I2C_setSlaveAddress
0x03C8     [308]    __Lib_System_MSP432P_CS_ComputeClockFrequency
0x04FC     [344]    __Lib_I2C_MSP_I2Cx_Start
0x0654      [36]    __Lib_I2C_MSP_I2Cx_Stop
0x0678     [272]    __Lib_I2C_MSP_I2Cx_WriteByte
0x0788      [28]    __Lib_UART_MSP_UARTx_SetSB
0x07A4      [40]    __Lib_SPI_MSP_SPI5_Read_Static
0x07CC      [40]    __Lib_SPI_MSP_SPI6_Read_Static
0x07F4      [40]    __Lib_SPI_MSP_SPI4_Read_Static
0x081C      [24]    __Lib_UART_MSP_UARTx_SetClockSource
0x0834      [14]    __Lib_UART_MSP_UARTx_Disable
0x0844      [40]    __Lib_SPI_MSP_SPI3_Read_Static
0x086C      [18]    __Lib_UART_MSP_UARTx_Enable
0x0880      [40]    __Lib_SPI_MSP_SPI2_Read_Static
0x08A8     [388]    __Lib_I2C_MSP_I2Cx_Write
0x0A2C      [40]    __Lib_SPI_MSP_SPI1_Read_Static
0x0A54      [74]    __Lib_UART_MSP_UARTx_SetParity
0x0AA0      [32]    __Lib_UART_MSP_UARTx_SetStopBits
0x0AC0      [34]    __Lib_UART_MSP_UARTx_SetMode
0x0AE4     [352]    __Lib_UART_MSP_UARTx_SetBaudRate
0x0C44      [32]    __Lib_UART_MSP_UARTx_SetDataLength
0x0C64      [16]    __Lib_I2C_MSP_I2C_enableInterrupt
0x0C74     [148]    _GPIO_Alternate_Function_Enable
0x0D08      [16]    __Lib_I2C_MSP_I2C_disableModule
0x0D18      [24]    __Lib_I2C_MSP_I2C_SetClockSource
0x0D30      [40]    __Lib_SPI_MSP_SPI8_Read_Static
0x0D58      [40]    __Lib_SPI_MSP_SPI7_Read_Static
0x0D80     [176]    _CS_GetClocksFrequency
0x0E30      [16]    __Lib_I2C_MSP_I2C_enableModule
0x0E40     [568]    __Lib_I2C_MSP_I2Cx_Read
0x1078      [20]    __Lib_I2C_MSP_I2C_clearInterruptFlag
0x108C      [28]    __Lib_GPIO_MSP_GPIO_PMAP_Unlock
0x10A8      [16]    __Lib_I2C_MSP_I2C_setMode
0x10B8      [36]    _I2C1_Write
0x10DC     [628]    _GPIO_Config
0x1350      [36]    __Lib_SPI_MSP_SPI1_Write_Static
0x1374      [36]    _I2C0_Read
0x1398      [36]    __Lib_SPI_MSP_SPI2_Write_Static
0x13BC      [36]    __Lib_SPI_MSP_SPI3_Write_Static
0x13E0      [18]    _SPI1_Read
0x13F4      [36]    __Lib_SPI_MSP_SPI7_Write_Static
0x1418      [38]    __Lib_UART_MSP_UARTx_Write
0x1440      [36]    __Lib_SPI_MSP_SPI8_Write_Static
0x1464      [36]    __Lib_SPI_MSP_SPI6_Write_Static
0x1488      [36]    _I2C2_Write
0x14AC      [36]    __Lib_SPI_MSP_SPI4_Write_Static
0x14D0      [36]    _I2C3_Write
0x14F4      [36]    __Lib_SPI_MSP_SPI5_Write_Static
0x1518      [18]    _SPI7_Read
0x152C      [18]    _SPI8_Read
0x1540      [36]    _I2C0_Write
0x1564     [276]    __Lib_I2C_MSP_I2Cx_Init_Advanced
0x1678      [18]    _SPI6_Read
0x168C      [18]    _SPI5_Read
0x16A0      [98]    __Lib_UART_MSP_UARTx_Init
0x1704      [36]    _I2C2_Read
0x1728      [18]    _SPI3_Read
0x173C      [36]    _I2C1_Read
0x1760      [18]    _SPI2_Read
0x1774      [18]    _SPI4_Read
0x1788      [36]    _I2C3_Read
0x17AC      [60]    __c3dhall3_driver_hal_spiWrite
0x17E8      [28]    _UART2_Write
0x1804      [28]    _UART3_Write
0x1820      [40]    __c3dhall3_driver_hal_i2cWrite
0x1848      [58]    _GPIO_Digital_Input
0x1884       [8]    __c3dhall3_driver_hal_i2cStart
0x188C      [60]    __c3dhall3_driver_hal_spiRead
0x18C8      [96]    _UART0_Init
0x1928      [58]    _GPIO_Digital_Output
0x1964      [18]    _SPI2_Write
0x1978      [18]    _SPI1_Write
0x198C      [96]    _UART1_Init
0x19EC      [96]    _UART2_Init
0x1A4C      [40]    _I2C2_Init
0x1A74      [36]    __c3dhall3_driver_hal_i2cRead
0x1A98      [40]    _I2C1_Init
0x1AC0      [18]    _SPI3_Write
0x1AD4      [18]    _SPI8_Write
0x1AE8      [18]    _SPI7_Write
0x1AFC      [28]    _UART1_Write
0x1B18      [28]    _UART0_Write
0x1B34      [18]    _SPI6_Write
0x1B48      [18]    _SPI5_Write
0x1B5C      [18]    _SPI4_Write
0x1B70      [12]    clicker_2_MSP432__setMISO_4
0x1B7C      [12]    clicker_2_MSP432__setSCK_4
0x1B88      [12]    clicker_2_MSP432__setINT_4
0x1B94      [12]    clicker_2_MSP432__setMOSI_4
0x1BA0      [12]    clicker_2_MSP432__setPWM_4
0x1BAC      [12]    clicker_2_MSP432__setAN_4
0x1BB8      [12]    clicker_2_MSP432__setSDA_3
0x1BC4      [12]    clicker_2_MSP432__setSCL_3
0x1BD0      [12]    clicker_2_MSP432__setCS_4
0x1BDC      [12]    clicker_2_MSP432__setRST_4
0x1BE8     [224]    _c3dhall3_writeRegisters
0x1CC8      [44]    __c3dhall3_driver_hal_gpioMap
0x1CF4      [80]    _WordToStr
0x1D50      [24]    _Delay_100ms
0x1D68     [180]    _c3dhall3_readRegisters
0x1E1C      [12]    clicker_2_MSP432__setTX_4
0x1E28      [12]    clicker_2_MSP432__setRX_4
0x1E34      [12]    clicker_2_MSP432__setSCL_4
0x1E40      [24]    __c3dhall3_driver_hal_i2cMap
0x1E58      [12]    clicker_2_MSP432__setSDA_4
0x1E64      [12]    clicker_2_MSP432__setTX_3
0x1E70      [12]    clicker_2_MSP432__setRST_1
0x1E7C      [12]    clicker_2_MSP432__setCS_1
0x1E88      [12]    clicker_2_MSP432__setSCK_1
0x1E94      [36]    clicker_2_MSP432__log_initUart
0x1EB8      [32]    clicker_2_MSP432__log_write
0x1ED8      [12]    clicker_2_MSP432__setAN_1
0x1EE4      [12]    clicker_2_MSP432__setINT_1
0x1EF0      [12]    clicker_2_MSP432__setRX_1
0x1EFC      [12]    clicker_2_MSP432__setTX_1
0x1F08      [12]    clicker_2_MSP432__setMISO_1
0x1F14      [12]    clicker_2_MSP432__setMOSI_1
0x1F20      [12]    clicker_2_MSP432__setPWM_1
0x1F2C     [456]    clicker_2_MSP432__gpioInit_4
0x20F4      [20]    clicker_2_MSP432__i2cInit_1
0x2108      [20]    clicker_2_MSP432__i2cInit_2
0x211C     [464]    clicker_2_MSP432__gpioInit_1
0x22EC     [464]    clicker_2_MSP432__gpioInit_2
0x24BC     [472]    clicker_2_MSP432__gpioInit_3
0x2694      [36]    clicker_2_MSP432__log_init2
0x26B8      [36]    clicker_2_MSP432__log_init3
0x26DC      [36]    clicker_2_MSP432__log_init4
0x2700      [20]    clicker_2_MSP432__i2cInit_3
0x2714      [20]    clicker_2_MSP432__i2cInit_4
0x2728      [36]    clicker_2_MSP432__log_init1
0x274C      [12]    clicker_2_MSP432__setSDA_2
0x2758      [12]    clicker_2_MSP432__setAN_3
0x2764      [12]    clicker_2_MSP432__setRST_3
0x2770      [12]    clicker_2_MSP432__setSCL_2
0x277C      [12]    clicker_2_MSP432__setINT_2
0x2788      [12]    clicker_2_MSP432__setRX_2
0x2794      [12]    clicker_2_MSP432__setTX_2
0x27A0      [12]    clicker_2_MSP432__setPWM_3
0x27AC      [12]    clicker_2_MSP432__setINT_3
0x27B8      [12]    clicker_2_MSP432__setRX_3
0x27C4      [12]    clicker_2_MSP432__setMOSI_3
0x27D0      [12]    clicker_2_MSP432__setCS_3
0x27DC      [12]    clicker_2_MSP432__setSCK_3
0x27E8      [12]    clicker_2_MSP432__setMISO_3
0x27F4      [12]    clicker_2_MSP432__setCS_2
0x2800      [12]    clicker_2_MSP432__setSCK_2
0x280C      [12]    clicker_2_MSP432__setMISO_2
0x2818      [12]    clicker_2_MSP432__setRST_2
0x2824      [12]    clicker_2_MSP432__setSCL_1
0x2830      [12]    clicker_2_MSP432__setSDA_1
0x283C      [12]    clicker_2_MSP432__setAN_2
0x2848      [12]    clicker_2_MSP432__setMOSI_2
0x2854      [12]    clicker_2_MSP432__setPWM_2
0x2860      [60]    _c3dhall3_i2cDriverInit
0x289C     [110]    _IntToStr
0x290C     [102]    _mikrobus_gpioInit
0x2974     [112]    _mikrobus_logWrite
0x29E4      [60]    _c3dhall3_initilaziation
0x2A20      [82]    _mikrobus_logInit
0x2A74      [70]    _mikrobus_i2cInit
0x2ABC     [118]    _c3dhall3_OUT_XYZ
0x2B34      [20]    ___CC2DW
0x2B50      [24]    _Delay_1us
0x2B68      [58]    ___FillZeros
0x2BB0     [156]    _applicationTask
0x2C50      [72]    _applicationInit
0x2CA0     [104]    _systemInit
0x2D08       [8]    ___GenExcept
0x2D10      [42]    ___EnableFPU
0x2D3C      [20]    __Lib_System_MSP432P_InitialSetUpFosc
0x2D50      [36]    _main
0x2D74     [324]    __Lib_System_MSP432P_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG___Lib_UART_MSP__modf_val
0x20000000       [4]    ?lstr3_Click_3D_Hall_3_MSP
0x20000004       [4]    ?lstr4_Click_3D_Hall_3_MSP
0x20000008       [4]    ?lstr5_Click_3D_Hall_3_MSP
0x2000000C      [32]    ?lstr2_Click_3D_Hall_3_MSP
0x2000002C      [29]    ?lstr1_Click_3D_Hall_3_MSP
0x20000049       [1]    __Lib_I2C_MSP__DELAY_RESTART
0x2000004A       [1]    __c3dhall3_driver_c3dhall3_communicationType
0x2000004B       [1]    __c3dhall3_driver__slaveAddress
0x2000004C       [4]    __Lib_I2C_MSP__I2C0_TIMEOUT
0x20000050       [4]    __Lib_I2C_MSP__I2C1_TIMEOUT
0x20000054       [4]    __Lib_I2C_MSP__I2C2_TIMEOUT
0x20000058       [4]    __Lib_I2C_MSP__I2C3_TIMEOUT
0x2000005C       [4]    __Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
0x20000060       [4]    __Lib_System_MSP432P_CS_MODCLK_FREQUENCY
0x20000064       [4]    _logger
0x20000068       [6]    _axes_xyz
0x2000006E      [50]    _text
0x200000A0       [4]    __c3dhall3_driver_fp_i2cWrite
0x200000A4       [4]    __c3dhall3_driver_fp_i2cRead
0x200000A8       [4]    __c3dhall3_driver_hal_gpio_intGet
0x200000AC       [4]    __c3dhall3_driver_hal_gpio_csSet
0x200000B0       [4]    __c3dhall3_driver_hal_gpio_rstSet
0x200000B4       [4]    __c3dhall3_driver_fp_spiWrite
0x200000B8       [4]    __c3dhall3_driver_fp_spiRead
0x200000BC       [4]    _I2C_Read_Ptr
0x200000C0       [4]    _I2C_Write_Ptr
0x200000C4       [4]    __Lib_I2C_MSP_I2C_Timeout_Ptr
0x200000C8       [4]    _I2C0_timeout_Ptr
0x200000CC       [4]    _I2C1_timeout_Ptr
0x200000D0       [4]    _I2C2_timeout_Ptr
0x200000D4       [4]    _I2C3_timeout_Ptr
0x200000D8       [4]    __Lib_System_MSP432P_lfxtFreq
0x200000DC       [4]    __Lib_System_MSP432P_hfxtFreq
0x200000E0       [4]    ___System_CLOCK_IN_KHZ
0x200000E4       [4]    _UART_Wr_Ptr
0x200000E8       [4]    _UART_Rd_Ptr
0x200000EC       [4]    _UART_Rdy_Ptr
0x200000F0       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1D44       [8]    __MIKROBUS1_I2C
0x1D4C       [4]    __C3DHALL3_I2C_CFG
0x2EB8     [220]    __GPIO_MODULE_I2CB2_B67
0x2F94     [220]    __GPIO_MODULE_UARTA0_A23
0x3070     [220]    __GPIO_MODULE_UARTA2_B23
0x314C     [220]    __GPIO_MODULE_I2CB1_C1213
0x3228     [220]    __GPIO_MODULE_UARTA1_A1011
0x3304      [96]    __MIKROBUS1_GPIO
0x3364       [4]    ?ICS?lstr3_Click_3D_Hall_3_MSP
0x3368       [4]    ?ICS?lstr4_Click_3D_Hall_3_MSP
0x336C       [4]    ?ICS?lstr5_Click_3D_Hall_3_MSP
0x3370      [32]    ?ICS?lstr2_Click_3D_Hall_3_MSP
0x3390      [29]    ?ICS?lstr1_Click_3D_Hall_3_MSP
0x33AD       [1]    ?ICS__Lib_I2C_MSP__DELAY_RESTART
0x33AE      [72]    __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE
0x33F6      [72]    __Lib_UART_MSP__UART_UCBRSx_TABLE
0x3440       [4]    ?ICS__Lib_I2C_MSP__I2C0_TIMEOUT
0x3444       [4]    ?ICS__Lib_I2C_MSP__I2C1_TIMEOUT
0x3448       [4]    ?ICS__Lib_I2C_MSP__I2C2_TIMEOUT
0x344C       [4]    ?ICS__Lib_I2C_MSP__I2C3_TIMEOUT
0x3450       [4]    ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
0x3454       [4]    ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY
