
---------- Begin Simulation Statistics ----------
final_tick                               1469159557000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61452                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702720                       # Number of bytes of host memory used
host_op_rate                                    61617                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25486.25                       # Real time elapsed on the host
host_tick_rate                               57645177                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566183017                       # Number of instructions simulated
sim_ops                                    1570386784                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.469160                       # Number of seconds simulated
sim_ticks                                1469159557000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.384014                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              192627394                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           225601240                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14749169                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        292845346                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          30204742                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       30844962                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          640220                       # Number of indirect misses.
system.cpu0.branchPred.lookups              379703744                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276437                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100289                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9255193                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025358                       # Number of branches committed
system.cpu0.commit.bw_lim_events             51695723                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309783                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      164017842                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408181306                       # Number of instructions committed
system.cpu0.commit.committedOps            1410284889                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2534494495                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.556436                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.405096                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1904898050     75.16%     75.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    361812342     14.28%     89.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     90506997      3.57%     93.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     76902280      3.03%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31625591      1.25%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8719738      0.34%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5251543      0.21%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3082231      0.12%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     51695723      2.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2534494495                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29097996                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363643194                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423704865                       # Number of loads committed
system.cpu0.commit.membars                    4203749                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203755      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798536879     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621996      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805146     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444355     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410284889                       # Class of committed instruction
system.cpu0.commit.refs                     591249529                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408181306                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410284889                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.077732                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.077732                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            596420005                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5505851                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           189009847                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1594996550                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               841573104                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1104472241                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9272000                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16215480                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9860898                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  379703744                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                284134034                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1698353784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5585664                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1629489990                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           87                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29531974                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129777                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         848478144                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         222832136                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.556934                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2561598248                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.636944                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1385354678     54.08%     54.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               878864391     34.31%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               184681587      7.21%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                86619893      3.38%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12317475      0.48%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10433078      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1221504      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2102421      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2561598248                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      364225801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9389200                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               362204733                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530933                       # Inst execution rate
system.cpu0.iew.exec_refs                   678995202                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 200058358                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              427406753                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            477531149                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106298                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4854284                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           205306691                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1574238882                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            478936844                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8088360                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1553416876                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1676441                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             24041257                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9272000                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             28570356                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1142141                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36473178                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        35980                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17673                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8471613                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     53826284                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     37762018                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17673                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       550366                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8838834                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                683742557                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1538510976                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.846442                       # average fanout of values written-back
system.cpu0.iew.wb_producers                578748374                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525839                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1538665198                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1917785434                       # number of integer regfile reads
system.cpu0.int_regfile_writes              990562122                       # number of integer regfile writes
system.cpu0.ipc                              0.481294                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.481294                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205629      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            860604089     55.11%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12625041      0.81%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673889      0.24%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           482257169     30.88%     87.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          198139368     12.69%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1561505237                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5815950                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003725                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1083432     18.63%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  7922      0.14%     18.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1019235     17.52%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     36.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2931672     50.41%     86.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               773685     13.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1563115502                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5690855119                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1538510925                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1738210013                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1567928540                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1561505237                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310342                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      163953929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           430556                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           559                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38628032                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2561598248                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609582                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.849178                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1448448957     56.54%     56.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          772269562     30.15%     86.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          272514853     10.64%     97.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           44321653      1.73%     99.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15793032      0.62%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3022182      0.12%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3987427      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             891246      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             349336      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2561598248                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533698                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22913826                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11718377                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           477531149                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          205306691                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2925824049                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13783887                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              472360573                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911010357                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              17230600                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               852785002                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              46013084                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                40674                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1966237822                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1589684291                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1028415816                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1101854639                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              62065483                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9272000                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            125156482                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               117405408                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1966237778                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        169552                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5938                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 38492346                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5927                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4057077362                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3175764304                       # The number of ROB writes
system.cpu0.timesIdled                       25857127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.826268                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25125969                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31086390                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2886494                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33451646                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2172721                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2189471                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16750                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42376318                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148208                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100010                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1956434                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34312684                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6341118                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19173386                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158001711                       # Number of instructions committed
system.cpu1.commit.committedOps             160101895                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    586690851                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.272890                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.071665                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    522903935     89.13%     89.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32070814      5.47%     94.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12316016      2.10%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5903482      1.01%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3058349      0.52%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2445994      0.42%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1061708      0.18%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       589435      0.10%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6341118      1.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    586690851                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3695341                       # Number of function calls committed.
system.cpu1.commit.int_insts                152795011                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38886371                       # Number of loads committed
system.cpu1.commit.membars                    4200136                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200136      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98338835     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40986381     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15784197      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160101895                       # Class of committed instruction
system.cpu1.commit.refs                      56770590                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158001711                       # Number of Instructions Simulated
system.cpu1.committedOps                    160101895                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.767897                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.767897                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            451054412                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               946322                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23624077                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             186717216                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                41963117                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 89642112                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1957913                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2363722                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5945227                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42376318                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33485170                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    542454785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               781376                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     193744310                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5775946                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.071181                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45220022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27298690                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.325438                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         590562781                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.331624                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.757252                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               461194290     78.09%     78.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                87244302     14.77%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26545034      4.49%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10382612      1.76%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2315683      0.39%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2185957      0.37%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694453      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     208      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     242      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           590562781                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        4771342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2033012                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37287461                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.292202                       # Inst execution rate
system.cpu1.iew.exec_refs                    61924537                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18482180                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              358754724                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43905212                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100704                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1771269                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19088592                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          179230448                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             43442357                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1636750                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            173958063                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1298859                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9867815                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1957913                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13938421                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       197894                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1584109                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29760                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2046                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3616                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5018841                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1204373                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2046                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       422056                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1610956                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 96479189                       # num instructions consuming a value
system.cpu1.iew.wb_count                    172121475                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.810430                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78189663                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.289117                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     172207041                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               219499425                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116244620                       # number of integer regfile writes
system.cpu1.ipc                              0.265400                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.265400                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200238      2.39%      2.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            107916972     61.46%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265405      0.15%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527022      0.30%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            46216196     26.32%     90.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16468968      9.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             175594813                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4390887                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025006                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 816956     18.61%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5582      0.13%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 442348     10.07%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2460904     56.05%     84.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               665093     15.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             175785446                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         946439637                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    172121463                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        198360652                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 172929396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                175594813                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301052                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19128552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           296371                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           348                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8541822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    590562781                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.297335                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.787765                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          481778279     81.58%     81.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           71692348     12.14%     93.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22322552      3.78%     97.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5835128      0.99%     98.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5841554      0.99%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1119733      0.19%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1216678      0.21%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             565044      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             191465      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      590562781                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.294952                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15321260                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2936619                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43905212                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19088592                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       595334123                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2342969277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              388615158                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107555096                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15924790                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                45942097                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6403630                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                42156                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            233283048                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             184077505                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          124527255                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 90355032                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              40673391                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1957913                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             63664990                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16972159                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       233283036                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27591                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               626                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 32219160                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           626                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   759624793                       # The number of ROB reads
system.cpu1.rob.rob_writes                  362462241                       # The number of ROB writes
system.cpu1.timesIdled                         520453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15406564                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9682383                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            34917336                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              53634                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4209557                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20791568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      41518651                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2768258                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       475265                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     78764255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12962685                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    157528483                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       13437950                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16085508                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5378300                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15348676                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              377                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            267                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4705302                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4705299                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16085511                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           214                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     62309454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               62309454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1674822848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1674822848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              537                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20791671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20791671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20791671                       # Request fanout histogram
system.membus.respLayer1.occupancy       108333299849                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67618464159                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1378389200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   967425249.843987                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3113000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2312644000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1462267611000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6891946000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    251355640                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       251355640                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    251355640                       # number of overall hits
system.cpu0.icache.overall_hits::total      251355640                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32778393                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32778393                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32778393                       # number of overall misses
system.cpu0.icache.overall_misses::total     32778393                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 552069608998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 552069608998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 552069608998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 552069608998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    284134033                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    284134033                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    284134033                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    284134033                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.115362                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.115362                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.115362                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.115362                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16842.485506                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16842.485506                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16842.485506                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16842.485506                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2841                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.760870                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29639960                       # number of writebacks
system.cpu0.icache.writebacks::total         29639960                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3138400                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3138400                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3138400                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3138400                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29639993                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29639993                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29639993                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29639993                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 484437249498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 484437249498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 484437249498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 484437249498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.104317                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.104317                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.104317                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.104317                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16344.040618                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16344.040618                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16344.040618                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16344.040618                       # average overall mshr miss latency
system.cpu0.icache.replacements              29639960                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    251355640                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      251355640                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32778393                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32778393                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 552069608998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 552069608998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    284134033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    284134033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.115362                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.115362                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16842.485506                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16842.485506                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3138400                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3138400                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29639993                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29639993                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 484437249498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 484437249498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.104317                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.104317                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16344.040618                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16344.040618                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          280995432                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29639960                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.480291                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        597908058                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       597908058                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    514095517                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       514095517                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    514095517                       # number of overall hits
system.cpu0.dcache.overall_hits::total      514095517                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     83109570                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      83109570                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     83109570                       # number of overall misses
system.cpu0.dcache.overall_misses::total     83109570                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3038001693245                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3038001693245                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3038001693245                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3038001693245                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    597205087                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    597205087                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    597205087                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    597205087                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139164                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139164                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139164                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139164                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36554.174125                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36554.174125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36554.174125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36554.174125                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     39516260                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       147019                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2549602                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1825                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.498992                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.558356                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     45044316                       # number of writebacks
system.cpu0.dcache.writebacks::total         45044316                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38980372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38980372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38980372                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38980372                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     44129198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     44129198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     44129198                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     44129198                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1080032461324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1080032461324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1080032461324                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1080032461324                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073893                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073893                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073893                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073893                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24474.327889                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24474.327889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24474.327889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24474.327889                       # average overall mshr miss latency
system.cpu0.dcache.replacements              45044316                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    380873178                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      380873178                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     50891414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     50891414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1689616217500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1689616217500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    431764592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    431764592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 33200.418002                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33200.418002                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17528673                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17528673                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     33362741                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     33362741                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 766858428000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 766858428000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.077271                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.077271                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22985.474365                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22985.474365                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133222339                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133222339                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     32218156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     32218156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1348385475745                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1348385475745                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440495                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440495                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.194742                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.194742                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41851.727198                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41851.727198                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     21451699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21451699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10766457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10766457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 313174033324                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 313174033324                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065078                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065078                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29087.937965                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29087.937965                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11528500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11528500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.453438                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.453438                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6451.315053                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6451.315053                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1779                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1779                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002030                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002030                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        44500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        44500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       783000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       783000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.041237                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041237                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4893.750000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4893.750000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       624000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       624000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.041237                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.041237                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3900                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3900                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184306                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184306                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915983                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915983                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92591825000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92591825000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436122                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436122                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101084.654410                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101084.654410                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915983                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915983                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91675842000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91675842000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436122                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436122                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100084.654410                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100084.654410                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          560331239                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         45044878                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.439400                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999512                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1243671304                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1243671304                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27944780                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37674818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              649974                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              504500                       # number of demand (read+write) hits
system.l2.demand_hits::total                 66774072                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27944780                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37674818                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             649974                       # number of overall hits
system.l2.overall_hits::.cpu1.data             504500                       # number of overall hits
system.l2.overall_hits::total                66774072                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1695210                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7368975                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2918370                       # number of demand (read+write) misses
system.l2.demand_misses::total               11986513                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1695210                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7368975                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3958                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2918370                       # number of overall misses
system.l2.overall_misses::total              11986513                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 138873921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 672713042531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    355158498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 314438612111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1126380734640                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 138873921500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 672713042531                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    355158498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 314438612111                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1126380734640                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29639990                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        45043793                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          653932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3422870                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             78760585                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29639990                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       45043793                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         653932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3422870                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            78760585                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.057193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.163596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.006053                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.852609                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.152189                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.057193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.163596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.006053                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.852609                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.152189                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81921.367559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91289.907013                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89731.808489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107744.601305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93970.676429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81921.367559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91289.907013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89731.808489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107744.601305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93970.676429                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             390969                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     12441                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.425850                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8546330                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5378300                       # number of writebacks
system.l2.writebacks::total                   5378300                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         165934                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          19563                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              185525                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        165934                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         19563                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             185525                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1695195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7203041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2898807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11800988                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1695195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7203041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2898807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9144012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20945000                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 121921366001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 589054736938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    315123998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 284148767172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 995439994109                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 121921366001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 589054736938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    315123998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 284148767172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 873155759581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1868595753690                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.057193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.159912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.006033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.846894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.149834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.057193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.159912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.006033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.846894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265933                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71921.735258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81778.617800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79879.340431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98022.658001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84352.258820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71921.735258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81778.617800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79879.340431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98022.658001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95489.349706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89214.406956                       # average overall mshr miss latency
system.l2.replacements                       33507835                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14113243                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14113243                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14113243                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14113243                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     63790696                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         63790696                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     63790696                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     63790696                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9144012                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9144012                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 873155759581                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 873155759581                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95489.349706                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95489.349706                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       418500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       480000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.910112                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         4100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1629000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       305000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1934000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.910112                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20111.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20145.833333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       101500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       221000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20090.909091                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8564586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           202124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8766710                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3119978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1690207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4810185                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 292027356390                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 184159414241                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  476186770631                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11684564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1892331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13576895                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.267017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.354292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93599.171658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108956.722012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98995.521093                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        94696                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11422                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           106118                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3025282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1678785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4704067                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 254175656054                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 166520145275                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 420695801329                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.258913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.346476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84017.177921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99190.870347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89432.357432                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27944780                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        649974                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28594754                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1695210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1699168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 138873921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    355158498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 139229079998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29639990                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       653932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30293922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.057193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.006053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.056089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81921.367559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89731.808489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81939.561008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1695195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3945                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1699140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 121921366001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    315123998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 122236489999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.057193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.006033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.056088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71921.735258                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79879.340431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71940.210930                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29110232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       302376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29412608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      4248997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1228163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5477160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 380685686141                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 130279197870                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 510964884011                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     33359229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1530539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      34889768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.127371                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.802438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.156985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89594.246864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106076.471828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93290.114587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        71238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8141                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        79379                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4177759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1220022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5397781                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 334879080884                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 117628621897                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 452507702781                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.125235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.797119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80157.587090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96415.164560                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83832.171550                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           45                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           30                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                75                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          222                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           93                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             315                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3718943                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1293985                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5012928                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          267                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           390                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.831461                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.756098                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.807692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16751.995495                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13913.817204                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15914.057143                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           71                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          101                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          151                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          214                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3065475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1290484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4355959                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.565543                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.512195                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.548718                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20301.158940                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20483.873016                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20354.948598                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                   165468788                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33508011                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.938186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.279821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.342301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.979754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.135526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.601929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.660599                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.473122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.036598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.187184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.260322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1286828363                       # Number of tag accesses
system.l2.tags.data_accesses               1286828363                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     108492416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     461070976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        252480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     185538048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    575257856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1330611776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    108492416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       252480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     108744896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    344211200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       344211200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1695194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7204234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2899032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8988404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20790809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5378300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5378300                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         73846585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        313833153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           171853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        126288562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    391555739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             905695892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     73846585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       171853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74018438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234291230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234291230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234291230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        73846585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       313833153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          171853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       126288562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    391555739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1139987123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4622507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1695194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6411302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2872781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8896711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006451418250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       282628                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       282628                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36586411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4352511                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    20790810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5378300                       # Number of write requests accepted
system.mem_ctrls.readBursts                  20790810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5378300                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 910877                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                755793                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            790299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            790044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            792006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            877954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3788204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2363742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            857866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            821083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            828057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            817475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           825283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1186474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1343197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1796188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           787451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1214610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            278965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            291694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            288875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           368019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           278119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277203                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 728833662283                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                99399665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1101582406033                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36661.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55411.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14781337                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2501084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              20790810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5378300                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7368741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2612832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1494787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1242595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  966079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  786843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  701107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  637673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  563593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  511610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 558119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 954825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 494876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 325639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 264038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 199538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 134267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  57754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 112634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 221572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 261949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 280459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 283659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 283690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 284693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 287173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 290611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 297447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 292014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 292109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 288880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 282419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 281271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 281969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  27136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7219985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.196205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.669635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.259136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4471659     61.93%     61.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1189961     16.48%     78.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       262298      3.63%     82.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       191120      2.65%     84.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       220449      3.05%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        91098      1.26%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        88483      1.23%     90.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       125394      1.74%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       579523      8.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7219985                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       282628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.339436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.946695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    554.561070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       282623    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-98303            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-221183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        282628                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       282628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           240538     85.11%     85.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4241      1.50%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24319      8.60%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9087      3.22%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2862      1.01%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              980      0.35%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              383      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              143      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               50      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        282628                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1272315712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                58296128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               295838528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1330611840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            344211200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       866.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    905.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1469159535000                       # Total gap between requests
system.mem_ctrls.avgGap                      56140.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    108492416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    410323328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       252480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    183857984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    569389504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    295838528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 73846584.928828120232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 279291194.782051861286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 171853.355748207541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 125145007.650111898780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 387561379.080352663994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201365826.189837038517                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1695194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7204234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2899032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8988405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5378300                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  52255728926                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 298969225547                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    149328103                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 164071148035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 586136975422                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 35795874384954                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30825.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41499.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37852.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56595.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65210.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6655611.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24354825600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12944889210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         62822967900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12486855960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     115973963040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     637409214030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      27391616160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       893384331900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        608.092108                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  64606410905                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  49058360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1355494786095                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27195895860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14454953865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         79119753720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11642473980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     115973963040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     642991379070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22690845600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       914069265135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.171541                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  52085009614                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  49058360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1368016187386                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13778039494.117647                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   67055548446.274002                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        47000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 545753450000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   298026200000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1171133357000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32818860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32818860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32818860                       # number of overall hits
system.cpu1.icache.overall_hits::total       32818860                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       666310                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        666310                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       666310                       # number of overall misses
system.cpu1.icache.overall_misses::total       666310                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9649850500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9649850500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9649850500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9649850500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33485170                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33485170                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33485170                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33485170                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019899                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019899                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019899                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019899                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14482.523900                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14482.523900                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14482.523900                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14482.523900                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       653900                       # number of writebacks
system.cpu1.icache.writebacks::total           653900                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12378                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12378                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12378                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12378                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       653932                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       653932                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       653932                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       653932                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8878409500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8878409500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8878409500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8878409500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019529                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019529                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019529                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019529                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13576.961366                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13576.961366                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13576.961366                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13576.961366                       # average overall mshr miss latency
system.cpu1.icache.replacements                653900                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32818860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32818860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       666310                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       666310                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9649850500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9649850500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33485170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33485170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019899                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019899                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14482.523900                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14482.523900                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12378                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12378                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       653932                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       653932                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8878409500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8878409500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019529                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019529                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13576.961366                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13576.961366                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992144                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32989696                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           653900                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.450674                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359254500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992144                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999755                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999755                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         67624272                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        67624272                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42840492                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42840492                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42840492                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42840492                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13993994                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13993994                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13993994                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13993994                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1340738903680                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1340738903680                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1340738903680                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1340738903680                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56834486                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56834486                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56834486                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56834486                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.246224                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.246224                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.246224                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.246224                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95808.166252                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95808.166252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95808.166252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95808.166252                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13440088                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       147646                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           211728                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1567                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.478085                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    94.222080                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3422725                       # number of writebacks
system.cpu1.dcache.writebacks::total          3422725                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11347858                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11347858                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11347858                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11347858                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2646136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2646136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2646136                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2646136                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 250691487665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 250691487665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 250691487665                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 250691487665                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046559                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046559                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046559                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046559                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94738.701134                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94738.701134                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94738.701134                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94738.701134                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3422725                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33466788                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33466788                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7583945                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7583945                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 623154341500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 623154341500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41050733                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41050733                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184746                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184746                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82167.571297                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82167.571297                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6053091                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6053091                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1530854                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1530854                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 136729186000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 136729186000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89315.627748                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89315.627748                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9373704                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9373704                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6410049                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6410049                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 717584562180                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 717584562180                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15783753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15783753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.406117                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.406117                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111946.813851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111946.813851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5294767                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5294767                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1115282                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1115282                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 113962301665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 113962301665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070660                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070660                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102182.498834                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102182.498834                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6062500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6062500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.301455                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.301455                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41810.344828                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41810.344828                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004158                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004158                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       606000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       606000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.240088                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.240088                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5559.633028                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5559.633028                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       498000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       498000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.240088                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.240088                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4568.807339                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4568.807339                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322384                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322384                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777626                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777626                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77265332500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77265332500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100010                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100010                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370296                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370296                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99360.531284                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99360.531284                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777626                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777626                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76487706500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76487706500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98360.531284                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98360.531284                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.626411                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47585947                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3423631                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.899263                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359266000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.626411                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925825                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925825                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121294524                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121294524                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1469159557000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65184462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19491543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64647656                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28129535                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16714329                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              54                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             382                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            649                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13577643                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13577642                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30293925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     34890538                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          390                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          390                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88919942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    135133854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1961764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10269628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             236285188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3793916736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5765641216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     83701248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    438119104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10081378304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        50224275                       # Total snoops (count)
system.tol2bus.snoopTraffic                 344312128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        128987817                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.129336                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.346378                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              112780275     87.43%     87.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15732276     12.20%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 475265      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          128987817                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       157527277822                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       67573790369                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45129061669                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5138827614                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         982306177                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            81161                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1693859181000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1125457                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708880                       # Number of bytes of host memory used
host_op_rate                                  1128618                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1448.73                       # Real time elapsed on the host
host_tick_rate                              155101409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1630480315                       # Number of instructions simulated
sim_ops                                    1635059466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.224700                       # Number of seconds simulated
sim_ticks                                224699624000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            82.191565                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5164516                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6283511                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           863082                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7712995                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            400808                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         454330                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           53522                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9577821                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        33795                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        106985                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           592069                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6306019                       # Number of branches committed
system.cpu0.commit.bw_lim_events               647975                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         712190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8181492                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27220735                       # Number of instructions committed
system.cpu0.commit.committedOps              27481093                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    114412626                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.240193                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.898335                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    100713779     88.03%     88.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8544736      7.47%     95.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1759464      1.54%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1780202      1.56%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       401439      0.35%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       215690      0.19%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       236570      0.21%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       112771      0.10%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       647975      0.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    114412626                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2296                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              827589                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26643902                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5480721                       # Number of loads committed
system.cpu0.commit.membars                     424925                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       425423      1.55%      1.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16615930     60.46%     62.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         181095      0.66%     62.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           75878      0.28%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           332      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           997      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           166      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          200      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5587320     20.33%     83.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4593151     16.71%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          386      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          199      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27481093                       # Class of committed instruction
system.cpu0.commit.refs                      10181056                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27220735                       # Number of Instructions Simulated
system.cpu0.committedOps                     27481093                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.179294                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.179294                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             63410981                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               273603                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4599097                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              37835735                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31376022                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 19982396                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                612446                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               603921                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               553076                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9577821                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4632220                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     78202067                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               342350                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          613                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43188614                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 424                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1161                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1767252                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.043018                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36847030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5565324                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.193979                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         115934921                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.377988                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.861511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                87334392     75.33%     75.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21088860     18.19%     93.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3380962      2.92%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2000511      1.73%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1462603      1.26%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  333480      0.29%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   94112      0.08%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   32856      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  207145      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           115934921                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1976                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1437                       # number of floating regfile writes
system.cpu0.idleCycles                      106711461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              640436                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7064949                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.148627                       # Inst execution rate
system.cpu0.iew.exec_refs                    13001305                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4975833                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                2023251                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8279556                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            391461                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           196193                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5214792                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35581613                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8025472                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           404590                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33091292                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 14723                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7081455                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                612446                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7084099                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       195425                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94357                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2159                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          671                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           94                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2798835                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       514466                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           671                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       234357                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        406079                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18454484                       # num instructions consuming a value
system.cpu0.iew.wb_count                     31880369                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.736377                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13589460                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.143188                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      31956618                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43050914                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20346424                       # number of integer regfile writes
system.cpu0.ipc                              0.122260                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122260                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           445491      1.33%      1.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19505302     58.23%     59.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              251057      0.75%     60.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                75949      0.23%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                332      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                997      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                166      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               200      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8310873     24.81%     85.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4904885     14.64%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            401      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           210      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33495881                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2339                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4663                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2310                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2354                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     182797                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005457                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  23738     12.99%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    74      0.04%     13.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    117      0.06%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                120938     66.16%     79.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                37915     20.74%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               8      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33230848                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         183170916                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     31878059                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43680447                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34595539                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33495881                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             986074                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8100583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            66098                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        273884                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4375603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    115934921                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.288920                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.717730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           93861809     80.96%     80.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           14986256     12.93%     93.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4160010      3.59%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2024422      1.75%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             597107      0.52%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             164688      0.14%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              95562      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              29437      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15630      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      115934921                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.150444                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           626959                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          151239                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8279556                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5214792                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  22420                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1711                       # number of misc regfile writes
system.cpu0.numCycles                       222646382                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   226752899                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                9255795                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16779270                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                150778                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                32233643                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5149040                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10232                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47242311                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36347127                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23554436                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 19622511                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9197720                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                612446                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14627893                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6775217                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1979                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47240332                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      39582633                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            280402                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2824137                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        286344                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   149253686                       # The number of ROB reads
system.cpu0.rob.rob_writes                   72851595                       # The number of ROB writes
system.cpu0.timesIdled                        1256396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                19862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.059535                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5309945                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7169833                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           596248                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7474842                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            850062                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         959990                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          109928                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9668272                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       113478                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         74765                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           429526                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8518552                       # Number of branches committed
system.cpu1.commit.bw_lim_events               702651                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         407374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1995382                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37076563                       # Number of instructions committed
system.cpu1.commit.committedOps              37191589                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     94334032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.394254                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.069429                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     74994054     79.50%     79.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11752298     12.46%     91.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3296563      3.49%     95.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2189950      2.32%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       754382      0.80%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       313990      0.33%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       243379      0.26%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        86765      0.09%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       702651      0.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     94334032                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     80193                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1502317                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36628458                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6502750                       # Number of loads committed
system.cpu1.commit.membars                     185989                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       204484      0.55%      0.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24087161     64.77%     65.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         211032      0.57%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           67978      0.18%     66.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         12330      0.03%     66.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         36990      0.10%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          6165      0.02%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         6165      0.02%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6565153     17.65%     83.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5975588     16.07%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        12362      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         6181      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37191589                       # Class of committed instruction
system.cpu1.commit.refs                      12559284                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37076563                       # Number of Instructions Simulated
system.cpu1.committedOps                     37191589                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.298355                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.298355                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             17559482                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               168926                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5144903                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40268069                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52793139                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 23863148                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                473861                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               223379                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               237281                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9668272                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5535754                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     38983804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               316759                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         2293                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41910518                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 181                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1281178                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.031424                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55300008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6160007                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.136217                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          94926911                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.444018                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.905217                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                66567176     70.12%     70.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21296818     22.43%     92.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3726617      3.93%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1616825      1.70%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  972116      1.02%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  301109      0.32%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  166059      0.17%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   83124      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  197067      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            94926911                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    67838                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   49352                       # number of floating regfile writes
system.cpu1.idleCycles                      212747584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              451281                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8775585                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.126332                       # Inst execution rate
system.cpu1.iew.exec_refs                    13390217                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6132425                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 269017                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7062824                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            252685                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           243575                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6209031                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39182667                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7257792                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           312629                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38869260                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  1321                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1509746                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                473861                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1511622                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        91704                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          323761                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1635                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          619                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       560074                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       152497                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           619                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       200981                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        250300                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16314561                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38284239                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768127                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12531661                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.124431                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38344025                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50830502                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24201971                       # number of integer regfile writes
system.cpu1.ipc                              0.120506                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.120506                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           248329      0.63%      0.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25084579     64.02%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              212621      0.54%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                68168      0.17%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              12330      0.03%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              36990      0.09%     65.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               6165      0.02%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              6165      0.02%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7412667     18.92%     84.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6075325     15.51%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          12362      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          6188      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39181889                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  80206                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             160406                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        80194                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             80209                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     263745                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006731                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   9545      3.62%      3.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   112      0.04%      3.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3292      1.25%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                173527     65.79%     70.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                77263     29.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39117099                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         173423312                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38204045                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41094146                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38734411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 39181889                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             448256                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1991078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            29284                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         40882                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       787951                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     94926911                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.412758                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.828207                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           68786339     72.46%     72.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18270364     19.25%     91.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4570578      4.81%     96.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2096031      2.21%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             757716      0.80%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             289286      0.30%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             103877      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40040      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12680      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       94926911                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.127349                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           168859                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           78969                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7062824                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6209031                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 136286                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 61650                       # number of misc regfile writes
system.cpu1.numCycles                       307674495                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   141638462                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1819119                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23350697                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 20492                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                53318253                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                715399                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  326                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51580139                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39741536                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25110702                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 23569257                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9206713                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                473861                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10053577                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1760005                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            67839                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51512300                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5692844                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            154737                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1198770                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        154746                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   132408007                       # The number of ROB reads
system.cpu1.rob.rob_writes                   78967048                       # The number of ROB writes
system.cpu1.timesIdled                        2300115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued           877602                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               570446                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1955494                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              27359                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                225862                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4850279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9129965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       745993                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       417139                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5925911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3900104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11875830                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4317243                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4209254                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1066645                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3222944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            96287                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          47743                       # Transaction distribution
system.membus.trans_dist::ReadExReq            485214                       # Transaction distribution
system.membus.trans_dist::ReadExResp           482734                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4209251                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1851                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13821930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13821930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    368552960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               368552960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           116155                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4840346                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4840346    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4840346                       # Request fanout histogram
system.membus.respLayer1.occupancy        24913721132                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14545695572                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   224699624000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   224699624000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13056                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6528                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17368215.916054                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4001524.391547                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6528    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     81373000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6528                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   111319910500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 113379713500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3302264                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3302264                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3302264                       # number of overall hits
system.cpu0.icache.overall_hits::total        3302264                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1329953                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1329953                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1329953                       # number of overall misses
system.cpu0.icache.overall_misses::total      1329953                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  84725705994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  84725705994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  84725705994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  84725705994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4632217                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4632217                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4632217                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4632217                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.287109                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.287109                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.287109                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.287109                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63705.789599                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63705.789599                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63705.789599                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63705.789599                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        19719                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              590                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.422034                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1214051                       # number of writebacks
system.cpu0.icache.writebacks::total          1214051                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       115826                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       115826                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       115826                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       115826                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1214127                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1214127                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1214127                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1214127                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  76991516996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  76991516996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  76991516996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  76991516996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.262105                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.262105                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.262105                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.262105                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63413.067163                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63413.067163                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63413.067163                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63413.067163                       # average overall mshr miss latency
system.cpu0.icache.replacements               1214051                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3302264                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3302264                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1329953                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1329953                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  84725705994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  84725705994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4632217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4632217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.287109                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.287109                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63705.789599                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63705.789599                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       115826                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       115826                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1214127                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1214127                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  76991516996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  76991516996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.262105                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.262105                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63413.067163                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63413.067163                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998212                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4516591                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1214159                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.719934                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998212                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999944                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10478561                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10478561                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7456161                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7456161                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7456161                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7456161                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4076144                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4076144                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4076144                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4076144                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 308056459976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 308056459976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 308056459976                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 308056459976                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11532305                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11532305                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11532305                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11532305                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353454                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353454                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353454                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353454                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75575.460527                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75575.460527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75575.460527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75575.460527                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17963549                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          760                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           265306                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.708793                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.461538                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1384323                       # number of writebacks
system.cpu0.dcache.writebacks::total          1384323                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2576979                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2576979                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2576979                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2576979                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1499165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1499165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1499165                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1499165                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 111786084437                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 111786084437                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 111786084437                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 111786084437                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.129997                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.129997                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.129997                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.129997                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74565.564456                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74565.564456                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74565.564456                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74565.564456                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1384323                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5145537                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5145537                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1953338                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1953338                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 142766102500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 142766102500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7098875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7098875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.275162                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.275162                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73088.273765                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73088.273765                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       889984                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       889984                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1063354                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1063354                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  78257112000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  78257112000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149792                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149792                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 73594.599729                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73594.599729                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2310624                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2310624                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2122806                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2122806                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 165290357476                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 165290357476                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4433430                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4433430                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.478818                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.478818                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77864.090019                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77864.090019                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1686995                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1686995                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       435811                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       435811                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  33528972437                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  33528972437                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.098301                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.098301                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 76934.663047                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76934.663047                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       154798                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       154798                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        22144                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22144                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    960550500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    960550500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       176942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       176942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.125148                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.125148                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43377.461163                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43377.461163                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        18809                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18809                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3335                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3335                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     29443000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     29443000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018848                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018848                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8828.485757                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8828.485757                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       139249                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       139249                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        20375                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        20375                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    146101500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    146101500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       159624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       159624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.127644                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.127644                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7170.625767                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7170.625767                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        20267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        20267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    125856500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    125856500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.126967                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.126967                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6209.922534                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6209.922534                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       637000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       637000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       615000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       615000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        74853                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          74853                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        32132                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        32132                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    531587495                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    531587495                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       106985                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       106985                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.300341                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.300341                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16543.865772                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16543.865772                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        32131                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        32131                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    499446995                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    499446995                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.300332                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.300332                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15544.084996                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15544.084996                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.572227                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9399521                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1476330                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.366816                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.572227                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.986632                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986632                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25428010                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25428010                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              368117                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              302236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              514578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              259515                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1444446                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             368117                       # number of overall hits
system.l2.overall_hits::.cpu0.data             302236                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             514578                       # number of overall hits
system.l2.overall_hits::.cpu1.data             259515                       # number of overall hits
system.l2.overall_hits::total                 1444446                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            845977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1074798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1660751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            716015                       # number of demand (read+write) misses
system.l2.demand_misses::total                4297541                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           845977                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1074798                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1660751                       # number of overall misses
system.l2.overall_misses::.cpu1.data           716015                       # number of overall misses
system.l2.overall_misses::total               4297541                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  70933490486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 105558141491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 132984462991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  66514477548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     375990572516                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  70933490486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 105558141491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 132984462991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  66514477548                       # number of overall miss cycles
system.l2.overall_miss_latency::total    375990572516                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1214094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1377034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2175329                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          975530                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5741987                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1214094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1377034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2175329                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         975530                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5741987                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.696797                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.780517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.763448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.733975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.748441                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.696797                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.780517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.763448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.733975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.748441                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83848.012991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98212.074726                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80074.895629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92895.368879                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87489.699927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83848.012991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98212.074726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80074.895629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92895.368879                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87489.699927                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             244194                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4440                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      54.998649                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    337200                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1066643                       # number of writebacks
system.l2.writebacks::total                   1066643                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           3183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          46604                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1053                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51552                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              102392                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          3183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         46604                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1053                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51552                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             102392                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       842794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1028194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1659698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       664463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4195149                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       842794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1028194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1659698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       664463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       500010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4695159                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  62314436044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  91515344148                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 116331038029                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  55826488171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 325987306392                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  62314436044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  91515344148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 116331038029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  55826488171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  67003535098                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 392990841490                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.694175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.746673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.762964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.681130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.730609                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.694175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.746673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.762964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.681130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.817689                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73937.920825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89005.911480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70091.690192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84017.451944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77705.775502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73937.920825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89005.911480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70091.690192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84017.451944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 134004.390108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83701.284981                       # average overall mshr miss latency
system.l2.replacements                        8581291                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1265299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1265299                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1265301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1265301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      3973418                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3973418                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      3973425                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3973425                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       500010                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         500010                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  67003535098                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  67003535098                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 134004.390108                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 134004.390108                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1502                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             449                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1951                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         16264                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          5268                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              21532                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     40698500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     28969500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     69668000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        17766                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5717                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23483                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.915456                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.921462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.916919                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2502.367191                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5499.145786                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3235.556381                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        16256                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         5266                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         21522                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    329343997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    104904997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    434248994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.915006                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.921112                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.916493                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20259.842335                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19921.191986                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20176.981414                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           182                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           240                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                422                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2187                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         6400                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8587                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2278500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     13923500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16202000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2369                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         6640                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9009                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.923174                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.963855                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.953158                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1041.838134                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2175.546875                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1886.805636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2169                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         6397                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         8566                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     44128491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    128920976                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    173049467                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.915576                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.963404                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.950827                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20345.085754                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20153.349383                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20201.899019                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           106457                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           128620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                235077                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         288638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         279904                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              568542                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  31380430055                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  29401852083                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   60782282138                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       395095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       408524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            803619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.730553                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.685159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.707477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108718.983831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105042.629198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106909.044781                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        43564                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        43406                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            86970                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       245074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       236498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         481572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  25366797664                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  23488755181                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  48855552845                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.620291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.578908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.599254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103506.686405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99319.043633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101450.152511                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        368117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        514578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             882695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       845977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1660751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2506728                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  70933490486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 132984462991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 203917953477                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1214094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2175329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3389423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.696797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.763448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.739574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83848.012991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80074.895629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81348.256962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         3183                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1053                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4236                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       842794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1659698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2502492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  62314436044                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 116331038029                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 178645474073                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.694175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.762964                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.738324                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73937.920825                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70091.690192                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71387.031037                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       195779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       130895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            326674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       786160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       436111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1222271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  74177711436                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  37112625465                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 111290336901                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       981939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       567006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1548945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.800620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.769147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.789099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94354.471655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85099.035486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91052.096385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         3040                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8146                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       783120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       427965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1211085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66148546484                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  32337732990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  98486279474                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.797524                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.754780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.781877                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84467.956998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75561.630016                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81320.699599                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1270                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          112                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1382                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1618                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          301                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1919                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2738729                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1988480                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4727209                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2888                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          413                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3301                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.560249                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.728814                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.581339                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1692.663164                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6606.245847                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2463.371027                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           69                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1579                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          271                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1850                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     30711443                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5525187                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     36236630                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.546745                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.656174                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.560436                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19449.932236                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20388.143911                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19587.367568                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997233                       # Cycle average of tags in use
system.l2.tags.total_refs                    11382152                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8582805                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.326158                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.610146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.411113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.275223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        9.587009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.413216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.700526                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.618909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.100174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.051175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.149797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.037707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.042196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999957                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  96714941                       # Number of tag accesses
system.l2.tags.data_accesses                 96714941                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      53938880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      65834368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     106220672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      42578880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     31714304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          300287104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     53938880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    106220672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     160159552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     68265280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68265280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         842795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1028662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1659698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         665295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       495536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4691986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1066645                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1066645                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        240048822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        292988332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        472722963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        189492440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    141140886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1336393442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    240048822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    472722963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        712771785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303806828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303806828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303806828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       240048822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       292988332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       472722963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       189492440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    141140886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1640200270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1006184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    842791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    929650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1659697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    560494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    494304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000286740500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        61956                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        61956                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8683190                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             949904                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4691985                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1066652                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4691985                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1066652                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 205049                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 60468                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             75555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             84149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            481459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            210759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            310492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            936949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            218401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            435929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            249297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           170359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           410012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           239156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           231242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           166857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           126776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             79493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             83553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             46948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            50024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           129718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            45867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43362                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 120959695231                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22434680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            205089745231                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26958.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45708.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3061730                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  802489                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4691985                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1066652                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2419505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  957258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  331314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  137601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   67160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   52111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   37640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   40000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  72598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 107313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  33276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  29394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  26014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  21859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  51657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     55                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1628901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.825831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.593409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.813044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       813975     49.97%     49.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       413565     25.39%     75.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       123513      7.58%     82.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        78388      4.81%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42795      2.63%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27449      1.69%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13598      0.83%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10226      0.63%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       105392      6.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1628901                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        61956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.421170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.874795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.226873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           8848     14.28%     14.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         16182     26.12%     40.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          7592     12.25%     52.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          5351      8.64%     61.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          4143      6.69%     67.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          3237      5.22%     73.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         2811      4.54%     77.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         2173      3.51%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         1465      2.36%     83.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159         1264      2.04%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175         1540      2.49%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191         1535      2.48%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207         1437      2.32%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223         1300      2.10%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239          964      1.56%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255          671      1.08%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271          440      0.71%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287          335      0.54%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303          226      0.36%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319          171      0.28%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335          112      0.18%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351           82      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367           44      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383           17      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61956                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.225107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            55024     88.81%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1352      2.18%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3861      6.23%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1243      2.01%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              338      0.55%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               95      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               36      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61956                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              287163904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13123136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64396224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               300287040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68265728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1277.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       286.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1336.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    303.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  224699569500                       # Total gap between requests
system.mem_ctrls.avgGap                      39019.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     53938624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     59497600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    106220608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     35871616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     31635456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64396224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 240047682.500794947147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 264787269.960006713867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 472722677.987213730812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 159642527.928751677275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 140789981.918260812759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 286588036.302188038826                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       842795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1028662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1659698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       665295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       495535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1066652                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  27427445297                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  49729315067                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  47829387717                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29236847443                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  50866749707                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5637002526834                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32543.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48343.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28818.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43945.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    102650.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5284762.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5112789780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2717508420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12375355020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2982572280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17737281120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      99394589610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2583948480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       142904044710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        635.978121                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5869631030                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7503080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 211326912970                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6517613340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3464170875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19661368020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2269744740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17737281120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     101258865240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1014032160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       151923075495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        676.116287                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1763938531                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7503080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 215432605469                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24494                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12248                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5786128.469954                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12198883.377073                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12248    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    713506000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12248                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   153831122500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  70868501500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3264773                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3264773                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3264773                       # number of overall hits
system.cpu1.icache.overall_hits::total        3264773                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2270981                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2270981                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2270981                       # number of overall misses
system.cpu1.icache.overall_misses::total      2270981                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 150181870480                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 150181870480                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 150181870480                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 150181870480                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5535754                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5535754                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5535754                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5535754                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.410239                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.410239                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.410239                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.410239                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66130.835300                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66130.835300                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66130.835300                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66130.835300                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       270735                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             2428                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   111.505354                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2175326                       # number of writebacks
system.cpu1.icache.writebacks::total          2175326                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        95648                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        95648                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        95648                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        95648                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2175333                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2175333                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2175333                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2175333                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 142199849482                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 142199849482                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 142199849482                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 142199849482                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.392961                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.392961                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.392961                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.392961                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65369.232886                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65369.232886                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65369.232886                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65369.232886                       # average overall mshr miss latency
system.cpu1.icache.replacements               2175326                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3264773                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3264773                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2270981                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2270981                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 150181870480                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 150181870480                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5535754                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5535754                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.410239                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.410239                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66130.835300                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66130.835300                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        95648                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        95648                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2175333                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2175333                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 142199849482                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 142199849482                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.392961                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.392961                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65369.232886                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65369.232886                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999962                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5923202                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2175365                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.722854                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999962                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13246841                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13246841                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8783623                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8783623                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8783623                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8783623                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3576536                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3576536                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3576536                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3576536                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 243893795712                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 243893795712                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 243893795712                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 243893795712                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12360159                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12360159                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12360159                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12360159                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.289360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.289360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.289360                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.289360                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68192.741723                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68192.741723                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68192.741723                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68192.741723                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10446256                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           25                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           145890                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.603647                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       999258                       # number of writebacks
system.cpu1.dcache.writebacks::total           999258                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2479316                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2479316                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2479316                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2479316                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1097220                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1097220                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1097220                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1097220                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  71984616761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71984616761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  71984616761                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71984616761                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.088771                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.088771                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.088771                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.088771                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65606.365871                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65606.365871                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65606.365871                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65606.365871                       # average overall mshr miss latency
system.cpu1.dcache.replacements                999258                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5219261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5219261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1243443                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1243443                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  71117832500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  71117832500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6462704                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6462704                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192403                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192403                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57194.284338                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57194.284338                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       591788                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       591788                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       651655                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       651655                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  39797981500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  39797981500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.100833                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.100833                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 61072.164719                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61072.164719                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3564362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3564362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2333093                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2333093                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 172775963212                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 172775963212                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5897455                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5897455                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.395610                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.395610                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74054.468987                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74054.468987                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1887528                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1887528                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       445565                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       445565                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32186635261                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32186635261                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.075552                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.075552                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 72237.799785                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72237.799785                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        76662                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        76662                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        28104                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        28104                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    718767500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    718767500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       104766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       104766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.268255                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.268255                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25575.273982                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25575.273982                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        24825                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        24825                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3279                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3279                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     29674500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     29674500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.031298                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.031298                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9049.862763                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9049.862763                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        54875                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        54875                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        28119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        28119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    297975000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    297975000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        82994                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        82994                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.338808                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.338808                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10596.927345                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10596.927345                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        28114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        28114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    270042000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    270042000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.338747                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.338747                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9605.250053                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9605.250053                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4715000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4715000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4534000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4534000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        47000                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          47000                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        27765                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        27765                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    133818500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    133818500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        74765                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        74765                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.371364                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.371364                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4819.683054                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4819.683054                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        27763                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        27763                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    106006500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    106006500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.371337                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.371337                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3818.265317                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3818.265317                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.533937                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10133830                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1088892                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.306552                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.533937                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985436                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985436                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26334229                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26334229                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 224699624000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5111078                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2331944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4507648                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7514651                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           905012                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           97989                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         48178                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         146167                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          203                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           840036                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          840037                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3389459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1721618                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3301                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3642272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4339306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6525988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3143949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17651515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    155401344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    176726592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    278441920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126386176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              736956032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9809310                       # Total snoops (count)
system.tol2bus.snoopTraffic                  81662208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15588251                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.361216                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.533200                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10374977     66.56%     66.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4795844     30.77%     97.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 417406      2.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     24      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15588251                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11712126463                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2252460350                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1823499869                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1667950062                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3263943108                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
