// Seed: 1998229367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6, id_7;
  assign id_5 = 1;
  id_8(
      id_3
  );
  wire id_9;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9, id_10, id_11, id_12;
  wire id_13;
  module_0(
      id_12, id_12, id_8, id_3, id_12
  );
endmodule
