INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/analysis.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'analysis'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/ang_to_iq.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ang_to_iq'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/project_1/awgn_pkg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/awgn.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'awgn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/new/bps.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bps'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/channel.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/communication.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'communication'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/control.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_16QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_16QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_256QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_256QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_64QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_64QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_BPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_BPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_QPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_QPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demodulator.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demodulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/dsp.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/analysis/error_counter.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'error_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/memory_params.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_params'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/memory_results.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_results'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_16QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_16QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_256QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_256QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_64QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_64QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_BPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_BPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_QPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_QPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/modulator.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/project_1/phase_noise_pkg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/phase_noise.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'phase_noise'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/receiver.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/misc/reset_sync.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/rng.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rng'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/rx.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/system.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/transmitter.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transmitter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/tx.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/uart.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/xorshift.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xorshift'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_ber_comparison'
