## microsoft-windows-hal-events.dll

Path: %SystemRoot%\system32\microsoft-windows-hal-events.dll

### 6.1.7600.16385

Message identifier | Message string
--- | ---
0x00000001 | Initialization of the High Precision Event Timer failed due to a BIOS configuration problem.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nContact your system vendor for technical assistance.%nInitialization status: %1.\r\n
0x00000002 | Initialization of the High Precision Event Timer failed due to unsupported hardware.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nInitialization status: %1.\r\n
0x00000003 | Initialization of the High Precision Event Timer failed due to an interrupt configuration problem.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nIt may be possible to address this problem with an updated system BIOS.%nContact your system vendor for technical assistance.%nInitialization status: %1.\r\n
0x00000004 | Due to an unexpected condition, the operating system will use another available platform timer in lieu of the processor's cycle counters.  Status: %1.\r\n
0x0000000b | The High Precision Event Timer failed to deliver message signalled interrupts.  The operating system will fall back to line based interrupts for this timer.%nInitialization status: %1.\r\n
0x0000000c | The platform firmware has corrupted memory across the previous system power transition.  Please check for updated firmware for your system.\r\n
0x50000002 | Error\r\n
0x50000003 | Warning\r\n
0x50000004 | Information\r\n
0x50000005 | Verbose\r\n
0x90000001 | Microsoft-Windows-HAL\r\n
0x90000002 | System\r\n
0x90000003 | Microsoft-Windows-HAL/Debug\r\n
0xb0000005 | Due to an expected condition, the operating system will use another available platform timer in lieu of the processor's cycle counters.  Status: %1.\r\n
0xb0000007 | The processor cycle counter on processor %2 has been probed by processor %1.  A counter delta of %3 was detected.  The approximate communication delay between these processors was detected to be %4.\r\n
0xb0000008 | The processor's cycle counters have been successfully synchronized from processor %1 within acceptable operating thresholds.  The maximum positive delta detected was %3 and the maximum negative delta was %4.  Synchronization executed for %5 microseconds.\r\n
0xb0000009 | The processor cycle counter on processor %2 was synchronized against processor %1 using an adjustment of %4 cycles on attempt %5.  This resulted in a delta of %3 cycles.\r\n
0xb000000a | The synchronization of the processor's cycle counters was not able to synchronize the processors within acceptable operating thresholds.  Status: %1.\r\n

### 6.2.9200.16384

Message identifier | Message string
--- | ---
0x00000001 | Initialization of the High Precision Event Timer failed due to a BIOS configuration problem.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nContact your system vendor for technical assistance.%nInitialization status: %1.\r\n
0x00000002 | Initialization of the High Precision Event Timer failed due to unsupported hardware.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nInitialization status: %1.\r\n
0x00000003 | Initialization of the High Precision Event Timer failed due to an interrupt configuration problem.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nIt may be possible to address this problem with an updated system BIOS.%nContact your system vendor for technical assistance.%nInitialization status: %1.\r\n
0x00000004 | Due to an unexpected condition, the operating system will use another available platform timer in lieu of the processor's cycle counters.  Status: %1.\r\n
0x0000000b | The High Precision Event Timer failed to deliver message signalled interrupts.  The operating system will fall back to line based interrupts for this timer.%nInitialization status: %1.\r\n
0x0000000c | The platform firmware has corrupted memory across the previous system power transition.  Please check for updated firmware for your system.\r\n
0x0000000d | The system has been constrained to a periodic tick due to an override in the boot configuration data store.\r\n
0x0000000e | The system has been constrained to a periodic tick due to legacy hardware.\r\n
0x0000000f | The system has been constrained to a periodic tick by exclusion listed in errata manager.\r\n
0x50000002 | Error\r\n
0x50000003 | Warning\r\n
0x50000004 | Information\r\n
0x50000005 | Verbose\r\n
0x90000001 | Microsoft-Windows-HAL\r\n
0x90000002 | System\r\n
0x90000003 | Microsoft-Windows-HAL/Debug\r\n
0xb0000005 | Due to an expected condition, the operating system will use another available platform timer in lieu of the processor's cycle counters.  Status: %1.\r\n
0xb0000007 | The processor cycle counter on processor %2 has been probed by processor %1.  A counter delta of %3 was detected.  The approximate communication delay between these processors was detected to be %4.\r\n
0xb0000008 | The processor's cycle counters have been successfully synchronized from processor %1 within acceptable operating thresholds.  The maximum positive delta detected was %3 and the maximum negative delta was %4.  Synchronization executed for %5 microseconds.\r\n
0xb0000009 | The processor cycle counter on processor %2 was synchronized against processor %1 using an adjustment of %4 cycles on attempt %5.  This resulted in a delta of %3 cycles.\r\n
0xb000000a | The synchronization of the processor's cycle counters was not able to synchronize the processors within acceptable operating thresholds.  Status: %1.\r\n

### 6.3.9600.16384

Message identifier | Message string
--- | ---
0x00000001 | Initialization of the High Precision Event Timer failed due to a BIOS configuration problem.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nContact your system vendor for technical assistance.%nInitialization status: %1.\r\n
0x00000002 | Initialization of the High Precision Event Timer failed due to unsupported hardware.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nInitialization status: %1.\r\n
0x00000003 | Initialization of the High Precision Event Timer failed due to an interrupt configuration problem.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nIt may be possible to address this problem with an updated system BIOS.%nContact your system vendor for technical assistance.%nInitialization status: %1.\r\n
0x00000004 | Due to an unexpected condition, the operating system will use another available platform timer in lieu of the processor's cycle counters.  Status: %1.\r\n
0x0000000b | The High Precision Event Timer failed to deliver message signalled interrupts.  The operating system will fall back to line based interrupts for this timer.%nInitialization status: %1.\r\n
0x0000000c | The platform firmware has corrupted memory across the previous system power transition.  Please check for updated firmware for your system.\r\n
0x0000000d | The system watchdog timer was triggered.\r\n
0x50000002 | Error\r\n
0x50000003 | Warning\r\n
0x50000004 | Information\r\n
0x50000005 | Verbose\r\n
0x90000001 | Microsoft-Windows-HAL\r\n
0x90000002 | System\r\n
0x90000003 | Microsoft-Windows-HAL/Debug\r\n
0xb0000005 | Due to an expected condition, the operating system will use another available platform timer in lieu of the processor's cycle counters.  Status: %1.\r\n
0xb0000007 | The processor cycle counter on processor %2 has been probed by processor %1.  A counter delta of %3 was detected.  The approximate communication delay between these processors was detected to be %4.\r\n
0xb0000008 | The processor's cycle counters have been successfully synchronized from processor %1 within acceptable operating thresholds.  The maximum positive delta detected was %3 and the maximum negative delta was %4.  Synchronization executed for %5 microseconds.\r\n
0xb0000009 | The processor cycle counter on processor %2 was synchronized against processor %1 using an adjustment of %4 cycles on attempt %5.  This resulted in a delta of %3 cycles.\r\n
0xb000000a | The synchronization of the processor's cycle counters was not able to synchronize the processors within acceptable operating thresholds.  Status: %1.\r\n

### 10.0.10586.0, 10.0.14393.0, 10.0.15063.0, 10.0.16299.15, 10.0.17134.1, 10.0.17763.1, 10.0.18362.1

Message identifier | Message string
--- | ---
0x00000001 | Initialization of the High Precision Event Timer failed due to a BIOS configuration problem.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nContact your system vendor for technical assistance.%nInitialization status: %1.\r\n
0x00000002 | Initialization of the High Precision Event Timer failed due to unsupported hardware.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nInitialization status: %1.\r\n
0x00000003 | Initialization of the High Precision Event Timer failed due to an interrupt configuration problem.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nIt may be possible to address this problem with an updated system BIOS.%nContact your system vendor for technical assistance.%nInitialization status: %1.\r\n
0x00000004 | Due to an unexpected condition, the operating system will use another available platform timer in lieu of the processor's cycle counters.  Status: %1.\r\n
0x0000000b | The High Precision Event Timer failed to deliver message signalled interrupts.  The operating system will fall back to line based interrupts for this timer.%nInitialization status: %1.\r\n
0x0000000c | The platform firmware has corrupted memory across the previous system power transition.  Please check for updated firmware for your system.\r\n
0x0000000d | The system watchdog timer was triggered.\r\n
0x50000002 | Error\r\n
0x50000003 | Warning\r\n
0x50000004 | Information\r\n
0x50000005 | Verbose\r\n
0x90000001 | Microsoft-Windows-HAL\r\n
0x90000002 | System\r\n
0x90000003 | Microsoft-Windows-HAL/Debug\r\n
0xb0000005 | Due to an expected condition, the operating system will use another available platform timer in lieu of the processor's cycle counters.  Status: %1.\r\n
0xb0000007 | The processor cycle counter on processor %2 has been probed by processor %1.  A counter delta of %3 was detected.  The approximate communication delay between these processors was detected to be %4.\r\n
0xb0000008 | The processor's cycle counters have been successfully synchronized from processor %1 within acceptable operating thresholds.  The maximum positive delta detected was %3 and the maximum negative delta was %4.  Synchronization executed for %5 microseconds.\r\n
0xb0000009 | The processor cycle counter on processor %2 was synchronized against processor %1 using an adjustment of %4 cycles on attempt %5.  This resulted in a delta of %3 cycles.\r\n
0xb000000a | The synchronization of the processor's cycle counters was not able to synchronize the processors within acceptable operating thresholds.  Status: %1.\r\n
0xb000000e | The watchdog wake timer was triggered.\r\n

### 10.0.19041.1, 10.0.22000.1

Message identifier | Message string
--- | ---
0x00000001 | Initialization of the High Precision Event Timer failed due to a BIOS configuration problem.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nContact your system vendor for technical assistance.%nInitialization status: %1.\r\n
0x00000002 | Initialization of the High Precision Event Timer failed due to unsupported hardware.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nInitialization status: %1.\r\n
0x00000003 | Initialization of the High Precision Event Timer failed due to an interrupt configuration problem.%nThe operating system will use another available platform timer in lieu of the High Precision Event Timer.%n%nIt may be possible to address this problem with an updated system BIOS.%nContact your system vendor for technical assistance.%nInitialization status: %1.\r\n
0x00000004 | Due to an unexpected condition, the operating system will use another available platform timer in lieu of the processor's cycle counters.  Status: %1.\r\n
0x0000000b | The High Precision Event Timer failed to deliver message signalled interrupts.  The operating system will fall back to line based interrupts for this timer.%nInitialization status: %1.\r\n
0x0000000c | The platform firmware has corrupted memory across the previous system power transition.  Please check for updated firmware for your system.\r\n
0x0000000d | The system watchdog timer was triggered.\r\n
0x0000000f | The iommu has detected an error.\r\n
0x00000010 | The iommu fault reporting has been initialized.\r\n
0x50000002 | Error\r\n
0x50000003 | Warning\r\n
0x50000004 | Information\r\n
0x50000005 | Verbose\r\n
0x90000001 | Microsoft-Windows-HAL\r\n
0x90000002 | System\r\n
0x90000003 | Microsoft-Windows-HAL/Debug\r\n
0xb0000005 | Due to an expected condition, the operating system will use another available platform timer in lieu of the processor's cycle counters.  Status: %1.\r\n
0xb0000007 | The processor cycle counter on processor %2 has been probed by processor %1.  A counter delta of %3 was detected.  The approximate communication delay between these processors was detected to be %4.\r\n
0xb0000008 | The processor's cycle counters have been successfully synchronized from processor %1 within acceptable operating thresholds.  The maximum positive delta detected was %3 and the maximum negative delta was %4.  Synchronization executed for %5 microseconds.\r\n
0xb0000009 | The processor cycle counter on processor %2 was synchronized against processor %1 using an adjustment of %4 cycles on attempt %5.  This resulted in a delta of %3 cycles.\r\n
0xb000000a | The synchronization of the processor's cycle counters was not able to synchronize the processors within acceptable operating thresholds.  Status: %1.\r\n
0xb000000e | The watchdog wake timer was triggered.\r\n
