vhdl work "C:\Users\georgecuris\Desktop\Folders\FPGA\Projects\Current Projects\Systems\OZ-3_System\Gen_Latch_High.vhd"
vhdl work "C:\Users\georgecuris\Desktop\Folders\FPGA\Projects\Current Projects\Systems\OZ-3_System\Output_Port_MUX.vhd"
