# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dpram_interface.srcs/sources_1/new/control_signal_generator.vhd" \
"../../../../dpram_interface.srcs/sim_3/new/control_signal_generator_tb.vhd" \

# Do not sort compile order
nosort
