Timing Analyzer report for IRL_Test
Wed Dec 05 23:45:21 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Auto_Clock'
 13. Slow 1200mV 85C Model Setup: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'
 14. Slow 1200mV 85C Model Setup: 'switch_debouncer:inst3|inst2'
 15. Slow 1200mV 85C Model Hold: 'Auto_Clock'
 16. Slow 1200mV 85C Model Hold: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'
 17. Slow 1200mV 85C Model Hold: 'switch_debouncer:inst3|inst2'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'Auto_Clock'
 26. Slow 1200mV 0C Model Setup: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'
 27. Slow 1200mV 0C Model Setup: 'switch_debouncer:inst3|inst2'
 28. Slow 1200mV 0C Model Hold: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'
 29. Slow 1200mV 0C Model Hold: 'Auto_Clock'
 30. Slow 1200mV 0C Model Hold: 'switch_debouncer:inst3|inst2'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'Auto_Clock'
 38. Fast 1200mV 0C Model Setup: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'
 39. Fast 1200mV 0C Model Setup: 'switch_debouncer:inst3|inst2'
 40. Fast 1200mV 0C Model Hold: 'switch_debouncer:inst3|inst2'
 41. Fast 1200mV 0C Model Hold: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'
 42. Fast 1200mV 0C Model Hold: 'Auto_Clock'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; IRL_Test                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+
; Clock Name                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                    ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+
; Auto_Clock                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Auto_Clock }                                             ;
; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { switch_debouncer:inst3|clock_divider_1024:inst1|inst10 } ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { switch_debouncer:inst3|clock_divider_1024:inst|inst10 }  ;
; switch_debouncer:inst3|inst2                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { switch_debouncer:inst3|inst2 }                           ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 302.85 MHz ; 250.0 MHz       ; Auto_Clock                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 310.56 MHz ; 310.56 MHz      ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ;                                                               ;
; 409.5 MHz  ; 409.5 MHz       ; switch_debouncer:inst3|inst2                          ;                                                               ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Auto_Clock                                            ; -2.302 ; -6.880        ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; -2.220 ; -6.888        ;
; switch_debouncer:inst3|inst2                          ; -1.442 ; -3.089        ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; Auto_Clock                                            ; 0.402 ; 0.000         ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.402 ; 0.000         ;
; switch_debouncer:inst3|inst2                          ; 0.405 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; Auto_Clock                                             ; -3.000 ; -15.850       ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; switch_debouncer:inst3|inst2                           ; -1.285 ; -3.855        ;
; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Auto_Clock'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.302 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 3.219      ;
; -2.292 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 3.209      ;
; -2.162 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 3.079      ;
; -2.023 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 2.940      ;
; -1.923 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 2.840      ;
; -1.886 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 2.803      ;
; -1.803 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 2.720      ;
; -1.595 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; 0.500        ; 2.963      ; 5.278      ;
; -1.532 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 2.449      ;
; -1.384 ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 2.301      ;
; -0.939 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.856      ;
; -0.929 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.846      ;
; -0.903 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; 1.000        ; 2.963      ; 5.086      ;
; -0.818 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.735      ;
; -0.799 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.716      ;
; -0.660 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.577      ;
; -0.635 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.552      ;
; -0.578 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.495      ;
; -0.578 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.495      ;
; -0.578 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.495      ;
; -0.577 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.494      ;
; -0.568 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.485      ;
; -0.568 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.485      ;
; -0.568 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.485      ;
; -0.568 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.485      ;
; -0.567 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.484      ;
; -0.560 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.477      ;
; -0.546 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.463      ;
; -0.523 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.440      ;
; -0.440 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.357      ;
; -0.438 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.355      ;
; -0.438 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.355      ;
; -0.438 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.355      ;
; -0.437 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.354      ;
; -0.410 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.327      ;
; -0.344 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.261      ;
; -0.334 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.251      ;
; -0.321 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.238      ;
; -0.299 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.216      ;
; -0.299 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.216      ;
; -0.299 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.216      ;
; -0.298 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.215      ;
; -0.242 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.159      ;
; -0.196 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.113      ;
; -0.193 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.110      ;
; -0.137 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 1.054      ;
; -0.056 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 0.973      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.081     ; 0.765      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.220 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.137      ;
; -2.212 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.129      ;
; -2.084 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.001      ;
; -1.935 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.852      ;
; -1.861 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.778      ;
; -1.835 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.752      ;
; -1.719 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.636      ;
; -1.616 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.533      ;
; -1.599 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.516      ;
; -1.117 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.500        ; 2.707      ; 4.564      ;
; -0.919 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.836      ;
; -0.911 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.828      ;
; -0.797 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.714      ;
; -0.783 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.700      ;
; -0.736 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.653      ;
; -0.732 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.649      ;
; -0.731 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.648      ;
; -0.731 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.648      ;
; -0.728 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.645      ;
; -0.724 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.641      ;
; -0.723 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.640      ;
; -0.723 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.640      ;
; -0.665 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.582      ;
; -0.661 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; 2.707      ; 4.608      ;
; -0.634 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.551      ;
; -0.600 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.517      ;
; -0.596 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.513      ;
; -0.595 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.512      ;
; -0.595 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.512      ;
; -0.560 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.477      ;
; -0.534 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.451      ;
; -0.534 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.451      ;
; -0.451 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.368      ;
; -0.447 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.364      ;
; -0.446 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.363      ;
; -0.446 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.363      ;
; -0.418 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.335      ;
; -0.343 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.260      ;
; -0.342 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.259      ;
; -0.283 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.200      ;
; -0.197 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.114      ;
; -0.194 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.111      ;
; -0.186 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.103      ;
; -0.168 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.085      ;
; -0.069 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.986      ;
; -0.063 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.980      ;
; -0.061 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.978      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'switch_debouncer:inst3|inst2'                                                                                                     ;
+--------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.442 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.078     ; 2.362      ;
; -1.442 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.078     ; 2.362      ;
; -1.127 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.078     ; 2.047      ;
; -1.127 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.078     ; 2.047      ;
; -1.051 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.078     ; 1.971      ;
; -1.051 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.078     ; 1.971      ;
; -0.205 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.078     ; 1.125      ;
; 0.110  ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.078     ; 0.810      ;
; 0.186  ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.078     ; 0.734      ;
+--------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Auto_Clock'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.674      ;
; 0.609 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.876      ;
; 0.658 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.925      ;
; 0.661 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.928      ;
; 0.664 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 0.931      ;
; 0.815 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.082      ;
; 0.816 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.083      ;
; 0.816 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.083      ;
; 0.816 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.083      ;
; 0.817 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.084      ;
; 0.824 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.091      ;
; 0.828 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.095      ;
; 0.839 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.106      ;
; 0.839 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.106      ;
; 0.917 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.184      ;
; 0.918 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.185      ;
; 0.918 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.185      ;
; 0.919 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.186      ;
; 0.923 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.190      ;
; 0.992 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.259      ;
; 1.005 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.272      ;
; 1.024 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.291      ;
; 1.025 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.292      ;
; 1.025 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.292      ;
; 1.026 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.293      ;
; 1.028 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.295      ;
; 1.029 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.296      ;
; 1.029 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.296      ;
; 1.030 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.297      ;
; 1.049 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.316      ;
; 1.094 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.361      ;
; 1.159 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.426      ;
; 1.167 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.434      ;
; 1.204 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; 0.000        ; 3.076      ; 4.728      ;
; 1.269 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.536      ;
; 1.294 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.561      ;
; 1.376 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.643      ;
; 1.380 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 1.647      ;
; 1.744 ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 2.011      ;
; 1.835 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; -0.500       ; 3.076      ; 4.859      ;
; 1.896 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 2.163      ;
; 2.125 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 2.392      ;
; 2.194 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 2.461      ;
; 2.207 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 2.474      ;
; 2.369 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 2.636      ;
; 2.471 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 2.738      ;
; 2.578 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 2.845      ;
; 2.582 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.081      ; 2.849      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.615 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.882      ;
; 0.617 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.884      ;
; 0.626 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.893      ;
; 0.644 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.911      ;
; 0.656 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.923      ;
; 0.659 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.926      ;
; 0.662 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.929      ;
; 0.826 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.093      ;
; 0.842 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.109      ;
; 0.842 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.109      ;
; 0.903 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.170      ;
; 0.982 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.249      ;
; 0.982 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.249      ;
; 0.983 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.250      ;
; 0.987 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.254      ;
; 0.999 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.266      ;
; 1.004 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.271      ;
; 1.006 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 2.840      ; 4.274      ;
; 1.044 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.311      ;
; 1.097 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.364      ;
; 1.097 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.364      ;
; 1.098 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.365      ;
; 1.102 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.369      ;
; 1.150 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.417      ;
; 1.176 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.443      ;
; 1.201 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.468      ;
; 1.201 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.468      ;
; 1.202 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.469      ;
; 1.206 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.473      ;
; 1.207 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.474      ;
; 1.207 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.474      ;
; 1.208 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.475      ;
; 1.212 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.479      ;
; 1.265 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.532      ;
; 1.279 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.546      ;
; 1.369 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.636      ;
; 1.375 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.642      ;
; 1.499 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; -0.500       ; 2.840      ; 4.267      ;
; 1.963 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.230      ;
; 1.969 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.236      ;
; 2.016 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.283      ;
; 2.112 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.379      ;
; 2.117 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.384      ;
; 2.263 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.530      ;
; 2.378 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.645      ;
; 2.482 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.749      ;
; 2.488 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.755      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'switch_debouncer:inst3|inst2'                                                                                                     ;
+-------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.405 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.078      ; 0.674      ;
; 0.452 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.078      ; 0.716      ;
; 0.671 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.078      ; 0.935      ;
; 0.878 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.078      ; 1.142      ;
; 0.881 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.078      ; 1.145      ;
; 0.882 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.078      ; 1.146      ;
; 1.982 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.078      ; 2.246      ;
+-------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 331.46 MHz ; 250.0 MHz       ; Auto_Clock                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 338.07 MHz ; 338.07 MHz      ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ;                                                               ;
; 449.64 MHz ; 437.64 MHz      ; switch_debouncer:inst3|inst2                          ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Auto_Clock                                            ; -2.017 ; -5.343        ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; -1.958 ; -5.381        ;
; switch_debouncer:inst3|inst2                          ; -1.224 ; -2.532        ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.353 ; 0.000         ;
; Auto_Clock                                            ; 0.354 ; 0.000         ;
; switch_debouncer:inst3|inst2                          ; 0.355 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; Auto_Clock                                             ; -3.000 ; -15.850       ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; switch_debouncer:inst3|inst2                           ; -1.285 ; -3.855        ;
; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Auto_Clock'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.017 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 2.944      ;
; -2.008 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 2.935      ;
; -1.898 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 2.825      ;
; -1.771 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 2.698      ;
; -1.679 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 2.606      ;
; -1.643 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 2.570      ;
; -1.576 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 2.503      ;
; -1.348 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; 0.500        ; 2.692      ; 4.742      ;
; -1.326 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 2.253      ;
; -1.175 ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 2.102      ;
; -0.847 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; 1.000        ; 2.692      ; 4.741      ;
; -0.744 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.671      ;
; -0.735 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.662      ;
; -0.637 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.564      ;
; -0.625 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.552      ;
; -0.498 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.425      ;
; -0.481 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.408      ;
; -0.447 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.374      ;
; -0.420 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.347      ;
; -0.420 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.347      ;
; -0.420 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.347      ;
; -0.419 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.346      ;
; -0.411 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.338      ;
; -0.411 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.338      ;
; -0.411 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.338      ;
; -0.410 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.337      ;
; -0.406 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.333      ;
; -0.399 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.326      ;
; -0.370 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.297      ;
; -0.303 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.230      ;
; -0.301 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.228      ;
; -0.301 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.228      ;
; -0.301 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.228      ;
; -0.300 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.227      ;
; -0.258 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.185      ;
; -0.205 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.132      ;
; -0.196 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.123      ;
; -0.185 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.112      ;
; -0.174 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.101      ;
; -0.174 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.101      ;
; -0.174 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.101      ;
; -0.173 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.100      ;
; -0.143 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.070      ;
; -0.078 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.005      ;
; -0.075 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 1.002      ;
; -0.025 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.952      ;
; 0.051  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.876      ;
; 0.244  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.072     ; 0.683      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.958 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.884      ;
; -1.950 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.876      ;
; -1.842 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.768      ;
; -1.705 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.631      ;
; -1.634 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.560      ;
; -1.610 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.536      ;
; -1.512 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.438      ;
; -1.407 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.333      ;
; -1.392 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.318      ;
; -1.027 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.500        ; 2.426      ; 4.175      ;
; -0.730 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.656      ;
; -0.722 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.648      ;
; -0.660 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; 2.426      ; 4.308      ;
; -0.619 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.545      ;
; -0.614 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.540      ;
; -0.558 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.484      ;
; -0.553 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.479      ;
; -0.553 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.479      ;
; -0.552 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.478      ;
; -0.550 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.476      ;
; -0.545 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.471      ;
; -0.545 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.471      ;
; -0.544 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.470      ;
; -0.512 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.438      ;
; -0.477 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.403      ;
; -0.442 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.368      ;
; -0.437 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.363      ;
; -0.437 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.363      ;
; -0.436 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.362      ;
; -0.406 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.332      ;
; -0.387 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.313      ;
; -0.382 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.308      ;
; -0.305 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.231      ;
; -0.300 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.226      ;
; -0.300 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.226      ;
; -0.299 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.225      ;
; -0.284 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.210      ;
; -0.206 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.132      ;
; -0.205 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.131      ;
; -0.152 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.078      ;
; -0.080 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.006      ;
; -0.077 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.003      ;
; -0.069 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.995      ;
; -0.053 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.979      ;
; 0.036  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.890      ;
; 0.041  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.885      ;
; 0.043  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.883      ;
; 0.243  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'switch_debouncer:inst3|inst2'                                                                                                      ;
+--------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.224 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.071     ; 2.152      ;
; -1.224 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.071     ; 2.152      ;
; -0.941 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.071     ; 1.869      ;
; -0.941 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.071     ; 1.869      ;
; -0.865 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.071     ; 1.793      ;
; -0.865 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.071     ; 1.793      ;
; -0.084 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.071     ; 1.012      ;
; 0.199  ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.071     ; 0.729      ;
; 0.269  ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.071     ; 0.659      ;
+--------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.353 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.608      ;
; 0.570 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.814      ;
; 0.572 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.816      ;
; 0.580 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.824      ;
; 0.589 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.833      ;
; 0.600 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.844      ;
; 0.602 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.846      ;
; 0.605 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.849      ;
; 0.769 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.013      ;
; 0.780 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.024      ;
; 0.780 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.024      ;
; 0.823 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.067      ;
; 0.905 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.149      ;
; 0.906 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.150      ;
; 0.906 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.150      ;
; 0.909 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.153      ;
; 0.911 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.155      ;
; 0.914 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.158      ;
; 0.937 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.181      ;
; 0.982 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 2.546      ; 3.922      ;
; 1.009 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.253      ;
; 1.009 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.253      ;
; 1.010 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.254      ;
; 1.014 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.258      ;
; 1.056 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.300      ;
; 1.060 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.304      ;
; 1.101 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.345      ;
; 1.101 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.345      ;
; 1.102 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.346      ;
; 1.106 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.350      ;
; 1.108 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.352      ;
; 1.108 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.352      ;
; 1.109 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.353      ;
; 1.113 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.357      ;
; 1.156 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.400      ;
; 1.159 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.403      ;
; 1.251 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.495      ;
; 1.258 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.502      ;
; 1.386 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; -0.500       ; 2.546      ; 3.826      ;
; 1.766 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.010      ;
; 1.774 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.018      ;
; 1.809 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.053      ;
; 1.895 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.139      ;
; 1.900 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.144      ;
; 2.042 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.286      ;
; 2.145 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.389      ;
; 2.237 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.481      ;
; 2.244 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.488      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Auto_Clock'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.608      ;
; 0.562 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.805      ;
; 0.602 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.845      ;
; 0.605 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.848      ;
; 0.609 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.852      ;
; 0.729 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.972      ;
; 0.745 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.988      ;
; 0.746 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.989      ;
; 0.747 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.990      ;
; 0.747 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 0.990      ;
; 0.765 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.008      ;
; 0.767 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.010      ;
; 0.779 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.022      ;
; 0.779 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.022      ;
; 0.836 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.079      ;
; 0.837 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.080      ;
; 0.838 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.081      ;
; 0.838 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.081      ;
; 0.843 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.086      ;
; 0.904 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.147      ;
; 0.915 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.158      ;
; 0.931 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.174      ;
; 0.932 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.175      ;
; 0.933 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.176      ;
; 0.933 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.176      ;
; 0.936 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.179      ;
; 0.937 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.180      ;
; 0.938 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.181      ;
; 0.938 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.181      ;
; 0.945 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.188      ;
; 1.001 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.244      ;
; 1.042 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.285      ;
; 1.071 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.314      ;
; 1.160 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; 0.000        ; 2.792      ; 4.366      ;
; 1.162 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.405      ;
; 1.171 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.414      ;
; 1.257 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.500      ;
; 1.262 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.505      ;
; 1.564 ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.807      ;
; 1.650 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; -0.500       ; 2.792      ; 4.356      ;
; 1.704 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 1.947      ;
; 1.916 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 2.159      ;
; 1.977 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 2.220      ;
; 1.988 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 2.231      ;
; 2.144 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 2.387      ;
; 2.235 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 2.478      ;
; 2.330 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 2.573      ;
; 2.335 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.072      ; 2.578      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'switch_debouncer:inst3|inst2'                                                                                                      ;
+-------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.355 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.071      ; 0.608      ;
; 0.415 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.071      ; 0.657      ;
; 0.614 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.071      ; 0.856      ;
; 0.812 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.071      ; 1.054      ;
; 0.814 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.071      ; 1.056      ;
; 0.815 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.071      ; 1.057      ;
; 1.817 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.071      ; 2.059      ;
+-------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Auto_Clock                                            ; -0.669 ; -0.669        ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; -0.576 ; -0.576        ;
; switch_debouncer:inst3|inst2                          ; -0.180 ; -0.360        ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; switch_debouncer:inst3|inst2                          ; 0.179 ; 0.000         ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.181 ; 0.000         ;
; Auto_Clock                                            ; 0.182 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; Auto_Clock                                             ; -3.000 ; -13.620       ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; -1.000 ; -10.000       ;
; switch_debouncer:inst3|inst2                           ; -1.000 ; -3.000        ;
; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; -1.000 ; -1.000        ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Auto_Clock'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.669 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; 0.500        ; 1.585      ; 2.836      ;
; -0.649 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 1.595      ;
; -0.645 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 1.591      ;
; -0.571 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 1.517      ;
; -0.511 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 1.457      ;
; -0.467 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 1.413      ;
; -0.449 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 1.395      ;
; -0.396 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 1.342      ;
; -0.252 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 1.198      ;
; -0.199 ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 1.145      ;
; 0.054  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.892      ;
; 0.058  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.888      ;
; 0.123  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.823      ;
; 0.129  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; 1.000        ; 1.585      ; 2.538      ;
; 0.132  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.814      ;
; 0.192  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.754      ;
; 0.217  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.729      ;
; 0.227  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.719      ;
; 0.227  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.719      ;
; 0.228  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.718      ;
; 0.229  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.717      ;
; 0.230  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.716      ;
; 0.231  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.715      ;
; 0.231  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.715      ;
; 0.232  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.714      ;
; 0.234  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.712      ;
; 0.236  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.710      ;
; 0.254  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.692      ;
; 0.263  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.683      ;
; 0.304  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.642      ;
; 0.305  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.641      ;
; 0.305  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.641      ;
; 0.306  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.640      ;
; 0.307  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.639      ;
; 0.308  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.638      ;
; 0.335  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.611      ;
; 0.342  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.604      ;
; 0.349  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.597      ;
; 0.365  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.581      ;
; 0.365  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.581      ;
; 0.366  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.580      ;
; 0.368  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.578      ;
; 0.386  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.560      ;
; 0.411  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.535      ;
; 0.415  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.531      ;
; 0.447  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.499      ;
; 0.481  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.465      ;
; 0.587  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 1.000        ; -0.041     ; 0.359      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.576 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.521      ;
; -0.575 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.520      ;
; -0.503 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.448      ;
; -0.438 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.383      ;
; -0.403 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.348      ;
; -0.392 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.337      ;
; -0.388 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.500        ; 1.430      ; 2.420      ;
; -0.325 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.270      ;
; -0.289 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.234      ;
; -0.281 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.226      ;
; 0.063  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.882      ;
; 0.064  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.881      ;
; 0.133  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.812      ;
; 0.136  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.809      ;
; 0.141  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.804      ;
; 0.142  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.803      ;
; 0.146  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.799      ;
; 0.146  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.799      ;
; 0.147  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.798      ;
; 0.147  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.798      ;
; 0.147  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.798      ;
; 0.148  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.797      ;
; 0.201  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.744      ;
; 0.208  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.737      ;
; 0.214  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.731      ;
; 0.219  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.726      ;
; 0.219  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.726      ;
; 0.220  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.725      ;
; 0.236  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.709      ;
; 0.247  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.698      ;
; 0.267  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.678      ;
; 0.279  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.666      ;
; 0.284  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.661      ;
; 0.284  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.661      ;
; 0.285  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.660      ;
; 0.299  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; 1.430      ; 2.233      ;
; 0.314  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.631      ;
; 0.335  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.610      ;
; 0.335  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.610      ;
; 0.366  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.579      ;
; 0.409  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.536      ;
; 0.415  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.530      ;
; 0.417  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.528      ;
; 0.427  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.518      ;
; 0.471  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.474      ;
; 0.472  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.473      ;
; 0.474  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.471      ;
; 0.586  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'switch_debouncer:inst3|inst2'                                                                                                      ;
+--------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.180 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.044     ; 1.123      ;
; -0.180 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.044     ; 1.123      ;
; -0.020 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.044     ; 0.963      ;
; -0.020 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.044     ; 0.963      ;
; 0.014  ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.044     ; 0.929      ;
; 0.014  ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.044     ; 0.929      ;
; 0.399  ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.044     ; 0.544      ;
; 0.559  ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.044     ; 0.384      ;
; 0.593  ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 1.000        ; -0.044     ; 0.350      ;
+--------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'switch_debouncer:inst3|inst2'                                                                                                      ;
+-------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.179 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.044      ; 0.314      ;
; 0.197 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.044      ; 0.325      ;
; 0.310 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst9 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.044      ; 0.438      ;
; 0.394 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.044      ; 0.522      ;
; 0.397 ; IRL_Machine:inst|inst9 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.044      ; 0.525      ;
; 0.398 ; IRL_Machine:inst|inst7 ; IRL_Machine:inst|inst8 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.044      ; 0.526      ;
; 0.932 ; IRL_Machine:inst|inst8 ; IRL_Machine:inst|inst7 ; switch_debouncer:inst3|inst2 ; switch_debouncer:inst3|inst2 ; 0.000        ; 0.044      ; 1.060      ;
+-------+------------------------+------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'switch_debouncer:inst3|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.181 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.272 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.398      ;
; 0.274 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.400      ;
; 0.277 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.403      ;
; 0.293 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.419      ;
; 0.301 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.428      ;
; 0.306 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.432      ;
; 0.343 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 1.501      ; 2.043      ;
; 0.368 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.494      ;
; 0.377 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.503      ;
; 0.377 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.503      ;
; 0.408 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.534      ;
; 0.439 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.565      ;
; 0.439 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.565      ;
; 0.440 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.566      ;
; 0.444 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.570      ;
; 0.455 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.581      ;
; 0.460 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.586      ;
; 0.493 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.619      ;
; 0.493 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.619      ;
; 0.494 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.620      ;
; 0.497 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.623      ;
; 0.498 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.624      ;
; 0.516 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.642      ;
; 0.543 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.669      ;
; 0.543 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.669      ;
; 0.544 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.670      ;
; 0.546 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.672      ;
; 0.546 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.672      ;
; 0.547 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.673      ;
; 0.548 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.674      ;
; 0.551 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.677      ;
; 0.553 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.679      ;
; 0.570 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.696      ;
; 0.604 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.730      ;
; 0.620 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.746      ;
; 0.623 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.749      ;
; 0.876 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.002      ;
; 0.879 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.005      ;
; 0.927 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.053      ;
; 0.974 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.100      ;
; 0.979 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.105      ;
; 1.004 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; -0.500       ; 1.501      ; 2.204      ;
; 1.035 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.161      ;
; 1.089 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.215      ;
; 1.139 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.265      ;
; 1.142 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.268      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Auto_Clock'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.182 ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.314      ;
; 0.271 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.396      ;
; 0.301 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.426      ;
; 0.303 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.428      ;
; 0.306 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.431      ;
; 0.353 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.478      ;
; 0.367 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.492      ;
; 0.367 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.492      ;
; 0.368 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.493      ;
; 0.369 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.494      ;
; 0.372 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.497      ;
; 0.378 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.503      ;
; 0.378 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.503      ;
; 0.415 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.540      ;
; 0.415 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.540      ;
; 0.416 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.541      ;
; 0.417 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.542      ;
; 0.419 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.544      ;
; 0.428 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; 0.000        ; 1.646      ; 2.293      ;
; 0.453 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.578      ;
; 0.463 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.588      ;
; 0.468 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.593      ;
; 0.468 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.593      ;
; 0.469 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.594      ;
; 0.469 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.594      ;
; 0.469 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.594      ;
; 0.470 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.595      ;
; 0.470 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.595      ;
; 0.471 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.596      ;
; 0.483 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.608      ;
; 0.503 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.628      ;
; 0.523 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.648      ;
; 0.535 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.660      ;
; 0.571 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.696      ;
; 0.613 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.738      ;
; 0.624 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.749      ;
; 0.625 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.750      ;
; 0.810 ; switch_debouncer:inst3|clock_divider_1024:inst|inst9  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.935      ;
; 0.865 ; switch_debouncer:inst3|clock_divider_1024:inst|inst8  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 0.990      ;
; 0.982 ; switch_debouncer:inst3|clock_divider_1024:inst|inst6  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 1.107      ;
; 1.016 ; switch_debouncer:inst3|clock_divider_1024:inst|inst7  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 1.141      ;
; 1.026 ; switch_debouncer:inst3|clock_divider_1024:inst|inst5  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 1.151      ;
; 1.086 ; switch_debouncer:inst3|clock_divider_1024:inst|inst3  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 1.211      ;
; 1.134 ; switch_debouncer:inst3|clock_divider_1024:inst|inst4  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 1.259      ;
; 1.187 ; switch_debouncer:inst3|clock_divider_1024:inst|inst2  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 1.312      ;
; 1.188 ; switch_debouncer:inst3|clock_divider_1024:inst|inst1  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock                                            ; Auto_Clock  ; 0.000        ; 0.041      ; 1.313      ;
; 1.217 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; Auto_Clock  ; -0.500       ; 1.646      ; 2.582      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -2.302  ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  Auto_Clock                                             ; -2.302  ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; N/A     ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; -2.220  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  switch_debouncer:inst3|inst2                           ; -1.442  ; 0.179 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                         ; -16.857 ; 0.0   ; 0.0      ; 0.0     ; -33.84              ;
;  Auto_Clock                                             ; -6.880  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; N/A     ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; -6.888  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  switch_debouncer:inst3|inst2                           ; -3.089  ; 0.000 ; N/A      ; N/A     ; -3.855              ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Loaded        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Valid   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Register[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Register[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Register[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Register[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; In[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; In[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; In[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; In[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Move                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Auto_Clock              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Loaded        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Input_Valid   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Out0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Out0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Out0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Out0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Register[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Register[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Register[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Register[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Loaded        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Input_Valid   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Out0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Out0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Out0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Out0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Register[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Register[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Register[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Register[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Loaded        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Input_Valid   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Out0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Out0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Out0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Out0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Register[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Register[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Register[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Register[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                            ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; Auto_Clock                                             ; Auto_Clock                                            ; 54       ; 0        ; 0        ; 0        ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; Auto_Clock                                            ; 1        ; 1        ; 0        ; 0        ;
; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1        ; 1        ; 0        ; 0        ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 54       ; 0        ; 0        ; 0        ;
; switch_debouncer:inst3|inst2                           ; switch_debouncer:inst3|inst2                          ; 0        ; 0        ; 0        ; 14       ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                             ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; Auto_Clock                                             ; Auto_Clock                                            ; 54       ; 0        ; 0        ; 0        ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; Auto_Clock                                            ; 1        ; 1        ; 0        ; 0        ;
; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 1        ; 1        ; 0        ; 0        ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10 ; 54       ; 0        ; 0        ; 0        ;
; switch_debouncer:inst3|inst2                           ; switch_debouncer:inst3|inst2                          ; 0        ; 0        ; 0        ; 14       ;
+--------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 48    ; 48   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                 ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+
; Target                                                 ; Clock                                                  ; Type ; Status      ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+
; Auto_Clock                                             ; Auto_Clock                                             ; Base ; Constrained ;
; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; switch_debouncer:inst3|clock_divider_1024:inst1|inst10 ; Base ; Constrained ;
; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; switch_debouncer:inst3|clock_divider_1024:inst|inst10  ; Base ; Constrained ;
; switch_debouncer:inst3|inst2                           ; switch_debouncer:inst3|inst2                           ; Base ; Constrained ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Clock      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Move       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Input_Valid ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Loaded      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Clock      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Move       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Input_Valid ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Loaded      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Dec 05 23:45:12 2018
Info: Command: quartus_sta IRL_Test -c IRL_Test
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'IRL_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name switch_debouncer:inst3|inst2 switch_debouncer:inst3|inst2
    Info (332105): create_clock -period 1.000 -name switch_debouncer:inst3|clock_divider_1024:inst1|inst10 switch_debouncer:inst3|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name switch_debouncer:inst3|clock_divider_1024:inst|inst10 switch_debouncer:inst3|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name Auto_Clock Auto_Clock
Warning (332125): Found combinational loop of 4 nodes File: U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/Input_Logic_IRL.v Line: 5
    Warning (332126): Node "inst|inst|X[2]~3|combout"
    Warning (332126): Node "inst|inst|X[2]~2|datad"
    Warning (332126): Node "inst|inst|X[2]~2|combout"
    Warning (332126): Node "inst|inst|X[2]~3|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.302              -6.880 Auto_Clock 
    Info (332119):    -2.220              -6.888 switch_debouncer:inst3|clock_divider_1024:inst|inst10 
    Info (332119):    -1.442              -3.089 switch_debouncer:inst3|inst2 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 Auto_Clock 
    Info (332119):     0.402               0.000 switch_debouncer:inst3|clock_divider_1024:inst|inst10 
    Info (332119):     0.405               0.000 switch_debouncer:inst3|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Auto_Clock 
    Info (332119):    -1.285             -12.850 switch_debouncer:inst3|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -3.855 switch_debouncer:inst3|inst2 
    Info (332119):    -1.285              -1.285 switch_debouncer:inst3|clock_divider_1024:inst1|inst10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.017              -5.343 Auto_Clock 
    Info (332119):    -1.958              -5.381 switch_debouncer:inst3|clock_divider_1024:inst|inst10 
    Info (332119):    -1.224              -2.532 switch_debouncer:inst3|inst2 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 switch_debouncer:inst3|clock_divider_1024:inst|inst10 
    Info (332119):     0.354               0.000 Auto_Clock 
    Info (332119):     0.355               0.000 switch_debouncer:inst3|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Auto_Clock 
    Info (332119):    -1.285             -12.850 switch_debouncer:inst3|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -3.855 switch_debouncer:inst3|inst2 
    Info (332119):    -1.285              -1.285 switch_debouncer:inst3|clock_divider_1024:inst1|inst10 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.669              -0.669 Auto_Clock 
    Info (332119):    -0.576              -0.576 switch_debouncer:inst3|clock_divider_1024:inst|inst10 
    Info (332119):    -0.180              -0.360 switch_debouncer:inst3|inst2 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 switch_debouncer:inst3|inst2 
    Info (332119):     0.181               0.000 switch_debouncer:inst3|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 Auto_Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.620 Auto_Clock 
    Info (332119):    -1.000             -10.000 switch_debouncer:inst3|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -3.000 switch_debouncer:inst3|inst2 
    Info (332119):    -1.000              -1.000 switch_debouncer:inst3|clock_divider_1024:inst1|inst10 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 731 megabytes
    Info: Processing ended: Wed Dec 05 23:45:21 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:02


