// Seed: 2053271207
module module_0 (
    output wor id_0,
    input wor id_1,
    output tri1 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri1 id_6
);
  assign id_2 = id_5;
  parameter id_8 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd44
) (
    output tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 _id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wor id_6,
    input wor id_7,
    input uwire id_8,
    input wand id_9,
    input tri1 id_10,
    output wire id_11,
    output supply0 id_12,
    output tri0 id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_12,
      id_5,
      id_9,
      id_4
  );
  logic [-1 : 1] id_16;
  ;
  logic [(  id_3  ) : -1] id_17;
endmodule
