// Seed: 3309173836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4,
    input wor id_5,
    input wand id_6,
    input wire id_7,
    input wire id_8,
    input wire id_9,
    inout uwire id_10,
    output tri1 id_11,
    input wire id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri id_15,
    input supply1 id_16,
    input wor id_17
);
  logic id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
  assign id_4 = id_2;
endmodule
