/*
 * HEADER: TODO
 *
 */
package chisel4ml

/**
 * An object extending App to generate the Verilog code.
 */
object Main {
    def main(args: Array[String]): Unit = {
        println("asd")
    }
}

