#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x59f43f8a10d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59f43f863d20 .scope module, "testbench" "testbench" 3 319;
 .timescale 0 0;
v0x59f43f8cbaf0_0 .var "address", 4 0;
v0x59f43f8cbc00_0 .var "clk", 0 0;
v0x59f43f8cbca0_0 .net "instruction_binary_line", 31 0, v0x59f43f8ca370_0;  1 drivers
v0x59f43f8cbd70_0 .net "out_reg", 31 0, v0x59f43f89f4c0_0;  1 drivers
RS_0x73c88c1b0018 .resolv tri, v0x59f43f8c9700_0, v0x59f43f8cb570_0;
v0x59f43f8cbe40_0 .net8 "program_counter", 4 0, RS_0x73c88c1b0018;  2 drivers
v0x59f43f8cbee0_0 .net "res_reg", 31 0, v0x59f43f8c9aa0_0;  1 drivers
v0x59f43f8cbfa0_0 .var "reset", 0 0;
v0x59f43f8cc040_0 .var "write_enable", 0 0;
S_0x59f43f864400 .scope module, "regfile" "general_purpose_register" 3 330, 3 1 0, S_0x59f43f863d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 32 "data";
    .port_info 5 /OUTPUT 32 "out_register";
v0x59f43f8a06f0_0 .net8 "address", 4 0, RS_0x73c88c1b0018;  alias, 2 drivers
v0x59f43f8a0790_0 .net "clk", 0 0, v0x59f43f8cbc00_0;  1 drivers
v0x59f43f8a9d10_0 .net "data", 31 0, v0x59f43f8ca370_0;  alias, 1 drivers
v0x59f43f89f4c0_0 .var "out_register", 31 0;
v0x59f43f864f10_0 .var "register", 31 0;
v0x59f43f864fb0_0 .net "reset", 0 0, v0x59f43f8cbfa0_0;  1 drivers
v0x59f43f8c7a50_0 .net "write_enable", 0 0, v0x59f43f8cc040_0;  1 drivers
E_0x59f43f8861f0 .event posedge, v0x59f43f864fb0_0, v0x59f43f8a0790_0;
S_0x59f43f8c7bd0 .scope module, "uurt" "decode" 3 338, 3 181 0, S_0x59f43f863d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_binary_line";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 5 "program_counter";
    .port_info 5 /OUTPUT 32 "res_reg";
L_0x59f43f8642e0 .functor BUFZ 32, v0x59f43f8c9dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x73c88c1b06a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x59f43f863180 .functor BUFZ 32, o0x73c88c1b06a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59f43f8c92a0_0 .net "clk", 0 0, v0x59f43f8cbc00_0;  alias, 1 drivers
v0x59f43f8c9340_0 .var "ins_mem", 31 0;
v0x59f43f8c9420_0 .var "ins_value", 4 0;
v0x59f43f8c9510_0 .var "ins_value_1", 4 0;
v0x59f43f8c95f0_0 .net "instruction_binary_line", 31 0, v0x59f43f8ca370_0;  alias, 1 drivers
v0x59f43f8c9700_0 .var "program_counter", 4 0;
v0x59f43f8c9810_0 .net "reg_out", 31 0, v0x59f43f8c8310_0;  1 drivers
v0x59f43f8c98d0_0 .var "register_called", 4 0;
v0x59f43f8c99c0_0 .var "register_to_fill", 4 0;
v0x59f43f8c9aa0_0 .var "res_reg", 31 0;
v0x59f43f8c9b80_0 .net "reset", 0 0, v0x59f43f8cbfa0_0;  alias, 1 drivers
v0x59f43f8c9c20_0 .net "temp_fill_reg", 31 0, o0x73c88c1b06a8;  0 drivers
RS_0x73c88c1b04f8 .resolv tri, v0x59f43f8c9160_0, L_0x59f43f863180;
v0x59f43f8c9d00_0 .net8 "temp_fill_wire", 31 0, RS_0x73c88c1b04f8;  2 drivers
v0x59f43f8c9dc0_0 .var "temp_out_reg", 31 0;
RS_0x73c88c1b0438 .resolv tri, v0x59f43f8c8bc0_0, L_0x59f43f8642e0;
v0x59f43f8c9e80_0 .net8 "temp_out_wire", 31 0, RS_0x73c88c1b0438;  2 drivers
v0x59f43f8c9f40_0 .net "write_enable", 0 0, v0x59f43f8cc040_0;  alias, 1 drivers
S_0x59f43f8c7e70 .scope module, "regfile" "general_purpose_register" 3 193, 3 1 0, S_0x59f43f8c7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 32 "data";
    .port_info 5 /OUTPUT 32 "out_register";
v0x59f43f8c80f0_0 .net8 "address", 4 0, RS_0x73c88c1b0018;  alias, 2 drivers
v0x59f43f8c81d0_0 .net "clk", 0 0, v0x59f43f8cbc00_0;  alias, 1 drivers
v0x59f43f8c8270_0 .net "data", 31 0, v0x59f43f8ca370_0;  alias, 1 drivers
v0x59f43f8c8310_0 .var "out_register", 31 0;
v0x59f43f8c83b0_0 .var "register", 31 0;
v0x59f43f8c84c0_0 .net "reset", 0 0, v0x59f43f8cbfa0_0;  alias, 1 drivers
v0x59f43f8c8560_0 .net "write_enable", 0 0, v0x59f43f8cc040_0;  alias, 1 drivers
S_0x59f43f8c8680 .scope module, "regr" "register_call" 3 223, 3 77 0, S_0x59f43f8c7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "call_register";
    .port_info 2 /OUTPUT 32 "risc_register";
v0x59f43f8c8910_0 .net "call_register", 4 0, v0x59f43f8c98d0_0;  1 drivers
v0x59f43f8c8a10_0 .net "clk", 0 0, v0x59f43f8cbc00_0;  alias, 1 drivers
v0x59f43f8c8b20 .array "register_collection", 31 0, 31 0;
v0x59f43f8c8bc0_0 .var "risc_register", 31 0;
E_0x59f43f8849b0 .event posedge, v0x59f43f8a0790_0;
S_0x59f43f8c8d00 .scope module, "regri" "register_call" 3 228, 3 77 0, S_0x59f43f8c7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "call_register";
    .port_info 2 /OUTPUT 32 "risc_register";
v0x59f43f8c8f30_0 .net "call_register", 4 0, v0x59f43f8c98d0_0;  alias, 1 drivers
v0x59f43f8c8ff0_0 .net "clk", 0 0, v0x59f43f8cbc00_0;  alias, 1 drivers
v0x59f43f8c9090 .array "register_collection", 31 0, 31 0;
v0x59f43f8c9160_0 .var "risc_register", 31 0;
S_0x59f43f8ca0d0 .scope module, "uut" "read_instructions" 3 329, 3 23 0, S_0x59f43f863d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "instruction_binary";
v0x59f43f8ca2b0_0 .net "clk", 0 0, v0x59f43f8cbc00_0;  alias, 1 drivers
v0x59f43f8ca370_0 .var "instruction_binary", 31 0;
v0x59f43f8ca430 .array "instructions", 4 0, 31 0;
v0x59f43f8ca4d0_0 .var/i "scanned", 31 0;
S_0x59f43f8ca610 .scope module, "uuto" "shift_to_general" 3 334, 3 42 0, S_0x59f43f863d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_binary_line";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 5 "program_counter";
    .port_info 6 /OUTPUT 32 "out_reg";
v0x59f43f8cb250_0 .net "address", 4 0, v0x59f43f8cbaf0_0;  1 drivers
v0x59f43f8cb350_0 .net "clk", 0 0, v0x59f43f8cbc00_0;  alias, 1 drivers
v0x59f43f8cb410_0 .net "instruction_binary_line", 31 0, v0x59f43f8ca370_0;  alias, 1 drivers
v0x59f43f8cb4b0_0 .var "out_reg", 31 0;
v0x59f43f8cb570_0 .var "program_counter", 4 0;
v0x59f43f8cb710_0 .net "reg_out", 31 0, v0x59f43f8cae70_0;  1 drivers
v0x59f43f8cb7d0_0 .net "reset", 0 0, v0x59f43f8cbfa0_0;  alias, 1 drivers
v0x59f43f8cb900_0 .net "write_enable", 0 0, v0x59f43f8cc040_0;  alias, 1 drivers
S_0x59f43f8ca8e0 .scope module, "regfile" "general_purpose_register" 3 52, 3 1 0, S_0x59f43f8ca610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 32 "data";
    .port_info 5 /OUTPUT 32 "out_register";
v0x59f43f8caba0_0 .net8 "address", 4 0, RS_0x73c88c1b0018;  alias, 2 drivers
v0x59f43f8cac80_0 .net "clk", 0 0, v0x59f43f8cbc00_0;  alias, 1 drivers
v0x59f43f8cad40_0 .net "data", 31 0, v0x59f43f8ca370_0;  alias, 1 drivers
v0x59f43f8cae70_0 .var "out_register", 31 0;
v0x59f43f8caf30_0 .var "register", 31 0;
v0x59f43f8cb010_0 .net "reset", 0 0, v0x59f43f8cbfa0_0;  alias, 1 drivers
v0x59f43f8cb0b0_0 .net "write_enable", 0 0, v0x59f43f8cc040_0;  alias, 1 drivers
    .scope S_0x59f43f8ca0d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f43f8ca4d0_0, 0, 32;
    %vpi_call/w 3 31 "$readmemb", "/home/chiranjeet/instructions.txt", v0x59f43f8ca430 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x59f43f8ca0d0;
T_1 ;
    %wait E_0x59f43f8849b0;
    %load/vec4 v0x59f43f8ca4d0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %ix/getv/s 4, v0x59f43f8ca4d0_0;
    %load/vec4a v0x59f43f8ca430, 4;
    %assign/vec4 v0x59f43f8ca370_0, 0;
    %load/vec4 v0x59f43f8ca4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59f43f8ca4d0_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59f43f864400;
T_2 ;
    %wait E_0x59f43f8861f0;
    %load/vec4 v0x59f43f864fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f43f864f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f43f89f4c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x59f43f8c7a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x59f43f8a9d10_0;
    %assign/vec4 v0x59f43f864f10_0, 0;
    %load/vec4 v0x59f43f864f10_0;
    %assign/vec4 v0x59f43f89f4c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x59f43f8ca8e0;
T_3 ;
    %wait E_0x59f43f8861f0;
    %load/vec4 v0x59f43f8cb010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f43f8caf30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f43f8cae70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x59f43f8cb0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x59f43f8cad40_0;
    %assign/vec4 v0x59f43f8caf30_0, 0;
    %load/vec4 v0x59f43f8caf30_0;
    %assign/vec4 v0x59f43f8cae70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59f43f8ca610;
T_4 ;
    %wait E_0x59f43f8861f0;
    %load/vec4 v0x59f43f8cb7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f43f8cb570_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x59f43f8cb250_0;
    %assign/vec4 v0x59f43f8cb570_0, 0;
    %load/vec4 v0x59f43f8cb570_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x59f43f8cb570_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x59f43f8ca610;
T_5 ;
    %wait E_0x59f43f8861f0;
    %load/vec4 v0x59f43f8cb7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f43f8cb4b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x59f43f8cb710_0;
    %assign/vec4 v0x59f43f8cb4b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59f43f8c7e70;
T_6 ;
    %wait E_0x59f43f8861f0;
    %load/vec4 v0x59f43f8c84c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f43f8c83b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f43f8c8310_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x59f43f8c8560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x59f43f8c8270_0;
    %assign/vec4 v0x59f43f8c83b0_0, 0;
    %load/vec4 v0x59f43f8c83b0_0;
    %assign/vec4 v0x59f43f8c8310_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59f43f8c8680;
T_7 ;
    %wait E_0x59f43f8849b0;
    %load/vec4 v0x59f43f8c8910_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %jmp T_7.32;
T_7.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.5 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.7 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.8 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.9 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.10 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.11 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.12 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.13 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.14 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.15 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.16 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.17 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.18 ;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.19 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.20 ;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.21 ;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.22 ;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.23 ;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.24 ;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.25 ;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.26 ;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.27 ;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.28 ;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.29 ;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.30 ;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c8b20, 4;
    %assign/vec4 v0x59f43f8c8bc0_0, 0;
    %jmp T_7.32;
T_7.32 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x59f43f8c8d00;
T_8 ;
    %wait E_0x59f43f8849b0;
    %load/vec4 v0x59f43f8c8f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %jmp T_8.32;
T_8.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.5 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.7 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.8 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.9 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.10 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.11 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.12 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.13 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.14 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.15 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.16 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.17 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.18 ;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.19 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.20 ;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.21 ;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.22 ;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.23 ;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.24 ;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.25 ;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.26 ;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.27 ;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.28 ;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.29 ;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.30 ;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.31 ;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59f43f8c9090, 4;
    %assign/vec4 v0x59f43f8c9160_0, 0;
    %jmp T_8.32;
T_8.32 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x59f43f8c7bd0;
T_9 ;
    %wait E_0x59f43f8861f0;
    %load/vec4 v0x59f43f8c9b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f43f8c98d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x59f43f8c9810_0;
    %parti/s 5, 27, 6;
    %assign/vec4 v0x59f43f8c98d0_0, 0;
    %load/vec4 v0x59f43f8c9810_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x59f43f8c99c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x59f43f8c7bd0;
T_10 ;
    %wait E_0x59f43f8849b0;
    %load/vec4 v0x59f43f8c9810_0;
    %assign/vec4 v0x59f43f8c9340_0, 0;
    %vpi_call/w 3 239 "$display", "ins_mem[31:15] = %b", &PV<v0x59f43f8c9340_0, 15, 17> {0 0 0};
    %vpi_call/w 3 240 "$display", "ins_mem = %b", v0x59f43f8c9340_0 {0 0 0};
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 17, 15, 5;
    %dup/vec4;
    %pushi/vec4 65706, 0, 17;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 66389, 0, 17;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 66779, 0, 17;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 67583, 0, 17;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 68476, 0, 17;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 68476, 0, 17;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 71338, 0, 17;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 69121, 0, 17;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 70011, 0, 17;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 70390, 0, 17;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 71031, 0, 17;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %load/vec4 v0x59f43f8c9810_0;
    %store/vec4 v0x59f43f8c9dc0_0, 0, 32;
    %vpi_call/w 3 307 "$display", "Used default case" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %jmp T_10.12;
T_10.0 ;
    %load/vec4 v0x59f43f8c9c20_0;
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %vpi_call/w 3 244 "$display", "Used register copy replace operation" {0 0 0};
    %jmp T_10.12;
T_10.1 ;
    %load/vec4 v0x59f43f8c9dc0_0;
    %assign/vec4 v0x59f43f8c9340_0, 0;
    %vpi_call/w 3 249 "$display", "Used empty register filling operation" {0 0 0};
    %jmp T_10.12;
T_10.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %vpi_call/w 3 253 "$display", "Used empty operation" {0 0 0};
    %jmp T_10.12;
T_10.3 ;
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x59f43f8c9420_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x59f43f8c9420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %vpi_call/w 3 258 "$display", "Used value to register direct operation" {0 0 0};
    %jmp T_10.12;
T_10.4 ;
    %load/vec4 v0x59f43f8c9dc0_0;
    %load/vec4 v0x59f43f8c9c20_0;
    %add;
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %vpi_call/w 3 262 "$display", "Used addition" {0 0 0};
    %jmp T_10.12;
T_10.5 ;
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x59f43f8c9420_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x59f43f8c9420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %vpi_call/w 3 267 "$display", "Used explicit register initialisation operation" {0 0 0};
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x59f43f8c9420_0, 0;
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 5, 17, 6;
    %assign/vec4 v0x59f43f8c9510_0, 0;
    %load/vec4 v0x59f43f8c9510_0;
    %load/vec4 v0x59f43f8c9420_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.13, 5;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x59f43f8c9420_0;
    %load/vec4 v0x59f43f8c9510_0;
    %sub;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0x59f43f8c9420_0;
    %load/vec4 v0x59f43f8c9510_0;
    %sub;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
T_10.14 ;
    %vpi_call/w 3 279 "$display", "Used substraction operation" {0 0 0};
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x59f43f8c9420_0, 0;
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 5, 17, 6;
    %assign/vec4 v0x59f43f8c9510_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x59f43f8c9420_0;
    %load/vec4 v0x59f43f8c9510_0;
    %div;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %vpi_call/w 3 286 "$display", "Used division operation" {0 0 0};
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x59f43f8c9420_0, 0;
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 5, 17, 6;
    %assign/vec4 v0x59f43f8c9510_0, 0;
    %load/vec4 v0x59f43f8c9420_0;
    %pad/u 32;
    %load/vec4 v0x59f43f8c9510_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %vpi_call/w 3 293 "$display", "Used multiplication operation" {0 0 0};
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x59f43f8c9420_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x59f43f8c9420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %vpi_call/w 3 298 "$display", "Used left shift" {0 0 0};
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v0x59f43f8c9340_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x59f43f8c9420_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x59f43f8c9420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59f43f8c9dc0_0, 0;
    %vpi_call/w 3 303 "$display", "Used right shift" {0 0 0};
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %load/vec4 v0x59f43f8c9dc0_0;
    %assign/vec4 v0x59f43f8c9aa0_0, 0;
    %vpi_call/w 3 312 "$display", "result_reg" {0 0 0};
    %vpi_call/w 3 313 "$display", "%b", v0x59f43f8c9aa0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x59f43f863d20;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x59f43f8cbc00_0;
    %inv;
    %store/vec4 v0x59f43f8cbc00_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x59f43f863d20;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f43f8cbc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f43f8cbfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f43f8cc040_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f43f8cbfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f43f8cc040_0, 0, 1;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x59f43f8cbaf0_0, 0, 5;
    %delay 100, 0;
    %vpi_call/w 3 354 "$stop" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "fetch,shift,decode,execute.sv";
