// Seed: 3816312971
module module_0 (
    output logic id_0
    , id_5,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4
);
  assign id_5[1] = id_3 ? 1 : id_1[""];
  logic id_6;
  type_12(
      1'b0, 1
  );
  logic id_7;
endmodule
