// Seed: 2206347151
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3
    , id_14,
    input uwire id_4,
    output uwire id_5,
    output supply0 id_6,
    output tri id_7,
    output uwire id_8,
    output tri id_9,
    output wand id_10,
    output wire id_11,
    input wor id_12
);
  assign id_10 = 1;
  module_0(
      id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14
  );
  wire id_15;
endmodule
