Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/christoph/Documents/reconos_zynq/reconos_zynq/designs/zynq_linux_zedboard_minimal_14.6/etc/system.filters
Done writing Tab View settings to:
	/home/christoph/Documents/reconos_zynq/reconos_zynq/designs/zynq_linux_zedboard_minimal_14.6/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/christoph/Documents/reconos_zynq/reconos_zynq/designs/zynq_linux_zedboa
   rd_c_minimal_14.6/system.mhs line 52 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/christoph/Documents/reconos_zynq/reconos_zynq/designs/zynq_linux_zedboa
   rd_c_minimal_14.6/system.mhs line 52 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hwt - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_acp - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hwt - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_acp - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

XPS% =====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/christoph/Documents/reconos_zynq/reconos_zynq/designs/zynq_linux_zedboa
   rd_c_minimal_14.6/system.mhs line 52 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/christoph/Documents/reconos_zynq/reconos_zynq/designs/zynq_linux_zedboa
   rd_c_minimal_14.6/system.mhs line 52 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hwt - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_acp - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hwt - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_acp - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

XPS% XPS Commands:
  --- Syntax ---                 - Args -  --- Description ---
  xload new|xmp|mhs         filename   Read MHS/XMP file

  save  xmp|make|proj                  Write XMP/Make/All file(s)

  run   option                             
        netlist|bits                       Generate netlist/bitstream
                                           initialization
        init_bram|ace                      Update bitstream/Generate ace
        download                           Download bitstream
        simmodel|sim                       Generate sim models, Run simulator
        exporttosdk                        Export files to SDK
        netlistclean|bitsclean             Delete netlist/bit, ncd files
        hwclean                            Delete implementation dir
        simclean                           Delete simulation directory
        clean                              Delete all generated files/dirs
        resync                             Reload MHS
        makeiplocal [options]              Make an IP local to the project
        drc                                Performs design rule check

  xset/xget  option           [xset arg]   Assign/Read Values
        arch                       value   Target Architecture
        dev|package|speedgrade     value   Target Device/Package/SpeedGrade
        hier                   [top|sub]   Design Hierarchy(Def: Toplevel)
        searchpath                 [dir]   EDK Module SearchPath
        global_searchpath          [dir]   Global Searchpath for EDK Projects
        hdl               [vhdl|verilog]   HDL Language (Def:vhdl)
        simulator                          Hardware Simulator
          [mgm|questa|ies|isim|vcs|none]   
        simulator_path             [dir]   Path to the simulator
        sim_x_lib             <lib_path>   Simulation Library Path
                                           (Stored in registry, not in XMP)
        sim_model                          Simulation Model
          [structural|behavioral|timing]   
        mix_lang_sim        [true|false]   Mix Language Simulation
        gen_sim_tb          [true|false]   Generate Simulation Testbench
        proc_insts                         Processor instance names
        user_make_file        <makefile>   User Make File
        ucf_file               <ucffile>   UCF File Location
        xdc_file               <xdcfile>   XDC File Location
        enable_par_timing_error   [0, 1]   Enable PAR timing error, if set to 1
                                            is instantiated in ISE ProjNav. 
        sdk_export_bmm_bit        [0, 1]   Export bmm and bit files for SDK,if 1
        sdk_export_dir        <dir_path>   Directory to export SDK files. 
                                            Default is projdir/sdk 
        parallel_synthesis            [yes|no]   Enables parallel synthesis
feature. 
                                             Default is no. 
        external_mem_sim          [0, 1]   Enables external memory simulation,
                                             if set to 1. Default is 0. 
   xget hasbram                   [0, 1]   Returns 1 if exists bram block.
   xget is_external_mem_present   [0, 1]   Returns 1 if memory controller 
                                           present into system.

  xget  sim_elf|imp_elf                    Read Simulation/Implementation Elf 
                                            files associated with the processors
                                            (to xset use add_elf, 'help elf')

  exit                                     Close project and exit XPS

  help                                     Display XPS Help
  help elf                                 Display Elf Help
  help advanced                            Display advance commands
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/christoph/Documents/reconos_zynq/reconos_zynq/designs/zynq_linux_zedboa
   rd_c_minimal_14.6/system.mhs line 52 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/christoph/Documents/reconos_zynq/reconos_zynq/designs/zynq_linux_zedboa
   rd_c_minimal_14.6/system.mhs line 52 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hwt - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_acp - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hwt - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_acp - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

XPS% 