0.6
2018.2
Jul 26 2018
19:36:16
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sim_1/new/sim_encryption.v,1553639066,verilog,,,,sim_encryption,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/ip/Ciphertext_RAM/sim/Ciphertext_RAM.v,1552467831,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/ip/Plaintext_ROM/sim/Plaintext_ROM.v,,Ciphertext_RAM,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/ip/Plaintext_ROM/sim/Plaintext_ROM.v,1553638804,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/C_RAM_control.v,,Plaintext_ROM,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/C_RAM_control.v,1553572645,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v,,C_RAM_control,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v,1552551927,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v,,PushButton_Left,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v,1553640150,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Up.v,,PushButton_Right,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Up.v,1552551930,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/Top.v,,PushButton_Up,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/Top.v,1553639349,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/clk_divider.v,,Top,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/clk_divider.v,1552203117,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/display_control.v,,clk_divider,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/display_control.v,1552549874,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v,,display_control,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v,1552467582,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/sevensegment.v,,encrpytion,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/sevensegment.v,1552193146,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/transmitter.v,,Digit;sevensegment,,,,,,,,
C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/transmitter.v,1553592364,verilog,,C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sim_1/new/sim_encryption.v,,transmitter,,,,,,,,
