
####################################################################################
# Generated by Vivado 2015.1_sda built on 'Fri Sep 18 18:00:59 MDT 2015' by 'xbuild'
####################################################################################



####################################################################################
# Constraints from file : 'pcie3_7x_0-PCIE_X0Y2.xdc'
####################################################################################

##-----------------------------------------------------------------------------
##
## (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
##
## Project    : Virtex-7 FPGA Gen3 Integrated Block for PCI Express
## File       : pcie3_7x_0-PCIE_X0Y2.xdc
## Version    : 4.0
#
###############################################################################
# User Time Names / User Time Groups / Time Specs
###############################################################################

###############################################################################
# User Physical Constraints
###############################################################################


###############################################################################
# Pinout and Related I/O Constraints
###############################################################################
#
# Transceiver instance placement.  This constraint selects the
# transceivers to be used, which also dictates the pinout for the
# transmit and receive differential pairs.  Please refer to the
# Virtex-7 GT Transceiver User Guide (UG) for more information.
#
###############################################################################

create_clock -period 6.400 -name xgemac_clk_156 [get_ports xphy_refclk_p]
set_property PACKAGE_PIN T6 [get_ports xphy_refclk_p]

# PCIe Lane 0
set_property BEL GTHE2_CHANNEL [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property LOC GTHE2_CHANNEL_X1Y35 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i}]
# PCIe Lane 1
set_property BEL GTHE2_CHANNEL [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property LOC GTHE2_CHANNEL_X1Y34 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i}]
# PCIe Lane 2
set_property BEL GTHE2_CHANNEL [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property LOC GTHE2_CHANNEL_X1Y33 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i}]
# PCIe Lane 3
set_property BEL GTHE2_CHANNEL [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property LOC GTHE2_CHANNEL_X1Y32 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i}]
# PCIe Lane 4
set_property BEL GTHE2_CHANNEL [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property LOC GTHE2_CHANNEL_X1Y31 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i}]
# PCIe Lane 5
set_property BEL GTHE2_CHANNEL [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property LOC GTHE2_CHANNEL_X1Y30 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i}]
# PCIe Lane 6
set_property BEL GTHE2_CHANNEL [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property LOC GTHE2_CHANNEL_X1Y29 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i}]
# PCIe Lane 7
set_property BEL GTHE2_CHANNEL [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property LOC GTHE2_CHANNEL_X1Y28 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i}]
###############################################################################
#
# PCI Express Block placement. This constraint selects the PCI Express
# Block to be used.
#
###############################################################################
set_property BEL PCIE_3_0 [get_cells OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i]
set_property LOC PCIE3_X0Y2 [get_cells OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i]
###############################################################################
#
# Buffer (BRAM) Placement Constraints
#
###############################################################################
# Replay Buffer RAMB Placement
set_property LOC RAMB36_X12Y83 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer}]
set_property LOC RAMB36_X12Y84 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer}]

# Non-Posted Request Buffer RAMB Placement
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo}]
set_property LOC RAMB18_X12Y150 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo}]
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo}]
set_property LOC RAMB18_X12Y151 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo}]
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo}]
set_property LOC RAMB18_X12Y152 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo}]
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo}]
set_property LOC RAMB18_X12Y153 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo}]

# Completion Buffer RAMB Placement
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo}]
set_property LOC RAMB18_X12Y156 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo}]
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo}]
set_property LOC RAMB18_X12Y157 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo}]
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo}]
set_property LOC RAMB18_X12Y158 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo}]
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo}]
set_property LOC RAMB18_X12Y159 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo}]
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo}]
set_property LOC RAMB18_X12Y160 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo}]
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo}]
set_property LOC RAMB18_X12Y161 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo}]
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo}]
set_property LOC RAMB18_X12Y162 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo}]
set_property BEL RAMB18E1 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo}]
set_property LOC RAMB18_X12Y163 [get_cells {OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo}]
###############################################################################
# Timing Constraints
###############################################################################
#



#------------------------------------------------------------------------------
# Asynchronous Pins
#------------------------------------------------------------------------------
#
###############################################################################
# Physical Constraints
###############################################################################

###############################################################################
# End
###############################################################################


####################################################################################
# Constraints from file : 'bitstream_fifo.xdc'
####################################################################################






################################################################################
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
################################################################################

#  CONSTANT C_PRIM_DEPTH    : integer := get_fifo_sizes(c_family, C_PRIM_FIFO_TYPE, C_USE_ECC,0);
#  CONSTANT C_NUM_PRIM_DEEP  : integer := divroundup(C_WR_DEPTH,C_PRIM_DEPTH);

#------------------------------------------------------------------------------#
#                         Native FIFO Constraints                              #
#------------------------------------------------------------------------------#

# Set false path on the reset synchronizers




################################################################################


####################################################################################
# Constraints from file : 'flash_programmer.xdc'
####################################################################################



####################################################################################
# Constraints from file : 'OpenCL_static_mig_7series_0_0.xdc'
####################################################################################

##################################################################################################
##
##  Xilinx, Inc. 2010            www.xilinx.com
##  Tue Feb 9 16:37:32 2016
##  Generated by MIG Version 2.3
##
##################################################################################################
##  File name :       OpenCL_static_mig_7series_0_0.xdc
##  Details :     Constraints file
##                    FPGA Family:       VIRTEX7
##                    FPGA Part:         XC7VX690T-FFG1157
##                    Speedgrade:        -2
##                    Design Entry:      VERILOG
##                    Frequency:         0 MHz
##                    Time Period:       1500 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->SODIMMs->MT18KSF1G72HZ-1G6
## Data Width: 72
## Time Period: 1500
## Data Mask: 0
##################################################################################################



############## NET - IOSTANDARD ##################


# PadFunction: IO_L4P_T0_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[0]}]
set_property PACKAGE_PIN C33 [get_ports {c1_ddr3_dq[0]}]

# PadFunction: IO_L2P_T0_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[1]}]
set_property PACKAGE_PIN D34 [get_ports {c1_ddr3_dq[1]}]

# PadFunction: IO_L6P_T0_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[2]}]
set_property PACKAGE_PIN D32 [get_ports {c1_ddr3_dq[2]}]

# PadFunction: IO_L1P_T0_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[3]}]
set_property PACKAGE_PIN B31 [get_ports {c1_ddr3_dq[3]}]

# PadFunction: IO_L2N_T0_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[4]}]
set_property PACKAGE_PIN C34 [get_ports {c1_ddr3_dq[4]}]

# PadFunction: IO_L4N_T0_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[5]}]
set_property PACKAGE_PIN B34 [get_ports {c1_ddr3_dq[5]}]

# PadFunction: IO_L5N_T0_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[6]}]
set_property PACKAGE_PIN D31 [get_ports {c1_ddr3_dq[6]}]

# PadFunction: IO_L5P_T0_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[7]}]
set_property PACKAGE_PIN E31 [get_ports {c1_ddr3_dq[7]}]

# PadFunction: IO_L16N_T2_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[8]}]
set_property PACKAGE_PIN D30 [get_ports {c1_ddr3_dq[8]}]

# PadFunction: IO_L16P_T2_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[9]}]
set_property PACKAGE_PIN D29 [get_ports {c1_ddr3_dq[9]}]

# PadFunction: IO_L17N_T2_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[10]}]
set_property PACKAGE_PIN A31 [get_ports {c1_ddr3_dq[10]}]

# PadFunction: IO_L13P_T2_MRCC_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[11]}]
set_property PACKAGE_PIN C30 [get_ports {c1_ddr3_dq[11]}]

# PadFunction: IO_L13N_T2_MRCC_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[12]}]
set_property PACKAGE_PIN B30 [get_ports {c1_ddr3_dq[12]}]

# PadFunction: IO_L14N_T2_SRCC_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[13]}]
set_property PACKAGE_PIN C29 [get_ports {c1_ddr3_dq[13]}]

# PadFunction: IO_L18P_T2_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[14]}]
set_property PACKAGE_PIN E28 [get_ports {c1_ddr3_dq[14]}]

# PadFunction: IO_L14P_T2_SRCC_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[15]}]
set_property PACKAGE_PIN C28 [get_ports {c1_ddr3_dq[15]}]

# PadFunction: IO_L24P_T3_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[16]}]
set_property PACKAGE_PIN G27 [get_ports {c1_ddr3_dq[16]}]

# PadFunction: IO_L24N_T3_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[17]}]
set_property PACKAGE_PIN F28 [get_ports {c1_ddr3_dq[17]}]

# PadFunction: IO_L22N_T3_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[18]}]
set_property PACKAGE_PIN F26 [get_ports {c1_ddr3_dq[18]}]

# PadFunction: IO_L19P_T3_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[19]}]
set_property PACKAGE_PIN J24 [get_ports {c1_ddr3_dq[19]}]

# PadFunction: IO_L23N_T3_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[20]}]
set_property PACKAGE_PIN D25 [get_ports {c1_ddr3_dq[20]}]

# PadFunction: IO_L22P_T3_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[21]}]
set_property PACKAGE_PIN G26 [get_ports {c1_ddr3_dq[21]}]

# PadFunction: IO_L20N_T3_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[22]}]
set_property PACKAGE_PIN H25 [get_ports {c1_ddr3_dq[22]}]

# PadFunction: IO_L20P_T3_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[23]}]
set_property PACKAGE_PIN J25 [get_ports {c1_ddr3_dq[23]}]

# PadFunction: IO_L8P_T1_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[24]}]
set_property PACKAGE_PIN A25 [get_ports {c1_ddr3_dq[24]}]

# PadFunction: IO_L8N_T1_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[25]}]
set_property PACKAGE_PIN A26 [get_ports {c1_ddr3_dq[25]}]

# PadFunction: IO_L10N_T1_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[26]}]
set_property PACKAGE_PIN B27 [get_ports {c1_ddr3_dq[26]}]

# PadFunction: IO_L12P_T1_MRCC_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[27]}]
set_property PACKAGE_PIN C27 [get_ports {c1_ddr3_dq[27]}]

# PadFunction: IO_L7N_T1_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[28]}]
set_property PACKAGE_PIN B25 [get_ports {c1_ddr3_dq[28]}]

# PadFunction: IO_L7P_T1_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[29]}]
set_property PACKAGE_PIN C25 [get_ports {c1_ddr3_dq[29]}]

# PadFunction: IO_L11N_T1_SRCC_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[30]}]
set_property PACKAGE_PIN D27 [get_ports {c1_ddr3_dq[30]}]

# PadFunction: IO_L11P_T1_SRCC_19
set_property SLEW FAST [get_ports {c1_ddr3_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[31]}]
set_property PACKAGE_PIN E27 [get_ports {c1_ddr3_dq[31]}]

# PadFunction: IO_L12P_T1_MRCC_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[32]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[32]}]
set_property PACKAGE_PIN P29 [get_ports {c1_ddr3_dq[32]}]

# PadFunction: IO_L8P_T1_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[33]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[33]}]
set_property PACKAGE_PIN M30 [get_ports {c1_ddr3_dq[33]}]

# PadFunction: IO_L10N_T1_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[34]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[34]}]
set_property PACKAGE_PIN U32 [get_ports {c1_ddr3_dq[34]}]

# PadFunction: IO_L8N_T1_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[35]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[35]}]
set_property PACKAGE_PIN M31 [get_ports {c1_ddr3_dq[35]}]

# PadFunction: IO_L7P_T1_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[36]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[36]}]
set_property PACKAGE_PIN N29 [get_ports {c1_ddr3_dq[36]}]

# PadFunction: IO_L7N_T1_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[37]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[37]}]
set_property PACKAGE_PIN N30 [get_ports {c1_ddr3_dq[37]}]

# PadFunction: IO_L11P_T1_SRCC_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[38]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[38]}]
set_property PACKAGE_PIN R31 [get_ports {c1_ddr3_dq[38]}]

# PadFunction: IO_L11N_T1_SRCC_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[39]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[39]}]
set_property PACKAGE_PIN P31 [get_ports {c1_ddr3_dq[39]}]

# PadFunction: IO_L17P_T2_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[40]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[40]}]
set_property PACKAGE_PIN U26 [get_ports {c1_ddr3_dq[40]}]

# PadFunction: IO_L17N_T2_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[41]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[41]}]
set_property PACKAGE_PIN U27 [get_ports {c1_ddr3_dq[41]}]

# PadFunction: IO_L13P_T2_MRCC_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[42]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[42]}]
set_property PACKAGE_PIN R28 [get_ports {c1_ddr3_dq[42]}]

# PadFunction: IO_L14N_T2_SRCC_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[43]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[43]}]
set_property PACKAGE_PIN T30 [get_ports {c1_ddr3_dq[43]}]

# PadFunction: IO_L16N_T2_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[44]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[44]}]
set_property PACKAGE_PIN T28 [get_ports {c1_ddr3_dq[44]}]

# PadFunction: IO_L18P_T2_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[45]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[45]}]
set_property PACKAGE_PIN U25 [get_ports {c1_ddr3_dq[45]}]

# PadFunction: IO_L14P_T2_SRCC_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[46]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[46]}]
set_property PACKAGE_PIN T29 [get_ports {c1_ddr3_dq[46]}]

# PadFunction: IO_L16P_T2_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[47]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[47]}]
set_property PACKAGE_PIN U28 [get_ports {c1_ddr3_dq[47]}]

# PadFunction: IO_L24N_T3_18
set_property SLEW FAST [get_ports {c1_ddr3_dq[48]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[48]}]
set_property PACKAGE_PIN L31 [get_ports {c1_ddr3_dq[48]}]

# PadFunction: IO_L22P_T3_18
set_property SLEW FAST [get_ports {c1_ddr3_dq[49]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[49]}]
set_property PACKAGE_PIN L33 [get_ports {c1_ddr3_dq[49]}]

# PadFunction: IO_L20P_T3_18
set_property SLEW FAST [get_ports {c1_ddr3_dq[50]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[50]}]
set_property PACKAGE_PIN K32 [get_ports {c1_ddr3_dq[50]}]

# PadFunction: IO_L19P_T3_18
set_property SLEW FAST [get_ports {c1_ddr3_dq[51]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[51]}]
set_property PACKAGE_PIN K31 [get_ports {c1_ddr3_dq[51]}]

# PadFunction: IO_L22N_T3_18
set_property SLEW FAST [get_ports {c1_ddr3_dq[52]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[52]}]
set_property PACKAGE_PIN L34 [get_ports {c1_ddr3_dq[52]}]

# PadFunction: IO_L24P_T3_18
set_property SLEW FAST [get_ports {c1_ddr3_dq[53]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[53]}]
set_property PACKAGE_PIN L30 [get_ports {c1_ddr3_dq[53]}]

# PadFunction: IO_L23N_T3_18
set_property SLEW FAST [get_ports {c1_ddr3_dq[54]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[54]}]
set_property PACKAGE_PIN J34 [get_ports {c1_ddr3_dq[54]}]

# PadFunction: IO_L20N_T3_18
set_property SLEW FAST [get_ports {c1_ddr3_dq[55]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[55]}]
set_property PACKAGE_PIN K33 [get_ports {c1_ddr3_dq[55]}]

# PadFunction: IO_L23N_T3_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[56]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[56]}]
set_property PACKAGE_PIN T34 [get_ports {c1_ddr3_dq[56]}]

# PadFunction: IO_L24P_T3_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[57]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[57]}]
set_property PACKAGE_PIN R33 [get_ports {c1_ddr3_dq[57]}]

# PadFunction: IO_L20P_T3_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[58]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[58]}]
set_property PACKAGE_PIN M32 [get_ports {c1_ddr3_dq[58]}]

# PadFunction: IO_L20N_T3_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[59]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[59]}]
set_property PACKAGE_PIN M33 [get_ports {c1_ddr3_dq[59]}]

# PadFunction: IO_L23P_T3_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[60]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[60]}]
set_property PACKAGE_PIN U33 [get_ports {c1_ddr3_dq[60]}]

# PadFunction: IO_L19P_T3_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[61]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[61]}]
set_property PACKAGE_PIN P32 [get_ports {c1_ddr3_dq[61]}]

# PadFunction: IO_L24N_T3_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[62]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[62]}]
set_property PACKAGE_PIN P34 [get_ports {c1_ddr3_dq[62]}]

# PadFunction: IO_L22P_T3_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[63]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[63]}]
set_property PACKAGE_PIN N33 [get_ports {c1_ddr3_dq[63]}]

# PadFunction: IO_L2N_T0_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[64]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[64]}]
set_property PACKAGE_PIN N28 [get_ports {c1_ddr3_dq[64]}]

# PadFunction: IO_L2P_T0_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[65]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[65]}]
set_property PACKAGE_PIN N27 [get_ports {c1_ddr3_dq[65]}]

# PadFunction: IO_L1P_T0_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[66]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[66]}]
set_property PACKAGE_PIN N24 [get_ports {c1_ddr3_dq[66]}]

# PadFunction: IO_L6P_T0_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[67]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[67]}]
set_property PACKAGE_PIN P26 [get_ports {c1_ddr3_dq[67]}]

# PadFunction: IO_L1N_T0_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[68]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[68]}]
set_property PACKAGE_PIN N25 [get_ports {c1_ddr3_dq[68]}]

# PadFunction: IO_L4P_T0_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[69]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[69]}]
set_property PACKAGE_PIN P24 [get_ports {c1_ddr3_dq[69]}]

# PadFunction: IO_L5P_T0_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[70]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[70]}]
set_property PACKAGE_PIN T24 [get_ports {c1_ddr3_dq[70]}]

# PadFunction: IO_L5N_T0_17
set_property SLEW FAST [get_ports {c1_ddr3_dq[71]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {c1_ddr3_dq[71]}]
set_property PACKAGE_PIN T25 [get_ports {c1_ddr3_dq[71]}]

# PadFunction: IO_L9N_T1_DQS_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[15]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[15]}]
set_property PACKAGE_PIN F31 [get_ports {c1_ddr3_addr[15]}]

# PadFunction: IO_L11P_T1_SRCC_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[14]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[14]}]
set_property PACKAGE_PIN H32 [get_ports {c1_ddr3_addr[14]}]

# PadFunction: IO_L3N_T0_DQS_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[13]}]
set_property PACKAGE_PIN K24 [get_ports {c1_ddr3_addr[13]}]

# PadFunction: IO_L10N_T1_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[12]}]
set_property PACKAGE_PIN E34 [get_ports {c1_ddr3_addr[12]}]

# PadFunction: IO_L18P_T2_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[11]}]
set_property PACKAGE_PIN L29 [get_ports {c1_ddr3_addr[11]}]

# PadFunction: IO_L18N_T2_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[10]}]
set_property PACKAGE_PIN K29 [get_ports {c1_ddr3_addr[10]}]

# PadFunction: IO_L16N_T2_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[9]}]
set_property PACKAGE_PIN J29 [get_ports {c1_ddr3_addr[9]}]

# PadFunction: IO_L9P_T1_DQS_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[8]}]
set_property PACKAGE_PIN F30 [get_ports {c1_ddr3_addr[8]}]

# PadFunction: IO_L6P_T0_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[7]}]
set_property PACKAGE_PIN M25 [get_ports {c1_ddr3_addr[7]}]

# PadFunction: IO_L2P_T0_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[6]}]
set_property PACKAGE_PIN M27 [get_ports {c1_ddr3_addr[6]}]

# PadFunction: IO_L8P_T1_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[5]}]
set_property PACKAGE_PIN E32 [get_ports {c1_ddr3_addr[5]}]

# PadFunction: IO_L4P_T0_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[4]}]
set_property PACKAGE_PIN M26 [get_ports {c1_ddr3_addr[4]}]

# PadFunction: IO_L7P_T1_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[3]}]
set_property PACKAGE_PIN G33 [get_ports {c1_ddr3_addr[3]}]

# PadFunction: IO_L1P_T0_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[2]}]
set_property PACKAGE_PIN L23 [get_ports {c1_ddr3_addr[2]}]

# PadFunction: IO_L4N_T0_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[1]}]
set_property PACKAGE_PIN L26 [get_ports {c1_ddr3_addr[1]}]

# PadFunction: IO_L5N_T0_18
set_property SLEW FAST [get_ports {c1_ddr3_addr[0]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_addr[0]}]
set_property PACKAGE_PIN K27 [get_ports {c1_ddr3_addr[0]}]

# PadFunction: IO_L11N_T1_SRCC_18
set_property SLEW FAST [get_ports {c1_ddr3_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_ba[2]}]
set_property PACKAGE_PIN G32 [get_ports {c1_ddr3_ba[2]}]

# PadFunction: IO_L1N_T0_18
set_property SLEW FAST [get_ports {c1_ddr3_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_ba[1]}]
set_property PACKAGE_PIN K23 [get_ports {c1_ddr3_ba[1]}]

# PadFunction: IO_L16P_T2_18
set_property SLEW FAST [get_ports {c1_ddr3_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_ba[0]}]
set_property PACKAGE_PIN K28 [get_ports {c1_ddr3_ba[0]}]

# PadFunction: IO_L15P_T2_DQS_18
set_property SLEW FAST [get_ports c1_ddr3_ras_n]
set_property IOSTANDARD SSTL15 [get_ports c1_ddr3_ras_n]
set_property PACKAGE_PIN J27 [get_ports c1_ddr3_ras_n]

# PadFunction: IO_L17N_T2_18
set_property SLEW FAST [get_ports c1_ddr3_cas_n]
set_property IOSTANDARD SSTL15 [get_ports c1_ddr3_cas_n]
set_property PACKAGE_PIN F29 [get_ports c1_ddr3_cas_n]

# PadFunction: IO_L2N_T0_18
set_property SLEW FAST [get_ports c1_ddr3_we_n]
set_property IOSTANDARD SSTL15 [get_ports c1_ddr3_we_n]
set_property PACKAGE_PIN L28 [get_ports c1_ddr3_we_n]

# PadFunction: IO_L8N_T1_18
set_property SLEW FAST [get_ports c1_ddr3_reset_n]
set_property IOSTANDARD LVCMOS15 [get_ports c1_ddr3_reset_n]
set_property PACKAGE_PIN E33 [get_ports c1_ddr3_reset_n]

# PadFunction: IO_L10P_T1_18
set_property SLEW FAST [get_ports {c1_ddr3_cke[0]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_cke[0]}]
set_property PACKAGE_PIN F33 [get_ports {c1_ddr3_cke[0]}]

# PadFunction: IO_L7N_T1_18
set_property SLEW FAST [get_ports {c1_ddr3_cke[1]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_cke[1]}]
set_property PACKAGE_PIN F34 [get_ports {c1_ddr3_cke[1]}]

# PadFunction: IO_L5P_T0_18
set_property SLEW FAST [get_ports {c1_ddr3_odt[0]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_odt[0]}]
set_property PACKAGE_PIN K26 [get_ports {c1_ddr3_odt[0]}]

# PadFunction: IO_L3P_T0_DQS_18
set_property SLEW FAST [get_ports {c1_ddr3_odt[1]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_odt[1]}]
set_property PACKAGE_PIN L24 [get_ports {c1_ddr3_odt[1]}]

# PadFunction: IO_L15N_T2_DQS_18
set_property SLEW FAST [get_ports {c1_ddr3_cs_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_cs_n[0]}]
set_property PACKAGE_PIN H28 [get_ports {c1_ddr3_cs_n[0]}]

# PadFunction: IO_L17P_T2_18
set_property SLEW FAST [get_ports {c1_ddr3_cs_n[1]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_cs_n[1]}]
set_property PACKAGE_PIN G28 [get_ports {c1_ddr3_cs_n[1]}]

# PadFunction: IO_L12P_T1_MRCC_18
set_property IOSTANDARD DIFF_SSTL15 [get_ports c1_sys_clk_p]

# PadFunction: IO_L12N_T1_MRCC_18
set_property IOSTANDARD DIFF_SSTL15 [get_ports c1_sys_clk_n]
set_property PACKAGE_PIN G30 [get_ports c1_sys_clk_p]
set_property PACKAGE_PIN G31 [get_ports c1_sys_clk_n]

# PadFunction: IO_L13P_T2_MRCC_15
set_property IOSTANDARD LVDS [get_ports mig_ref_clk_p]

# PadFunction: IO_L13N_T2_MRCC_15
set_property IOSTANDARD LVDS [get_ports mig_ref_clk_n]
set_property PACKAGE_PIN AD29 [get_ports mig_ref_clk_p]
set_property PACKAGE_PIN AE29 [get_ports mig_ref_clk_n]

# PadFunction: IO_L3P_T0_DQS_19
set_property SLEW FAST [get_ports {c1_ddr3_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_p[0]}]

# PadFunction: IO_L3N_T0_DQS_19
set_property SLEW FAST [get_ports {c1_ddr3_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_n[0]}]
set_property PACKAGE_PIN A33 [get_ports {c1_ddr3_dqs_n[0]}]
set_property PACKAGE_PIN B33 [get_ports {c1_ddr3_dqs_p[0]}]

# PadFunction: IO_L15P_T2_DQS_19
set_property SLEW FAST [get_ports {c1_ddr3_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_p[1]}]

# PadFunction: IO_L15N_T2_DQS_19
set_property SLEW FAST [get_ports {c1_ddr3_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_n[1]}]
set_property PACKAGE_PIN A29 [get_ports {c1_ddr3_dqs_n[1]}]
set_property PACKAGE_PIN A28 [get_ports {c1_ddr3_dqs_p[1]}]

# PadFunction: IO_L21P_T3_DQS_19
set_property SLEW FAST [get_ports {c1_ddr3_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_p[2]}]

# PadFunction: IO_L21N_T3_DQS_19
set_property SLEW FAST [get_ports {c1_ddr3_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_n[2]}]
set_property PACKAGE_PIN F25 [get_ports {c1_ddr3_dqs_n[2]}]
set_property PACKAGE_PIN G25 [get_ports {c1_ddr3_dqs_p[2]}]

# PadFunction: IO_L9P_T1_DQS_19
set_property SLEW FAST [get_ports {c1_ddr3_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_p[3]}]

# PadFunction: IO_L9N_T1_DQS_19
set_property SLEW FAST [get_ports {c1_ddr3_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_n[3]}]
set_property PACKAGE_PIN D26 [get_ports {c1_ddr3_dqs_n[3]}]
set_property PACKAGE_PIN E26 [get_ports {c1_ddr3_dqs_p[3]}]

# PadFunction: IO_L9P_T1_DQS_17
set_property SLEW FAST [get_ports {c1_ddr3_dqs_p[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_p[4]}]

# PadFunction: IO_L9N_T1_DQS_17
set_property SLEW FAST [get_ports {c1_ddr3_dqs_n[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_n[4]}]
set_property PACKAGE_PIN R32 [get_ports {c1_ddr3_dqs_n[4]}]
set_property PACKAGE_PIN T31 [get_ports {c1_ddr3_dqs_p[4]}]

# PadFunction: IO_L15P_T2_DQS_17
set_property SLEW FAST [get_ports {c1_ddr3_dqs_p[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_p[5]}]

# PadFunction: IO_L15N_T2_DQS_17
set_property SLEW FAST [get_ports {c1_ddr3_dqs_n[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_n[5]}]
set_property PACKAGE_PIN R27 [get_ports {c1_ddr3_dqs_n[5]}]
set_property PACKAGE_PIN R26 [get_ports {c1_ddr3_dqs_p[5]}]

# PadFunction: IO_L21P_T3_DQS_18
set_property SLEW FAST [get_ports {c1_ddr3_dqs_p[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_p[6]}]

# PadFunction: IO_L21N_T3_DQS_18
set_property SLEW FAST [get_ports {c1_ddr3_dqs_n[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_n[6]}]
set_property PACKAGE_PIN H34 [get_ports {c1_ddr3_dqs_n[6]}]
set_property PACKAGE_PIN H33 [get_ports {c1_ddr3_dqs_p[6]}]

# PadFunction: IO_L21P_T3_DQS_17
set_property SLEW FAST [get_ports {c1_ddr3_dqs_p[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_p[7]}]

# PadFunction: IO_L21N_T3_DQS_17
set_property SLEW FAST [get_ports {c1_ddr3_dqs_n[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_n[7]}]
set_property PACKAGE_PIN T33 [get_ports {c1_ddr3_dqs_p[7]}]
set_property PACKAGE_PIN R34 [get_ports {c1_ddr3_dqs_n[7]}]

# PadFunction: IO_L3P_T0_DQS_17
set_property SLEW FAST [get_ports {c1_ddr3_dqs_p[8]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_p[8]}]

# PadFunction: IO_L3N_T0_DQS_17
set_property SLEW FAST [get_ports {c1_ddr3_dqs_n[8]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {c1_ddr3_dqs_n[8]}]
set_property PACKAGE_PIN R23 [get_ports {c1_ddr3_dqs_p[8]}]
set_property PACKAGE_PIN R24 [get_ports {c1_ddr3_dqs_n[8]}]

# PadFunction: IO_L13P_T2_MRCC_18
set_property SLEW FAST [get_ports {c1_ddr3_ck_p[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {c1_ddr3_ck_p[0]}]

# PadFunction: IO_L13N_T2_MRCC_18
set_property SLEW FAST [get_ports {c1_ddr3_ck_n[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {c1_ddr3_ck_n[0]}]
set_property PACKAGE_PIN H30 [get_ports {c1_ddr3_ck_n[0]}]
set_property PACKAGE_PIN H29 [get_ports {c1_ddr3_ck_p[0]}]

# PadFunction: IO_L14P_T2_SRCC_18
set_property SLEW FAST [get_ports {c1_ddr3_ck_p[1]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {c1_ddr3_ck_p[1]}]

# PadFunction: IO_L14N_T2_SRCC_18
set_property SLEW FAST [get_ports {c1_ddr3_ck_n[1]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {c1_ddr3_ck_n[1]}]
set_property PACKAGE_PIN J30 [get_ports {c1_ddr3_ck_p[1]}]
set_property PACKAGE_PIN J31 [get_ports {c1_ddr3_ck_n[1]}]



current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y35 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y35 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y35 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y35 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y34 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y34 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y34 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y34 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y33 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y33 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y33 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y33 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
current_instance -quiet
set_property BEL PHASER_OUT_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out]

current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_IN_PHY_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
current_instance -quiet
set_property BEL PHASER_IN_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_IN_PHY_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
current_instance -quiet
set_property BEL PHASER_IN_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_IN_PHY_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
current_instance -quiet
set_property BEL PHASER_IN_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_IN_PHY_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
current_instance -quiet
set_property BEL PHASER_IN_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in]
## set_property LOC PHASER_IN_PHY_X0Y35 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X0Y34 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X0Y33 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_IN_PHY_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
current_instance -quiet
set_property BEL PHASER_IN_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_IN_PHY_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
current_instance -quiet
set_property BEL PHASER_IN_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_IN_PHY_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
current_instance -quiet
set_property BEL PHASER_IN_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_IN_PHY_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
current_instance -quiet
set_property BEL PHASER_IN_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_IN_PHY_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
current_instance -quiet
set_property BEL PHASER_IN_PHY [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in]



current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y35 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X0Y35 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X0Y35 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X0Y35 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y34 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X0Y34 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X0Y34 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X0Y34 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y33 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X0Y33 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X0Y33 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X0Y33 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC OUT_FIFO_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
current_instance -quiet
set_property BEL OUT_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo]

current_instance OpenCL_static_i/mig_7series_0
set_property LOC IN_FIFO_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y31 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
current_instance -quiet
set_property BEL IN_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC IN_FIFO_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y30 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
current_instance -quiet
set_property BEL IN_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC IN_FIFO_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y29 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
current_instance -quiet
set_property BEL IN_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC IN_FIFO_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y28 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
current_instance -quiet
set_property BEL IN_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC IN_FIFO_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y32 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
current_instance -quiet
set_property BEL IN_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC IN_FIFO_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y39 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
current_instance -quiet
set_property BEL IN_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC IN_FIFO_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y38 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
current_instance -quiet
set_property BEL IN_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC IN_FIFO_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y37 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
current_instance -quiet
set_property BEL IN_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC IN_FIFO_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X0Y36 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
current_instance -quiet
set_property BEL IN_FIFO [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo]

current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHY_CONTROL_X0Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X0Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X0Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X0Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i}]
current_instance -quiet
set_property BEL PHY_CONTROL [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHY_CONTROL_X0Y8 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X0Y8 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X0Y8 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X0Y8 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
current_instance -quiet
set_property BEL PHY_CONTROL [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHY_CONTROL_X0Y9 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X0Y9 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X0Y9 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X0Y9 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]
current_instance -quiet
set_property BEL PHY_CONTROL [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i]

current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_REF_X0Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X0Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X0Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X0Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i}]
current_instance -quiet
set_property BEL PHASER_REF [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_REF_X0Y8 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X0Y8 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X0Y8 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X0Y8 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
current_instance -quiet
set_property BEL PHASER_REF [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i]
current_instance OpenCL_static_i/mig_7series_0
set_property LOC PHASER_REF_X0Y9 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X0Y9 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X0Y9 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X0Y9 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]
current_instance -quiet
set_property BEL PHASER_REF [get_cells OpenCL_static_i/mig_7series_0/u_OpenCL_static_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i]

current_instance OpenCL_static_i/mig_7series_0
set_property LOC OLOGIC_X0Y393 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y393 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y393 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y393 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y381 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y381 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y381 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y381 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y369 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y369 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y369 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y369 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y357 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y357 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y357 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y357 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y407 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y407 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y407 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y407 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y493 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y493 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y493 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y493 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y481 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y481 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y481 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y481 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y469 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y469 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y469 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y469 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y457 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y457 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y457 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X0Y457 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]









####################################################################################
# Constraints from file : 'OpenCL_static_mig_areset_n_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'OpenCL_static_mig_areset_n_0.xdc'
####################################################################################


# file: OpenCL_static_mig_areset_n_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'OpenCL_static_fifo_generator_0_0.xdc'
####################################################################################






################################################################################
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
################################################################################

#  CONSTANT C_PRIM_DEPTH    : integer := get_fifo_sizes(c_family, C_PRIM_FIFO_TYPE, C_USE_ECC,0);
#  CONSTANT C_NUM_PRIM_DEEP  : integer := divroundup(C_WR_DEPTH,C_PRIM_DEPTH);

#------------------------------------------------------------------------------#
#                             AXI FIFO Constraints                             #
#------------------------------------------------------------------------------#
# Set false path on the reset synchronizers


################################################################################


####################################################################################
# Constraints from file : 'OpenCL_static_axi_gate_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'OpenCL_static_axi_gate_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.





####################################################################################
# Constraints from file : 'OpenCL_static_proc_sys_reset_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'OpenCL_static_proc_sys_reset_0_0.xdc'
####################################################################################


# file: OpenCL_static_proc_sys_reset_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'OpenCL_static_proc_sys_reset_3_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'OpenCL_static_proc_sys_reset_3_0.xdc'
####################################################################################


# file: OpenCL_static_proc_sys_reset_3_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'OpenCL_static_system_clks_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'OpenCL_static_system_clks_0.xdc'
####################################################################################

# file: OpenCL_static_system_clks_0.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
#create_clock -period 10.0 [get_ports clk_in1]
#set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1





####################################################################################
# Constraints from file : 'OpenCL_static_microblaze_0_1.xdc'
####################################################################################



####################################################################################
# Constraints from file : 'OpenCL_static_dlmb_v10_1.xdc'
####################################################################################



####################################################################################
# Constraints from file : 'OpenCL_static_ilmb_v10_1.xdc'
####################################################################################



####################################################################################
# Constraints from file : 'OpenCL_static_mdm_1_1.xdc'
####################################################################################

# file: OpenCL_static_mdm_1_1.xdc
# (c) Copyright 2013-2014 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'bd_1_eth_buf_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1_eth_mac_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_1_eth_mac_0.xdc'
####################################################################################


# PART is virtex7 xc7vx690tffg1157

############################################################
# Clock Period Constraints                                 #
############################################################

#
####
#######
##########
#############
#################
#BLOCK CONSTRAINTS

############################################################
# None
############################################################


#
####
#######
##########
#############
#################
#CORE CONSTRAINTS



############################################################
# Crossing of Clock Domain Constraints: please do not edit #
############################################################

# control signal is synced separately so we want a max delay to ensure the signal has settled by the time the control signal has passed through the synch



# false path due to synced control path


############################################################
# Ignore paths to resync flops
############################################################

# the mdio interface is clocked from the axi clock but the clock is so slow is can be considered to be data
# the data related outputs are output on the falling edge of the MDC output so both can simply be considered to be multicycle paths





####################################################################################
# Constraints from file : 'bd_1_pcs_pma_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------
##++ tx and rx LOC constraints not loaded in board flow for custom mode

##++ mgt clk LOC constraints not loaded in board flow for custom mode




####################################################################################
# Constraints from file : 'bd_1_pcs_pma_0.xdc'
####################################################################################


#-----------------------------------------------------------
# PCS/PMA Clock period Constraints: please do not relax    -
#-----------------------------------------------------------


# Clock period for the Txout clock


#-----------------------------------------------------------
# Receive Clock period Constraint: please do not relax
#-----------------------------------------------------------
# Clock period for the recovered Rx clock





#***********************************************************
# The following constraints target the Transceiver Physical*
# Interface which is instantiated in the Example Design.   *
#***********************************************************


#-----------------------------------------------------------
# PCS/PMA Clock period Constraints: please do not relax    -
#-----------------------------------------------------------





#-----------------------------------------------------------
# GT Initialization circuitry clock domain crossing
#-----------------------------------------------------------







# false path constraints to async inputs coming directly to synchronizer




## timing for MDIO interface



####################################################################################
# Constraints from file : 'OpenCL_static_fifo_generator_0_1.xdc'
####################################################################################






################################################################################
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
################################################################################

#  CONSTANT C_PRIM_DEPTH    : integer := get_fifo_sizes(c_family, C_PRIM_FIFO_TYPE, C_USE_ECC,0);
#  CONSTANT C_NUM_PRIM_DEEP  : integer := divroundup(C_WR_DEPTH,C_PRIM_DEPTH);

#------------------------------------------------------------------------------#
#                             AXI FIFO Constraints                             #
#------------------------------------------------------------------------------#
# Set false path on the reset synchronizers


################################################################################


####################################################################################
# Constraints from file : 'OpenCL_static_proc_sys_reset_1_1_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'OpenCL_static_proc_sys_reset_1_1.xdc'
####################################################################################


# file: OpenCL_static_proc_sys_reset_1_1.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'OpenCL_static_proc_sys_reset_1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'OpenCL_static_proc_sys_reset_1_0.xdc'
####################################################################################


# file: OpenCL_static_proc_sys_reset_1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'OpenCL_static_proc_sys_reset_1_2_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'OpenCL_static_proc_sys_reset_1_2.xdc'
####################################################################################


# file: OpenCL_static_proc_sys_reset_1_2.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.





####################################################################################
# Constraints from file : 'accellxbar_network_NoOcl_rev1.xdc'
####################################################################################




#set_false_path -from [get_ports perst_n]
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {OpenCL_static_i/static_region/util_ds_buf_0/U0/IBUF_OUT[0]}]

#set_false_path -through [get_cells accelfpgaxbar/dmapcie/p_rst_reg]

current_instance -quiet
set_property PACKAGE_PIN W27 [get_ports perst_n]
set_property IOSTANDARD LVCMOS18 [get_ports perst_n]
set_property PULLUP true [get_ports perst_n]

create_clock -period 10.000 -name ref_clk [get_ports {ref_clk_p[0]}]
set_property PACKAGE_PIN F6 [get_ports {ref_clk_p[0]}]

set_property PACKAGE_PIN V33 [get_ports init_calib_complete]
set_property IOSTANDARD LVCMOS18 [get_ports init_calib_complete]

# New pins for DRAM power
set_property PACKAGE_PIN AA24 [get_ports {dram_on[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_on[0]}]
set_property PACKAGE_PIN AA31 [get_ports dram_power_ok]
set_property IOSTANDARD LVCMOS18 [get_ports dram_power_ok]

# LED0 - Link Up
set_property PACKAGE_PIN AC33 [get_ports led_0]
set_property IOSTANDARD LVCMOS18 [get_ports led_0]

#tie off DM
# PadFunction: IO_L1N_T0_19
set_property VCCAUX_IO NORMAL [get_ports {c1_ddr3_dm[0]}]
set_property SLEW FAST [get_ports {c1_ddr3_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_dm[0]}]
set_property PACKAGE_PIN B32 [get_ports {c1_ddr3_dm[0]}]

# PadFunction: IO_L17P_T2_19
set_property VCCAUX_IO NORMAL [get_ports {c1_ddr3_dm[1]}]
set_property SLEW FAST [get_ports {c1_ddr3_dm[1]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_dm[1]}]
set_property PACKAGE_PIN A30 [get_ports {c1_ddr3_dm[1]}]

# PadFunction: IO_L23P_T3_19
set_property VCCAUX_IO NORMAL [get_ports {c1_ddr3_dm[2]}]
set_property SLEW FAST [get_ports {c1_ddr3_dm[2]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_dm[2]}]
set_property PACKAGE_PIN E24 [get_ports {c1_ddr3_dm[2]}]

# PadFunction: IO_L10P_T1_19
set_property VCCAUX_IO NORMAL [get_ports {c1_ddr3_dm[3]}]
set_property SLEW FAST [get_ports {c1_ddr3_dm[3]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_dm[3]}]
set_property PACKAGE_PIN B26 [get_ports {c1_ddr3_dm[3]}]

# PadFunction: IO_L10P_T1_17
set_property VCCAUX_IO NORMAL [get_ports {c1_ddr3_dm[4]}]
set_property SLEW FAST [get_ports {c1_ddr3_dm[4]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_dm[4]}]
set_property PACKAGE_PIN U31 [get_ports {c1_ddr3_dm[4]}]

# PadFunction: IO_L13N_T2_MRCC_17
set_property VCCAUX_IO NORMAL [get_ports {c1_ddr3_dm[5]}]
set_property SLEW FAST [get_ports {c1_ddr3_dm[5]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_dm[5]}]
set_property PACKAGE_PIN R29 [get_ports {c1_ddr3_dm[5]}]

# PadFunction: IO_L23P_T3_18
set_property VCCAUX_IO NORMAL [get_ports {c1_ddr3_dm[6]}]
set_property SLEW FAST [get_ports {c1_ddr3_dm[6]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_dm[6]}]
set_property PACKAGE_PIN K34 [get_ports {c1_ddr3_dm[6]}]

# PadFunction: IO_L22N_T3_17
set_property VCCAUX_IO NORMAL [get_ports {c1_ddr3_dm[7]}]
set_property SLEW FAST [get_ports {c1_ddr3_dm[7]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_dm[7]}]
set_property PACKAGE_PIN N34 [get_ports {c1_ddr3_dm[7]}]

# PadFunction: IO_L4N_T0_17
set_property VCCAUX_IO NORMAL [get_ports {c1_ddr3_dm[8]}]
set_property SLEW FAST [get_ports {c1_ddr3_dm[8]}]
set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_dm[8]}]
set_property PACKAGE_PIN P25 [get_ports {c1_ddr3_dm[8]}]


# Flash Address Pins
set_property PACKAGE_PIN AC24 [get_ports {flash_flash_a[25]}]
set_property PACKAGE_PIN AD24 [get_ports {flash_flash_a[24]}]
set_property PACKAGE_PIN AH28 [get_ports {flash_flash_a[23]}]
set_property PACKAGE_PIN AD26 [get_ports {flash_flash_a[22]}]
set_property PACKAGE_PIN AD27 [get_ports {flash_flash_a[21]}]
set_property PACKAGE_PIN AG26 [get_ports {flash_flash_a[20]}]
set_property PACKAGE_PIN AG27 [get_ports {flash_flash_a[19]}]
set_property PACKAGE_PIN AF26 [get_ports {flash_flash_a[18]}]
set_property PACKAGE_PIN AE23 [get_ports {flash_flash_a[17]}]
set_property PACKAGE_PIN AE24 [get_ports {flash_flash_a[16]}]
set_property PACKAGE_PIN AH25 [get_ports {flash_flash_a[15]}]
set_property PACKAGE_PIN AH24 [get_ports {flash_flash_a[14]}]
set_property PACKAGE_PIN AJ25 [get_ports {flash_flash_a[13]}]
set_property PACKAGE_PIN AL25 [get_ports {flash_flash_a[12]}]
set_property PACKAGE_PIN AL26 [get_ports {flash_flash_a[11]}]
set_property PACKAGE_PIN AM26 [get_ports {flash_flash_a[10]}]
set_property PACKAGE_PIN AM27 [get_ports {flash_flash_a[9]}]
set_property PACKAGE_PIN AN29 [get_ports {flash_flash_a[8]}]
set_property PACKAGE_PIN AP29 [get_ports {flash_flash_a[7]}]
set_property PACKAGE_PIN AN25 [get_ports {flash_flash_a[6]}]
set_property PACKAGE_PIN AM28 [get_ports {flash_flash_a[5]}]
set_property PACKAGE_PIN AN28 [get_ports {flash_flash_a[4]}]
set_property PACKAGE_PIN AP25 [get_ports {flash_flash_a[3]}]
set_property PACKAGE_PIN AP26 [get_ports {flash_flash_a[2]}]
set_property PACKAGE_PIN AN27 [get_ports {flash_flash_a[1]}]
set_property PACKAGE_PIN AP27 [get_ports {flash_flash_a[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_a[0]}]
# Flash Control Pins
set_property PACKAGE_PIN AL33 [get_ports flash_flash_cs_n]
set_property IOSTANDARD LVCMOS18 [get_ports flash_flash_cs_n]
set_property PACKAGE_PIN AC25 [get_ports flash_flash_oe_n]
set_property IOSTANDARD LVCMOS18 [get_ports flash_flash_oe_n]
set_property PACKAGE_PIN AD25 [get_ports flash_flash_we_n]
set_property IOSTANDARD LVCMOS18 [get_ports flash_flash_we_n]
set_property PACKAGE_PIN AC29 [get_ports flash_flash_adv_n]
set_property IOSTANDARD LVCMOS18 [get_ports flash_flash_adv_n]
# Flash Data Pins
set_property PACKAGE_PIN AN33 [get_ports {flash_flash_dq[0]}]
set_property PACKAGE_PIN AN34 [get_ports {flash_flash_dq[1]}]
set_property PACKAGE_PIN AK34 [get_ports {flash_flash_dq[2]}]
set_property PACKAGE_PIN AL34 [get_ports {flash_flash_dq[3]}]
set_property PACKAGE_PIN AK32 [get_ports {flash_flash_dq[4]}]
set_property PACKAGE_PIN AK33 [get_ports {flash_flash_dq[5]}]
set_property PACKAGE_PIN AM32 [get_ports {flash_flash_dq[6]}]
set_property PACKAGE_PIN AN32 [get_ports {flash_flash_dq[7]}]
set_property PACKAGE_PIN AM33 [get_ports {flash_flash_dq[8]}]
set_property PACKAGE_PIN AP30 [get_ports {flash_flash_dq[9]}]
set_property PACKAGE_PIN AP31 [get_ports {flash_flash_dq[10]}]
set_property PACKAGE_PIN AJ30 [get_ports {flash_flash_dq[11]}]
set_property PACKAGE_PIN AK31 [get_ports {flash_flash_dq[12]}]
set_property PACKAGE_PIN AN30 [get_ports {flash_flash_dq[13]}]
set_property PACKAGE_PIN AJ29 [get_ports {flash_flash_dq[14]}]
set_property PACKAGE_PIN AK29 [get_ports {flash_flash_dq[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flash_flash_dq[15]}]

#set_property CONFIG_MODE BPI16 [current_design]
#set_property BITSTREAM.CONFIG.BPI_SYNC_MODE Type2 [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property CFGBVS GND [current_design]
#set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [current_design]
#set_property BITSTREAM.CONFIG.NEXT_CONFIG_ADDR 0x2000000 [current_design]
set_property BITSTREAM.CONFIG.NEXT_CONFIG_REBOOT Enable [current_design]

#############################flash constraint###################################
# 80MHz fixed frequency configuration clock
set_property VCCAUX_IO DONTCARE [get_ports REFCLK80M]
set_property IOSTANDARD LVCMOS18 [get_ports REFCLK80M]
set_property PACKAGE_PIN AP33 [get_ports REFCLK80M]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets REFCLK80M]

#set emcclk_out to empty io
set_property PACKAGE_PIN AM30 [get_ports emcclk_out]
set_property IOSTANDARD LVCMOS18 [get_ports emcclk_out]

# Specify a Type2 (P30) synchronous PROM with a 80MHz clock

#set_property BITSTREAM.CONFIG.CONFIGRATE 22 [current_design]

set_property BITSTREAM.CONFIG.OVERTEMPPOWERDOWN ENABLE [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

#SFP+ clock P - pin =  = t6  N- pin = t5
#set_property IOSTANDARD LVDS [get_ports mgt_clk_clk_n]
#set_property DIFF_TERM FALSE [get_ports mgt_clk_clk_n]
#set_property IOSTANDARD LVDS [get_ports mgt_clk_clk_p]
#set_property DIFF_TERM FALSE [get_ports mgt_clk_clk_p]
#set_property PACKAGE_PIN T5 [get_ports mgt_clk_clk_n]

set_property PACKAGE_PIN U3 [get_ports sfp_rxn]
set_property PACKAGE_PIN U4 [get_ports sfp_rxp]
set_property PACKAGE_PIN T1 [get_ports sfp_txn]
set_property PACKAGE_PIN T2 [get_ports sfp_txp]

# sfp+ pwr enable    AA23
set_property IOSTANDARD LVCMOS18 [get_ports {sfp_pwr_en[0]}]
set_property PACKAGE_PIN AA23 [get_ports {sfp_pwr_en[0]}]

#    sfp0_tx_dis,
#    sfp1_tx_dis,

# SFP+0_TX_DISABLE drive low to enable tx output
set_property IOSTANDARD LVCMOS18 [get_ports {sfp0_tx_dis[0]}]
set_property PACKAGE_PIN AC34 [get_ports {sfp0_tx_dis[0]}]

# SFP+1_TX_DISABLE drive low to enable tx output
set_property IOSTANDARD LVCMOS18 [get_ports {sfp1_tx_dis[0]}]
set_property PACKAGE_PIN AA34 [get_ports {sfp1_tx_dis[0]}]

## FLOORPLAN CHANGE
## Hao 05/29/2015
# (1) Make RM PBLOCK FSR aligned, shift-up static PBLOCKs
# (2) Replace elaborated PPRange by wildcard
# (3) Add un-bonded/un-used IOB/GT/CMT tiles inside RM
# to do: need to demote DRC HDPR-5 in run.tcl
# Put HD.RECONFIGURABLE before PBLOCK creation
#set_property HD.RECONFIGURABLE true [get_cells OpenCL_static_i/u_ocl_region]
#create_pblock pblock_dmapcie
#add_cells_to_pblock [get_pblocks pblock_dmapcie] [get_cells -quiet [list OpenCL_static_i/mc_expresso_dma_xil_0 OpenCL_static_i/pcie3_7x_0]]
#resize_pblock [get_pblocks pblock_dmapcie] -add {SLICE_X62Y333:SLICE_X221Y499}
#resize_pblock [get_pblocks pblock_dmapcie] -add {DSP48_X4Y134:DSP48_X17Y199}
#resize_pblock [get_pblocks pblock_dmapcie] -add {RAMB18_X5Y134:RAMB18_X14Y199}
## (1) floorplan change
####Pblock pblock_u_ocl_region####
#create_pblock pblock_u_ocl_region
#add_cells_to_pblock [get_pblocks pblock_u_ocl_region] [get_cells -quiet [list OpenCL_static_i/u_ocl_region]]
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {SLICE_X92Y0:SLICE_X221Y349 SLICE_X90Y300:SLICE_X91Y349 SLICE_X90Y0:SLICE_X91Y199 SLICE_X0Y0:SLICE_X89Y349}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {DSP48_X0Y0:DSP48_X17Y139}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PCIE3_X0Y0:PCIE3_X0Y1}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {RAMB18_X0Y0:RAMB18_X14Y139}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {RAMB36_X0Y0:RAMB36_X14Y69}
## IOB
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {IOB_X0Y0:IOB_X0Y199}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {OLOGIC_X0Y0:OLOGIC_X0Y199}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {ILOGIC_X0Y0:ILOGIC_X0Y199}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {ODELAY_X0Y0:ODELAY_X0Y199}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {IDELAY_X0Y0:IDELAY_X0Y199}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {IOB_X1Y0:IOB_X1Y199}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {OLOGIC_X1Y0:OLOGIC_X1Y199}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {ILOGIC_X1Y0:ILOGIC_X1Y199}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {ODELAY_X1Y0:ODELAY_X1Y199}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {IDELAY_X1Y0:IDELAY_X1Y199}
## CMT
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {OUT_FIFO_X0Y0:OUT_FIFO_X0Y15}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {IN_FIFO_X0Y0:IN_FIFO_X0Y15}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {MMCME2_ADV_X0Y0:MMCME2_ADV_X0Y3}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PLLE2_ADV_X0Y0:PLLE2_ADV_X0Y3}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PHASER_OUT_PHY_X0Y0:PHASER_OUT_PHY_X0Y15}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PHASER_IN_PHY_X0Y0:PHASER_IN_PHY_X0Y15}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PHY_CONTROL_X0Y0:PHY_CONTROL_X0Y3}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PHASER_REF_X0Y0:PHASER_REF_X0Y3}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {OUT_FIFO_X1Y0:OUT_FIFO_X1Y15}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {IN_FIFO_X1Y0:IN_FIFO_X1Y15}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {MMCME2_ADV_X1Y0:MMCME2_ADV_X1Y3}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PLLE2_ADV_X1Y0:PLLE2_ADV_X1Y3}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PHASER_OUT_PHY_X1Y0:PHASER_OUT_PHY_X1Y15}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PHASER_IN_PHY_X1Y0:PHASER_IN_PHY_X1Y15}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PHY_CONTROL_X1Y0:PHY_CONTROL_X1Y3}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {PHASER_REF_X1Y0:PHASER_REF_X1Y3}
## GT
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {IPAD_X0Y0:IPAD_X0Y211}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {OPAD_X0Y0:OPAD_X0Y55}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {GTHE2_CHANNEL_X0Y0:GTHE2_CHANNEL_X0Y27}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {IBUFDS_GTE2_X0Y0:IBUFDS_GTE2_X0Y13}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {GTHE2_COMMON_X0Y0:GTHE2_COMMON_X0Y6}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {IPAD_X2Y0:IPAD_X2Y211}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {OPAD_X1Y0:OPAD_X1Y55}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {GTHE2_CHANNEL_X1Y0:GTHE2_CHANNEL_X1Y27}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {IBUFDS_GTE2_X1Y0:IBUFDS_GTE2_X1Y13}
#resize_pblock [get_pblocks pblock_u_ocl_region] -add {GTHE2_COMMON_X1Y0:GTHE2_COMMON_X1Y6}

####Pblock axi_register_slice_1####
#create_pblock axi_register_slice_1
#add_cells_to_pblock [get_pblocks axi_register_slice_1] [get_cells -quiet [list OpenCL_static_i/static_region/axi_register_slice_1]]
#resize_pblock [get_pblocks axi_register_slice_1] -add {SLICE_X0Y350:SLICE_X105Y359}
#resize_pblock [get_pblocks axi_register_slice_1] -add {DSP48_X0Y140:DSP48_X6Y143}
#resize_pblock [get_pblocks axi_register_slice_1] -add {RAMB18_X0Y140:RAMB18_X6Y143}
#resize_pblock [get_pblocks axi_register_slice_1] -add {RAMB36_X0Y70:RAMB36_X6Y71}
####Pblock axi_register_slice_2####
#create_pblock axi_register_slice_2
#add_cells_to_pblock [get_pblocks axi_register_slice_2] [get_cells -quiet [list OpenCL_static_i/static_region/axi_register_slice_2]]
#resize_pblock [get_pblocks axi_register_slice_2] -add {SLICE_X106Y350:SLICE_X221Y359}
#resize_pblock [get_pblocks axi_register_slice_2] -add {DSP48_X7Y140:DSP48_X17Y143}
#resize_pblock [get_pblocks axi_register_slice_2] -add {RAMB18_X7Y140:RAMB18_X14Y143}
#resize_pblock [get_pblocks axi_register_slice_2] -add {RAMB36_X7Y70:RAMB36_X14Y71}
####DMA_PCIE####
#create_pblock pblock_dma_pcie_0
#add_cells_to_pblock [get_pblocks pblock_dma_pcie_0] [get_cells -quiet [list OpenCL_static_i/static_region/dma_pcie_0]]
#resize_pblock [get_pblocks pblock_dma_pcie_0] -add {SLICE_X140Y360:SLICE_X221Y499}
#resize_pblock [get_pblocks pblock_dma_pcie_0] -add {DSP48_X11Y144:DSP48_X17Y199}
#resize_pblock [get_pblocks pblock_dma_pcie_0] -add {PCIE3_X0Y2:PCIE3_X0Y2}
#resize_pblock [get_pblocks pblock_dma_pcie_0] -add {RAMB18_X9Y144:RAMB18_X14Y199}
#resize_pblock [get_pblocks pblock_dma_pcie_0] -add {RAMB36_X9Y72:RAMB36_X14Y99}
# (2) PPRange change: use wildcard; shift-up due to PBLOCK shift-up
#set_property HD.PARTPIN_RANGE {SLICE_X10Y320:SLICE_X211Y349} [get_pins OpenCL_static_i/u_ocl_region/*]
#set_property HD.PARTPIN_RANGE {SLICE_X10Y304:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/*]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/*]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/*]
# (3) PROHIBIT only for CFG site
#set_property PROHIBIT true [get_sites SLICE_X90Y200]
#set_property PROHIBIT true [get_sites SLICE_X91Y200]
#set_property PROHIBIT true [get_sites SLICE_X90Y201]
#set_property PROHIBIT true [get_sites SLICE_X91Y201]
#set_property PROHIBIT true [get_sites SLICE_X90Y202]
#set_property PROHIBIT true [get_sites SLICE_X91Y202]
#set_property PROHIBIT true [get_sites SLICE_X90Y203]
#set_property PROHIBIT true [get_sites SLICE_X91Y203]
#set_property PROHIBIT true [get_sites SLICE_X90Y204]
#set_property PROHIBIT true [get_sites SLICE_X91Y204]
#set_property PROHIBIT true [get_sites SLICE_X90Y205]
#set_property PROHIBIT true [get_sites SLICE_X91Y205]
#set_property PROHIBIT true [get_sites SLICE_X90Y206]
#set_property PROHIBIT true [get_sites SLICE_X91Y206]
#set_property PROHIBIT true [get_sites SLICE_X90Y207]
#set_property PROHIBIT true [get_sites SLICE_X91Y207]
#set_property PROHIBIT true [get_sites SLICE_X90Y208]
#set_property PROHIBIT true [get_sites SLICE_X91Y208]
#set_property PROHIBIT true [get_sites SLICE_X90Y209]
#set_property PROHIBIT true [get_sites SLICE_X91Y209]
#set_property PROHIBIT true [get_sites SLICE_X90Y210]
#set_property PROHIBIT true [get_sites SLICE_X91Y210]
#set_property PROHIBIT true [get_sites SLICE_X90Y211]
#set_property PROHIBIT true [get_sites SLICE_X91Y211]
#set_property PROHIBIT true [get_sites SLICE_X90Y212]
#set_property PROHIBIT true [get_sites SLICE_X91Y212]
#set_property PROHIBIT true [get_sites SLICE_X90Y213]
#set_property PROHIBIT true [get_sites SLICE_X91Y213]
#set_property PROHIBIT true [get_sites SLICE_X90Y214]
#set_property PROHIBIT true [get_sites SLICE_X91Y214]
#set_property PROHIBIT true [get_sites SLICE_X90Y215]
#set_property PROHIBIT true [get_sites SLICE_X91Y215]
#set_property PROHIBIT true [get_sites SLICE_X90Y216]
#set_property PROHIBIT true [get_sites SLICE_X91Y216]
#set_property PROHIBIT true [get_sites SLICE_X90Y217]
#set_property PROHIBIT true [get_sites SLICE_X91Y217]
#set_property PROHIBIT true [get_sites SLICE_X90Y218]
#set_property PROHIBIT true [get_sites SLICE_X91Y218]
#set_property PROHIBIT true [get_sites SLICE_X90Y219]
#set_property PROHIBIT true [get_sites SLICE_X91Y219]
#set_property PROHIBIT true [get_sites SLICE_X90Y220]
#set_property PROHIBIT true [get_sites SLICE_X91Y220]
#set_property PROHIBIT true [get_sites SLICE_X90Y221]
#set_property PROHIBIT true [get_sites SLICE_X91Y221]
#set_property PROHIBIT true [get_sites SLICE_X90Y222]
#set_property PROHIBIT true [get_sites SLICE_X91Y222]
#set_property PROHIBIT true [get_sites SLICE_X90Y223]
#set_property PROHIBIT true [get_sites SLICE_X91Y223]
#set_property PROHIBIT true [get_sites SLICE_X90Y224]
#set_property PROHIBIT true [get_sites SLICE_X91Y224]
#set_property PROHIBIT true [get_sites SLICE_X90Y225]
#set_property PROHIBIT true [get_sites SLICE_X91Y225]
#set_property PROHIBIT true [get_sites SLICE_X90Y226]
#set_property PROHIBIT true [get_sites SLICE_X91Y226]
#set_property PROHIBIT true [get_sites SLICE_X90Y227]
#set_property PROHIBIT true [get_sites SLICE_X91Y227]
#set_property PROHIBIT true [get_sites SLICE_X90Y228]
#set_property PROHIBIT true [get_sites SLICE_X91Y228]
#set_property PROHIBIT true [get_sites SLICE_X90Y229]
#set_property PROHIBIT true [get_sites SLICE_X91Y229]
#set_property PROHIBIT true [get_sites SLICE_X90Y230]
#set_property PROHIBIT true [get_sites SLICE_X91Y230]
#set_property PROHIBIT true [get_sites SLICE_X90Y231]
#set_property PROHIBIT true [get_sites SLICE_X91Y231]
#set_property PROHIBIT true [get_sites SLICE_X90Y232]
#set_property PROHIBIT true [get_sites SLICE_X91Y232]
#set_property PROHIBIT true [get_sites SLICE_X90Y233]
#set_property PROHIBIT true [get_sites SLICE_X91Y233]
#set_property PROHIBIT true [get_sites SLICE_X90Y234]
#set_property PROHIBIT true [get_sites SLICE_X91Y234]
#set_property PROHIBIT true [get_sites SLICE_X90Y235]
#set_property PROHIBIT true [get_sites SLICE_X91Y235]
#set_property PROHIBIT true [get_sites SLICE_X90Y236]
#set_property PROHIBIT true [get_sites SLICE_X91Y236]
#set_property PROHIBIT true [get_sites SLICE_X90Y237]
#set_property PROHIBIT true [get_sites SLICE_X91Y237]
#set_property PROHIBIT true [get_sites SLICE_X90Y238]
#set_property PROHIBIT true [get_sites SLICE_X91Y238]
#set_property PROHIBIT true [get_sites SLICE_X90Y239]
#set_property PROHIBIT true [get_sites SLICE_X91Y239]
#set_property PROHIBIT true [get_sites SLICE_X90Y240]
#set_property PROHIBIT true [get_sites SLICE_X91Y240]
#set_property PROHIBIT true [get_sites SLICE_X90Y241]
#set_property PROHIBIT true [get_sites SLICE_X91Y241]
#set_property PROHIBIT true [get_sites SLICE_X90Y242]
#set_property PROHIBIT true [get_sites SLICE_X91Y242]
#set_property PROHIBIT true [get_sites SLICE_X90Y243]
#set_property PROHIBIT true [get_sites SLICE_X91Y243]
#set_property PROHIBIT true [get_sites SLICE_X90Y244]
#set_property PROHIBIT true [get_sites SLICE_X91Y244]
#set_property PROHIBIT true [get_sites SLICE_X90Y245]
#set_property PROHIBIT true [get_sites SLICE_X91Y245]
#set_property PROHIBIT true [get_sites SLICE_X90Y246]
#set_property PROHIBIT true [get_sites SLICE_X91Y246]
#set_property PROHIBIT true [get_sites SLICE_X91Y247]
#set_property PROHIBIT true [get_sites SLICE_X90Y248]
#set_property PROHIBIT true [get_sites SLICE_X91Y248]
#set_property PROHIBIT true [get_sites SLICE_X90Y249]
#set_property PROHIBIT true [get_sites SLICE_X91Y249]
#set_property PROHIBIT true [get_sites SLICE_X90Y250]
#set_property PROHIBIT true [get_sites SLICE_X91Y250]
#set_property PROHIBIT true [get_sites SLICE_X90Y251]
#set_property PROHIBIT true [get_sites SLICE_X91Y251]
#set_property PROHIBIT true [get_sites SLICE_X90Y252]
#set_property PROHIBIT true [get_sites SLICE_X91Y252]
#set_property PROHIBIT true [get_sites SLICE_X90Y253]
#set_property PROHIBIT true [get_sites SLICE_X91Y253]
#set_property PROHIBIT true [get_sites SLICE_X90Y254]
#set_property PROHIBIT true [get_sites SLICE_X91Y254]
#set_property PROHIBIT true [get_sites SLICE_X90Y255]
#set_property PROHIBIT true [get_sites SLICE_X91Y255]
#set_property PROHIBIT true [get_sites SLICE_X90Y256]
#set_property PROHIBIT true [get_sites SLICE_X91Y256]
#set_property PROHIBIT true [get_sites SLICE_X90Y257]
#set_property PROHIBIT true [get_sites SLICE_X91Y257]
#set_property PROHIBIT true [get_sites SLICE_X90Y258]
#set_property PROHIBIT true [get_sites SLICE_X91Y258]
#set_property PROHIBIT true [get_sites SLICE_X90Y259]
#set_property PROHIBIT true [get_sites SLICE_X91Y259]
#set_property PROHIBIT true [get_sites SLICE_X90Y260]
#set_property PROHIBIT true [get_sites SLICE_X91Y260]
#set_property PROHIBIT true [get_sites SLICE_X90Y261]
#set_property PROHIBIT true [get_sites SLICE_X91Y261]
#set_property PROHIBIT true [get_sites SLICE_X91Y262]
#set_property PROHIBIT true [get_sites SLICE_X90Y263]
#set_property PROHIBIT true [get_sites SLICE_X91Y263]
#set_property PROHIBIT true [get_sites SLICE_X90Y264]
#set_property PROHIBIT true [get_sites SLICE_X91Y264]
#set_property PROHIBIT true [get_sites SLICE_X90Y265]
#set_property PROHIBIT true [get_sites SLICE_X91Y265]
#set_property PROHIBIT true [get_sites SLICE_X90Y266]
#set_property PROHIBIT true [get_sites SLICE_X91Y266]
#set_property PROHIBIT true [get_sites SLICE_X90Y267]
#set_property PROHIBIT true [get_sites SLICE_X91Y267]
#set_property PROHIBIT true [get_sites SLICE_X90Y268]
#set_property PROHIBIT true [get_sites SLICE_X91Y268]
#set_property PROHIBIT true [get_sites SLICE_X90Y269]
#set_property PROHIBIT true [get_sites SLICE_X91Y269]
#set_property PROHIBIT true [get_sites SLICE_X90Y270]
#set_property PROHIBIT true [get_sites SLICE_X91Y270]
#set_property PROHIBIT true [get_sites SLICE_X90Y271]
#set_property PROHIBIT true [get_sites SLICE_X91Y271]
#set_property PROHIBIT true [get_sites SLICE_X90Y272]
#set_property PROHIBIT true [get_sites SLICE_X91Y272]
#set_property PROHIBIT true [get_sites SLICE_X90Y273]
#set_property PROHIBIT true [get_sites SLICE_X91Y273]
#set_property PROHIBIT true [get_sites SLICE_X90Y274]
#set_property PROHIBIT true [get_sites SLICE_X91Y274]
#set_property PROHIBIT true [get_sites SLICE_X90Y275]
#set_property PROHIBIT true [get_sites SLICE_X91Y275]
#set_property PROHIBIT true [get_sites SLICE_X90Y276]
#set_property PROHIBIT true [get_sites SLICE_X91Y276]
#set_property PROHIBIT true [get_sites SLICE_X91Y277]
#set_property PROHIBIT true [get_sites SLICE_X90Y278]
#set_property PROHIBIT true [get_sites SLICE_X91Y278]
#set_property PROHIBIT true [get_sites SLICE_X90Y279]
#set_property PROHIBIT true [get_sites SLICE_X91Y279]
#set_property PROHIBIT true [get_sites SLICE_X90Y280]
#set_property PROHIBIT true [get_sites SLICE_X91Y280]
#set_property PROHIBIT true [get_sites SLICE_X90Y281]
#set_property PROHIBIT true [get_sites SLICE_X91Y281]
#set_property PROHIBIT true [get_sites SLICE_X90Y282]
#set_property PROHIBIT true [get_sites SLICE_X91Y282]
#set_property PROHIBIT true [get_sites SLICE_X90Y283]
#set_property PROHIBIT true [get_sites SLICE_X91Y283]
#set_property PROHIBIT true [get_sites SLICE_X90Y284]
#set_property PROHIBIT true [get_sites SLICE_X91Y284]
#set_property PROHIBIT true [get_sites SLICE_X90Y285]
#set_property PROHIBIT true [get_sites SLICE_X91Y285]
#set_property PROHIBIT true [get_sites SLICE_X90Y286]
#set_property PROHIBIT true [get_sites SLICE_X91Y286]
#set_property PROHIBIT true [get_sites SLICE_X90Y287]
#set_property PROHIBIT true [get_sites SLICE_X91Y287]
#set_property PROHIBIT true [get_sites SLICE_X90Y288]
#set_property PROHIBIT true [get_sites SLICE_X91Y288]
#set_property PROHIBIT true [get_sites SLICE_X90Y289]
#set_property PROHIBIT true [get_sites SLICE_X91Y289]
#set_property PROHIBIT true [get_sites SLICE_X90Y290]
#set_property PROHIBIT true [get_sites SLICE_X91Y290]
#set_property PROHIBIT true [get_sites SLICE_X90Y291]
#set_property PROHIBIT true [get_sites SLICE_X91Y291]
#set_property PROHIBIT true [get_sites SLICE_X90Y292]
#set_property PROHIBIT true [get_sites SLICE_X91Y292]
#set_property PROHIBIT true [get_sites SLICE_X90Y293]
#set_property PROHIBIT true [get_sites SLICE_X91Y293]
#set_property PROHIBIT true [get_sites SLICE_X90Y294]
#set_property PROHIBIT true [get_sites SLICE_X91Y294]
#set_property PROHIBIT true [get_sites SLICE_X90Y295]
#set_property PROHIBIT true [get_sites SLICE_X91Y295]
#set_property PROHIBIT true [get_sites SLICE_X90Y296]
#set_property PROHIBIT true [get_sites SLICE_X91Y296]
#set_property PROHIBIT true [get_sites SLICE_X90Y297]
#set_property PROHIBIT true [get_sites SLICE_X91Y297]
#set_property PROHIBIT true [get_sites SLICE_X91Y298]
#set_property PROHIBIT true [get_sites SLICE_X90Y299]
#set_property PROHIBIT true [get_sites SLICE_X91Y299]
#set_property PROHIBIT true [get_sites SLICE_X90Y298]
#set_property PROHIBIT true [get_sites SLICE_X90Y247]
#set_property PROHIBIT true [get_sites SLICE_X90Y277]
#set_property PROHIBIT true [get_sites SLICE_X90Y262]
set_property BITSTREAM.CONFIG.CONFIGRATE 6 [current_design]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {OpenCL_static_i/util_ds_buf_0/U0/IBUF_OUT[0]}]

set_property BEL MMCME2_ADV [get_cells OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i]
set_property LOC MMCME2_ADV_X1Y8 [get_cells OpenCL_static_i/dma_pcie_0/inst/pcie3_7x_v1_3_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i]








####################################################################################
# Constraints from file : 'xsdbm.xdc'
####################################################################################


##
## Create Clock Constraints on BSCAN ports DRCK & UPDATE
##
##
## Timing Exceptions on DRCK & UPDATE clocks
##


####################################################################################
# Constraints from file : 'ila.xdc'
####################################################################################


##
## ARM and HALT transfer false paths
##

##
## ILA Register False Paths
##

##
## Match Unit Configuration to Match Output false path
##

##
## ILA Capture Block False Paths
##

##
## ILA Capture Address Generation False Paths
##

##
## ILA Capture Controller Block False Paths
##

##
## ILA Capture State to XSDB register False Paths
##

##
## ILA Sample Counter Match Condition out False Paths
##

##
## ILA Window Counter Match Condition out False Paths
##


##
## Deprecated Constraints
##
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_*/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL } ] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_trig/U_TM/G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1*" && IS_SEQUENTIAL } ]
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/*" && IS_SEQUENTIAL } ] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]
#set_false_path -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]
#set_false_path -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]
#set_false_path -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_trig/U_TM/G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE*" && IS_SEQUENTIAL } ] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_trig/U_TM/G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_trig/genblk1[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE*" && IS_SEQUENTIAL } ] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_trig/genblk*[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/genblk1[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/u_srl_drive/CLK}] -to [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/genblk1[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/genblk1[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK}] -to [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/genblk1[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/u_srl_drive/CLK}] -to [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK}] -to [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]
#set_false_path -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_trig/U_TM/G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]
#set_false_path -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_trig/U_TM/G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]
#set_false_path -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_trig/genblk1[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]
#set_false_path -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_trig/genblk1[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]
#set_false_path -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_trig/genblk1[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O*" && IS_SEQUENTIAL } ]




####################################################################################
# Constraints from file : 'bitstream_fifo_clocks.xdc'
####################################################################################

################################################################################
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
################################################################################
#------------------------------------------------------------------------------#
#                         Native FIFO Constraints                              #
#------------------------------------------------------------------------------#


# Ignore paths from the write clock to the read data registers for Asynchronous Distributed RAM based FIFO

# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO


################################################################################


####################################################################################
# Constraints from file : 'OpenCL_static_axi_dwidth_converter_0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "OpenCL_static_axi_dwidth_converter_0_0"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'OpenCL_static_fifo_generator_0_0_clocks.xdc'
####################################################################################

################################################################################
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
################################################################################
#------------------------------------------------------------------------------#
#                             AXI FIFO Constraints                             #
#------------------------------------------------------------------------------#

# Ignore paths from the write clock to the read data registers for Distributed RAM based FIFO
# Ignore paths from the write clock to the read data registers for Distributed RAM based FIFO

# Ignore paths from the write clock to the read data registers for Distributed RAM based FIFO


# This example is using the Set Max Delay constrains for the cross clock domain pointers on Write Address channel FIFO



# This example is using the Set Max Delay constrains for the cross clock domain pointers on Write Data channel FIFO



# This example is using the Set Max Delay constrains for the cross clock domain pointers on Write Response channel FIFO



# This example is using the Set Max Delay constrains for the cross clock domain pointers on Read Address channel FIFO



# This example is using the Set Max Delay constrains for the cross clock domain pointers on Read Data channel FIFO



################################################################################


####################################################################################
# Constraints from file : 'bd_1_eth_buf_0.xdc'
####################################################################################



# Single bit CDC synchronisers to set/clear interrupt signals
# -----------------------------------------------------------

# The timing of these single bits is judged to be none critical so false_path is used instead of
# max_delay.  Interrupts will fire when the false_path signals cross the clock domain; using a
# max_delay constraint may make interrupts fire a few ns earlier, but since these are used by
# SW, a few ns makes little difference.

#set_false_path -from [get_ports {EMAC_RX_DCM_LOCKED_INT}] # May be needed in 1000BASE-X/SGMII mode or always optimised away in the system?
#set_false_path -from [get_ports {EMAC_RESET_DONE_INT}]    # Always being optimised away in the system?

# Tx Pause value passed from AXI-Lite domain into the MAC Tx - pause_req / pause_value
# ------------------------------------------------------------------------------------

# This is very standard bus crossings methodology.  When the bus is updated (clk_a2b_bus_reg[*]) in
# its source clock domain, a single bit is toggled (ClkASignalToggle_reg); this single bit is
# passed across the clock domain and its change of state is detected in the new clock domain.  When
# this occurs, the bus, held stable on the source clock domain, can be sampled in the new clock
# domain safely.  The rules for this are:
#   * We are not concerned with how long it takes for the toggle bit to cross the clock domain so
#     it is false_path -ed
#   * However, we NEED the bus to be stable when sampled, so we need to use a max_delay on all bits
#     so we know that all bits of the bus have arrived at the destination sampling flip-flops when
#     sampled.  The minimum route delay for the toggle signal is here assumed to be 0 ns for the
#     CDC route, then we have 5 synchronisation flip-flops in the new clock domain before
#     combinatorial toggle detection is performed (requiring one further clock period).  The first
#     of these 5 sync flip-flops could be transparant (change to new logic state immediately), so we
#     have 4 clock periods remaining for the synchroniser, plus one for the toggle detection = 5
#     clock periods. So maximum route delay (worst case) can be 5 x 8 ns = 40 ns (minus the setup
#     requirement of the sampling flip-flop) for the circuit to guarantee that it will work. Here I
#     used 32 ns to provide more than enough margin (8ns) for the flip-flop setup requirement.
#
#     So all bits of clk_a2b_bus_reg[*] will be routed in < 32 ns and the circuit will be reliable.
#     Were this unconstrainted, and if the router sent just one of these bits around the FPGA and
#     its unconstrainted route was greated than approximately 40 ns, this circuit could sample an
#     incorrect value.


# Configuration logic CDC
# -----------------------

# Standard bus crossings methodology again (see above comments for Tx Pause).  Again the control
# (toggle) signal is false-path ed, but the static bus to be sampled is max_delay constrained.  This
# is also the same calculation as above (5 clock periods max delay into the new clock domain).  Note
# that here, There are 3 different toggle control signals: all from the AXI-Lite clock domain into:
#    * TEMAC Rx clock domain (max 125MHz)
#    * TEMAC Tx clock domain (max 125MHz)
#    * AXI-S  (assumed to be max 125 MHz) - this seems to be stripped through so is commented out

#set_false_path -from [get_cells {*sample_axi_str_config/ClkASignalToggle_reg}]   -to [get_cells {*sample_axi_str_config/data_sync/data_sync0_i}]

# Adding a generic false path and a generic max delay  constraint for remaining paths

##### WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis.
#### set_false_path -hold -to [get_pins -hier -regexp {.*/ClkBAxiEthBClkCrsBusOut_reg.*D}]



# Ignore paths to the asynchronous reset port of the reset synchronization module
# -------------------------------------------------------------------------------

# Rx data path CDC crossing
# -------------------------

# The following constraints are for gray coded busses.  Gray codes work by having only a single bit
# that changes per clock cycle: therefore all but 1 bit should be stable for sample at any time on
# the new clock domain. The single bit causes some uncertainty but only by 1 (equivalent binary
# value) - so we may sample either the very latest value, or at worst case, the previous value.

# However, we have to ensure that the route delay for all bits is < 1 clock period; if there were
# no max_delay constraints on this bus, it is possible that 1 single bit of this bus could be
# routed round the FPGA and have a routing delay > 1 clock period.  If this were the case, then
# this bit, arriving late, could coincide with the next bit changing; on the sample side, 2 bits
# could have changed at once giving 2 bits of uncertainty and the equivalent binary value is
# no-longer reliable.  Adding the max_delay constraint here to be < 1 clock period will ensure that
# this gray code crossing is reliable.







####################################################################################
# Constraints from file : 'bd_1_eth_mac_0_clocks.xdc'
####################################################################################


############################################################
# Obtain input clocks from top level XDC                   #
############################################################

#
####
#######
##########
#############
#################
#BLOCK CONSTRAINTS

############################################################
# Crossing of Clock Domain Constraints: please do not edit #
############################################################

# set a false path for the IPIF

# set a false path for the static config registers



####################################################################################
# Constraints from file : 'OpenCL_static_axi_dwidth_converter_0_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "OpenCL_static_axi_dwidth_converter_0_2"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'OpenCL_static_fifo_generator_0_1_clocks.xdc'
####################################################################################

################################################################################
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
################################################################################
#------------------------------------------------------------------------------#
#                             AXI FIFO Constraints                             #
#------------------------------------------------------------------------------#

# Ignore paths from the write clock to the read data registers for Distributed RAM based FIFO
# Ignore paths from the write clock to the read data registers for Distributed RAM based FIFO

# Ignore paths from the write clock to the read data registers for Distributed RAM based FIFO


# This example is using the Set Max Delay constrains for the cross clock domain pointers on Write Address channel FIFO



# This example is using the Set Max Delay constrains for the cross clock domain pointers on Write Data channel FIFO



# This example is using the Set Max Delay constrains for the cross clock domain pointers on Write Response channel FIFO



# This example is using the Set Max Delay constrains for the cross clock domain pointers on Read Address channel FIFO



# This example is using the Set Max Delay constrains for the cross clock domain pointers on Read Data channel FIFO



################################################################################


####################################################################################
# Constraints from file : 'OpenCL_static_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "OpenCL_static_auto_cc_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#


####################################################################################
# Constraints from file : 'OpenCL_static_auto_cc_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "OpenCL_static_auto_cc_1"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#


####################################################################################
# Constraints from file : 'OpenCL_static_auto_cc_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "OpenCL_static_auto_cc_2"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#


####################################################################################
# Constraints from file : 'OpenCL_static_auto_cc_3_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "OpenCL_static_auto_cc_3"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#


####################################################################################
# Constraints from file : 'clock_groups.xdc'
####################################################################################



#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/S_AXI_wvalid]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wstrb[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wstrb[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[8]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[30]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[28]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[26]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[25]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[23]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[20]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[18]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[16]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[15]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[13]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[10]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/S_AXI_rvalid]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/S_AXI_rready]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[31]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[11]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_bresp[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/S_AXI_bready]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/S_AXI_awvalid]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awprot[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awprot[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[9]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[16]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[14]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[12]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[11]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_arprot[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_arprot[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[8]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[15]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[13]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[12]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[10]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_wvalid]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[8]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[63]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[58]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[53]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[48]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[43]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[38]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[33]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[28]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[23]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[19]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[18]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[17]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[13]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[12]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[9]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[99]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[94]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[93]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[90]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[89]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[88]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[84]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[79]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[78]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[74]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[73]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[69]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[68]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[64]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[63]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[59]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[58]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[54]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[53]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[52]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[511]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[510]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[505]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[502]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[501]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[500]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[49]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[498]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[495]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[491]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[490]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[48]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[487]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[486]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[485]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[482]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[481]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[480]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[47]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[476]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[475]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[471]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[469]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[468]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[464]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[463]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[461]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[459]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[454]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[451]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[44]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[449]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[447]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[444]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[441]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[43]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[439]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[437]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[434]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[432]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[431]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[42]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[429]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[424]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[421]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[419]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[417]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[414]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[411]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[401]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[39]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[394]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[38]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[389]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[37]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[379]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[378]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[374]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[373]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[369]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[368]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[364]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[363]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[359]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[358]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[354]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[353]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[34]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[349]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[348]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[343]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[339]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[338]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[334]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[333]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[32]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[329]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[324]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[319]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[318]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[314]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[313]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[309]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[308]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[304]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[303]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[299]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[298]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[294]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[293]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[28]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[289]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[288]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[284]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[279]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[278]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[274]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[273]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[269]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[264]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[259]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[258]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[257]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[256]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[254]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[253]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[24]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[249]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[248]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[244]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[243]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[239]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[238]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[234]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[233]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[229]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[228]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[226]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[224]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[219]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[214]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[213]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[209]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[208]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[205]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[204]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[203]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[19]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[199]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[198]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[194]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[193]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[189]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[188]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[185]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[184]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[183]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[179]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[178]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[175]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[174]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[173]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[172]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[169]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[168]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[164]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[159]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[158]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[154]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[153]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[152]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[14]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[149]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[148]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[144]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[13]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[139]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[134]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[133]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[129]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[124]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[123]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[119]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[118]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[114]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[113]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[10]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[109]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[108]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[104]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[103]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rresp[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rresp[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_rready]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_rlast]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rid[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[9]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[97]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[95]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[94]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[92]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[90]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[89]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[88]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[87]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[84]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[82]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[80]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[79]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[78]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[77]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[74]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[73]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[72]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[70]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[69]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[68]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[67]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[64]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[63]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[62]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[59]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[58]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[57]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[54]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[53]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[52]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[511]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[506]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[501]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[49]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[496]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[491]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[48]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[486]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[481]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[47]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[476]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[471]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[466]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[461]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[456]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[451]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[44]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[447]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[446]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[441]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[43]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[436]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[432]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[431]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[430]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[42]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[426]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[420]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[406]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[402]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[39]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[397]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[392]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[38]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[387]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[382]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[37]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[377]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[376]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[372]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[371]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[370]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[367]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[366]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[364]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[361]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[356]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[351]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[34]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[346]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[345]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[341]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[340]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[33]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[336]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[334]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[332]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[331]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[330]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[32]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[327]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[326]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[312]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[308]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[307]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[302]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[301]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[29]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[298]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[297]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[296]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[294]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[292]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[291]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[28]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[288]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[287]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[286]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[284]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[282]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[281]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[27]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[278]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[277]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[276]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[274]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[272]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[271]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[268]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[267]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[266]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[264]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[262]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[261]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[257]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[256]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[254]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[252]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[251]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[250]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[24]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[248]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[247]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[246]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[244]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[242]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[241]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[238]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[237]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[236]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[234]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[232]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[231]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[22]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[228]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[227]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[226]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[224]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[222]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[221]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[217]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[216]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[214]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[212]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[20]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[208]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[207]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[204]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[201]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[19]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[197]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[196]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[194]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[191]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[189]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[187]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[186]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[184]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[182]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[181]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[17]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[177]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[176]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[174]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[171]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[166]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[164]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[162]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[160]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[15]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[156]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[154]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[151]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[150]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[14]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[147]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[146]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[144]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[141]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[140]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[136]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[134]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[131]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[130]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[12]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[127]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[124]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[122]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[121]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[120]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[117]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[116]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[114]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[112]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[111]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[110]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[10]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[107]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[106]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[104]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[103]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[102]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_bready]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_bid[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_bid[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_bid[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_awready]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awqos[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awqos[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awqos[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awlen[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awlen[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awlen[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awlen[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awlen[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awid[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awid[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awcache[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awcache[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awburst[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[9]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[8]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[28]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[23]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[22]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[18]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[17]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[13]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[12]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arqos[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arlen[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arlen[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arid[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arid[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arcache[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arburst[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[31]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[27]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[26]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[25]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[22]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[21]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[20]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[17]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[15]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[12]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/KERNEL_RESET]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/INTERCONNECT_RESET]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[23]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[128]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[218]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[223]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[323]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[328]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[25]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[30]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[35]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[65]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[100]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[472]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[477]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[492]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[497]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[507]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awcache[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awburst[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[109]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[83]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[18]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[62]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[30]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[35]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[40]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[60]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[16]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[26]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[36]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[46]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[56]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[66]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[76]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[86]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[96]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[106]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[116]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[126]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[136]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[146]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[156]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[166]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[176]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[186]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[196]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[206]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[216]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[236]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[241]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[246]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[266]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[276]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[281]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[291]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[301]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[311]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[321]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[331]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[341]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[351]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[361]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[371]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[381]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[391]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[427]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[457]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[467]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[180]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[200]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[260]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[270]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[280]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[290]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[300]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[310]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[320]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[335]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[410]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[425]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[57]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[62]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[72]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[77]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[82]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[87]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[92]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[97]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[102]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[107]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[137]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[142]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[147]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[157]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[162]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[167]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[177]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[197]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[207]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[217]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[247]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[277]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[327]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[357]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[367]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[377]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[387]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[223]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[233]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[243]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[253]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[263]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[273]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[283]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[293]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[303]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[313]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[353]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[19]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_bresp[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[37]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[42]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[163]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[20]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_wready]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[12]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[17]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[22]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[27]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/S_AXI_arready]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[11]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[16]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/S_AXI_wready]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wstrb[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[9]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[14]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[19]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[24]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[29]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awprot[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[8]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[13]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[263]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[268]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[283]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[126]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[93]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/S_AXI_bvalid]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[11]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[21]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[317]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[337]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[220]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[22]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[40]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[45]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[50]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[55]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[60]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[85]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[75]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[474]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[479]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[484]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[489]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[494]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[499]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[504]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[509]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awqos[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awprot[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awcache[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awsize[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awlen[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[10]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[15]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[20]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[25]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[30]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awid[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rresp[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[9]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[19]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[14]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[24]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[29]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[27]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[57]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[8]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[350]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[355]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[360]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[365]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[375]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[380]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[385]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[390]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[395]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[400]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[405]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[415]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arqos[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[344]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[192]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[112]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[340]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[383]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[21]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[312]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[362]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[372]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[382]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[402]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[412]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[422]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[462]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[105]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[115]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[125]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[135]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[145]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[155]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[185]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[195]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[205]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[215]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[265]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[435]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[440]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[445]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[450]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[455]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[460]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[465]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[470]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[182]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[475]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[480]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[192]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[485]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[495]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[500]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[212]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[510]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[222]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rid[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arprot[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arlock[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[242]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arlen[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[272]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[302]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[412]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[28]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_arprot[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[8]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[342]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[230]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[165]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[235]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[46]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[225]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[245]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[218]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[45]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[25]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[9]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[14]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wstrb[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[280]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[360]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[235]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[255]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_araddr[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[381]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[473]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[483]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[493]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[503]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[508]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awprot[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[169]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[158]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[163]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[505]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arqos[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arsize[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[429]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[444]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awprot[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[11]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[83]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[98]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[143]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[44]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[49]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[75]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[100]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[105]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[317]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[180]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[26]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[24]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[265]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[355]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[140]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[200]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[215]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[230]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[245]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[260]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[384]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[399]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[23]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[346]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[406]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[436]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[119]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[149]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[354]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[384]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[47]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[490]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[202]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[290]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[15]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[376]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[407]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[33]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awlen[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[206]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[120]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[130]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[135]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[155]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[160]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[190]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[195]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[220]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[270]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[275]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[285]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[345]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[422]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[437]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[18]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/S_AXI_arvalid]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[225]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[240]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[250]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[255]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[269]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[335]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[209]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[15]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[29]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[324]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[52]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[201]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[80]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[125]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[110]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[210]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[482]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arid[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[316]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[292]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_bid[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[170]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[95]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arlen[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arcache[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[275]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_bresp[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rid[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[497]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[467]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[322]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[150]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[452]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[286]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[28]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[161]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[15]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[13]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[168]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[30]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[138]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[23]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arid[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[26]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[30]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[142]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[145]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[115]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[85]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[55]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[262]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[258]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[347]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[16]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[11]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[454]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arprot[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[479]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[16]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[27]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[506]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[496]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[452]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[362]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[357]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[352]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[202]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[172]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[167]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[157]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[152]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[137]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[132]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[321]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[434]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[311]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[416]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[401]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[386]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[213]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[203]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[198]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[193]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[188]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[183]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[178]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[191]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[342]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[15]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[10]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[31]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[31]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[369]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[339]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[356]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[326]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[306]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[296]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[30]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[10]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_bresp[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arlen[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arsize[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arcache[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arqos[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rid[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[509]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[504]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[499]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[494]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[489]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[484]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[474]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[469]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[464]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[459]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[449]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[439]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[424]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[419]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[414]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[404]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[394]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[389]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[374]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[359]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[349]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[344]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[329]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[314]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[304]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[307]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[297]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[282]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[267]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[252]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[237]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[232]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[227]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[322]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[26]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_awaddr[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[9]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[14]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[421]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[411]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[271]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[70]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[65]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[60]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[50]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[45]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[40]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[35]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[25]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[20]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[59]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[54]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[39]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[34]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[18]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[13]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[210]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[211]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[442]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[330]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[325]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[320]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[295]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/S_AXI_awready]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[27]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[22]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[17]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[12]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_wdata[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[98]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[71]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[91]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[50]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[10]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[5]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awid[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[31]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[21]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[16]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awsize[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awlock[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[391]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[10]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[29]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arlen[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arsize[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arprot[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rid[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[503]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[493]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[483]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[473]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[463]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[453]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[433]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[423]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[403]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[393]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[373]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[363]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[343]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[333]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[323]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_bid[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[9]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[199]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[179]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[159]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[139]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[129]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[466]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[456]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[446]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[426]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[173]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[350]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[101]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[96]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[91]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[86]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[81]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[76]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[71]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[66]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[61]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[51]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[46]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[41]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[36]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[21]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[16]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[11]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_rvalid]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[24]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arlen[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arcache[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_arvalid]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[508]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[498]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[443]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[438]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[418]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[413]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[338]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[328]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[318]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[305]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[295]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[285]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[56]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[27]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[67]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[22]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[17]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[12]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[56]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[51]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[41]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[8]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[477]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[397]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[392]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[187]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[61]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[36]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[21]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[16]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[11]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[6]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[14]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_wlast]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_bvalid]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arid[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[23]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[18]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_araddr[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arlen[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_arburst[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_arready]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[507]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[502]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[492]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[487]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[472]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[462]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[457]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[442]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[427]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[417]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[299]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[20]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[133]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[123]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[128]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[118]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[113]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[108]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[465]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[460]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[455]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[445]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[440]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[29]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[470]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[315]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[310]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[305]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[300]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[458]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[468]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[409]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[404]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[99]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[287]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[132]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[127]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[122]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[117]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[153]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[148]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[143]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[138]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[450]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[435]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[430]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[425]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[420]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[415]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[410]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[405]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[400]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[395]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[390]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[385]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[380]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[375]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[370]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[365]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[13]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[8]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rdata[3]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/S_AXI_rresp[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awid[2]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[29]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[24]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[19]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[14]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awaddr[4]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awlen[7]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_awsize[0]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins OpenCL_static_i/u_ocl_region/M_AXI_awvalid]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[488]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[478]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[31]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[26]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[407]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[352]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[347]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[337]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[332]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[409]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[399]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[379]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[319]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[309]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[289]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[279]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[259]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[249]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[239]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[229]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[219]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[416]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[396]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[386]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[366]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[336]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[488]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[478]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[448]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[428]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[408]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[398]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[388]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[378]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[368]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[358]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[348]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[325]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[458]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[453]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[448]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[443]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[438]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[433]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[428]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[423]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[418]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[398]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[393]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[388]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[383]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[32]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[261]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[396]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[316]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[306]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[251]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[231]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[221]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[413]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[408]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[403]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[211]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[181]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[171]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[161]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[151]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[141]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[131]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[121]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[111]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[101]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[81]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[61]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[51]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[41]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[31]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[21]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[11]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wdata[1]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[55]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_wstrb[25]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[315]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[240]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[175]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[190]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[170]}]
#set_property HD.PARTPIN_RANGE {SLICE_X52Y348:SLICE_X103Y349 SLICE_X106Y300:SLICE_X210Y349} [get_pins {OpenCL_static_i/u_ocl_region/M_AXI_rdata[165]}]


