\hypertarget{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal_8h_source}{}\doxysection{stm32l4xx\+\_\+hal.\+h}
\label{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal_8h_source}\index{nucleo-\/l432c\_piezo-\/beeper/SwitchBuzz/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal.h@{nucleo-\/l432c\_piezo-\/beeper/SwitchBuzz/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal.h}}
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{20 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#ifndef STM32L4xx\_HAL\_H}}
\DoxyCodeLine{22 \textcolor{preprocessor}{\#define STM32L4xx\_HAL\_H}}
\DoxyCodeLine{23 }
\DoxyCodeLine{24 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{25  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{27 }
\DoxyCodeLine{28 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#include "{}stm32l4xx\_hal\_conf.h"{}}}
\DoxyCodeLine{30 }
\DoxyCodeLine{39 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{47 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{48 \{}
\DoxyCodeLine{49   \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabf4d022d85adb437a57c1f45d6345092}{HAL\_TICK\_FREQ\_10HZ}}         = 100U,}
\DoxyCodeLine{50   \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aacb1ef3a0e9632aafe0fd162e2cd88408}{HAL\_TICK\_FREQ\_100HZ}}        = 10U,}
\DoxyCodeLine{51   \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabef41c8ee13ca1d48eb49dac912f9689}{HAL\_TICK\_FREQ\_1KHZ}}         = 1U,}
\DoxyCodeLine{52   \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aa94e043d780eb1c36291338f6d6314e42}{HAL\_TICK\_FREQ\_DEFAULT}}      = \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabef41c8ee13ca1d48eb49dac912f9689}{HAL\_TICK\_FREQ\_1KHZ}}}
\DoxyCodeLine{53 \} \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\_TickFreqTypeDef}};}
\DoxyCodeLine{62 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{63 }
\DoxyCodeLine{75 \textcolor{preprocessor}{\#define SYSCFG\_BOOT\_MAINFLASH          0U}}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define SYSCFG\_BOOT\_SYSTEMFLASH        SYSCFG\_MEMRMP\_MEM\_MODE\_0}}
\DoxyCodeLine{77 }
\DoxyCodeLine{78 \textcolor{preprocessor}{\#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \(\backslash\)}}
\DoxyCodeLine{79 \textcolor{preprocessor}{    defined (STM32L496xx) || defined (STM32L4A6xx) || \(\backslash\)}}
\DoxyCodeLine{80 \textcolor{preprocessor}{    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \(\backslash\)}}
\DoxyCodeLine{81 \textcolor{preprocessor}{    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)}}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#define SYSCFG\_BOOT\_FMC                SYSCFG\_MEMRMP\_MEM\_MODE\_1}}
\DoxyCodeLine{83 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */}\textcolor{preprocessor}{}}
\DoxyCodeLine{84        \textcolor{comment}{/* STM32L496xx || STM32L4A6xx || */}}
\DoxyCodeLine{85        \textcolor{comment}{/* STM32L4P5xx || STM32L4Q5xx || */}}
\DoxyCodeLine{86        \textcolor{comment}{/* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */}}
\DoxyCodeLine{87 }
\DoxyCodeLine{88 \textcolor{preprocessor}{\#define SYSCFG\_BOOT\_SRAM               (SYSCFG\_MEMRMP\_MEM\_MODE\_1 | SYSCFG\_MEMRMP\_MEM\_MODE\_0)}}
\DoxyCodeLine{89 }
\DoxyCodeLine{90 \textcolor{preprocessor}{\#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)}}
\DoxyCodeLine{91 \textcolor{preprocessor}{\#define SYSCFG\_BOOT\_OCTOPSPI1          (SYSCFG\_MEMRMP\_MEM\_MODE\_2)}}
\DoxyCodeLine{92 \textcolor{preprocessor}{\#define SYSCFG\_BOOT\_OCTOPSPI2          (SYSCFG\_MEMRMP\_MEM\_MODE\_2 | SYSCFG\_MEMRMP\_MEM\_MODE\_0)}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define SYSCFG\_BOOT\_QUADSPI            (SYSCFG\_MEMRMP\_MEM\_MODE\_2 | SYSCFG\_MEMRMP\_MEM\_MODE\_1)}}
\DoxyCodeLine{95 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{96 }
\DoxyCodeLine{104 \textcolor{preprocessor}{\#define SYSCFG\_IT\_FPU\_IOC              SYSCFG\_CFGR1\_FPU\_IE\_0  }}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#define SYSCFG\_IT\_FPU\_DZC              SYSCFG\_CFGR1\_FPU\_IE\_1  }}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#define SYSCFG\_IT\_FPU\_UFC              SYSCFG\_CFGR1\_FPU\_IE\_2  }}
\DoxyCodeLine{107 \textcolor{preprocessor}{\#define SYSCFG\_IT\_FPU\_OFC              SYSCFG\_CFGR1\_FPU\_IE\_3  }}
\DoxyCodeLine{108 \textcolor{preprocessor}{\#define SYSCFG\_IT\_FPU\_IDC              SYSCFG\_CFGR1\_FPU\_IE\_4  }}
\DoxyCodeLine{109 \textcolor{preprocessor}{\#define SYSCFG\_IT\_FPU\_IXC              SYSCFG\_CFGR1\_FPU\_IE\_5  }}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE0          SYSCFG\_SWPR\_PAGE0 }}
\DoxyCodeLine{119 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE1          SYSCFG\_SWPR\_PAGE1 }}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE2          SYSCFG\_SWPR\_PAGE2 }}
\DoxyCodeLine{121 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE3          SYSCFG\_SWPR\_PAGE3 }}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE4          SYSCFG\_SWPR\_PAGE4 }}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE5          SYSCFG\_SWPR\_PAGE5 }}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE6          SYSCFG\_SWPR\_PAGE6 }}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE7          SYSCFG\_SWPR\_PAGE7 }}
\DoxyCodeLine{126 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE8          SYSCFG\_SWPR\_PAGE8 }}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE9          SYSCFG\_SWPR\_PAGE9 }}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE10         SYSCFG\_SWPR\_PAGE10 }}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE11         SYSCFG\_SWPR\_PAGE11 }}
\DoxyCodeLine{130 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE12         SYSCFG\_SWPR\_PAGE12 }}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE13         SYSCFG\_SWPR\_PAGE13 }}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE14         SYSCFG\_SWPR\_PAGE14 }}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE15         SYSCFG\_SWPR\_PAGE15 }}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#if defined(SYSCFG\_SWPR\_PAGE31)}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE16         SYSCFG\_SWPR\_PAGE16 }}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE17         SYSCFG\_SWPR\_PAGE17 }}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE18         SYSCFG\_SWPR\_PAGE18 }}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE19         SYSCFG\_SWPR\_PAGE19 }}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE20         SYSCFG\_SWPR\_PAGE20 }}
\DoxyCodeLine{140 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE21         SYSCFG\_SWPR\_PAGE21 }}
\DoxyCodeLine{141 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE22         SYSCFG\_SWPR\_PAGE22 }}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE23         SYSCFG\_SWPR\_PAGE23 }}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE24         SYSCFG\_SWPR\_PAGE24 }}
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE25         SYSCFG\_SWPR\_PAGE25 }}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE26         SYSCFG\_SWPR\_PAGE26 }}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE27         SYSCFG\_SWPR\_PAGE27 }}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE28         SYSCFG\_SWPR\_PAGE28 }}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE29         SYSCFG\_SWPR\_PAGE29 }}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE30         SYSCFG\_SWPR\_PAGE30 }}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE31         SYSCFG\_SWPR\_PAGE31 }}
\DoxyCodeLine{151 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SYSCFG\_SWPR\_PAGE31 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{152 }
\DoxyCodeLine{157 \textcolor{preprocessor}{\#if defined(SYSCFG\_SWPR2\_PAGE63)}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE32         SYSCFG\_SWPR2\_PAGE32 }}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE33         SYSCFG\_SWPR2\_PAGE33 }}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE34         SYSCFG\_SWPR2\_PAGE34 }}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE35         SYSCFG\_SWPR2\_PAGE35 }}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE36         SYSCFG\_SWPR2\_PAGE36 }}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE37         SYSCFG\_SWPR2\_PAGE37 }}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE38         SYSCFG\_SWPR2\_PAGE38 }}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE39         SYSCFG\_SWPR2\_PAGE39 }}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE40         SYSCFG\_SWPR2\_PAGE40 }}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE41         SYSCFG\_SWPR2\_PAGE41 }}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE42         SYSCFG\_SWPR2\_PAGE42 }}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE43         SYSCFG\_SWPR2\_PAGE43 }}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE44         SYSCFG\_SWPR2\_PAGE44 }}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE45         SYSCFG\_SWPR2\_PAGE45 }}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE46         SYSCFG\_SWPR2\_PAGE46 }}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE47         SYSCFG\_SWPR2\_PAGE47 }}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE48         SYSCFG\_SWPR2\_PAGE48 }}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE49         SYSCFG\_SWPR2\_PAGE49 }}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE50         SYSCFG\_SWPR2\_PAGE50 }}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE51         SYSCFG\_SWPR2\_PAGE51 }}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE52         SYSCFG\_SWPR2\_PAGE52 }}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE53         SYSCFG\_SWPR2\_PAGE53 }}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE54         SYSCFG\_SWPR2\_PAGE54 }}
\DoxyCodeLine{184 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE55         SYSCFG\_SWPR2\_PAGE55 }}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE56         SYSCFG\_SWPR2\_PAGE56 }}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE57         SYSCFG\_SWPR2\_PAGE57 }}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE58         SYSCFG\_SWPR2\_PAGE58 }}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE59         SYSCFG\_SWPR2\_PAGE59 }}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE60         SYSCFG\_SWPR2\_PAGE60 }}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE61         SYSCFG\_SWPR2\_PAGE61 }}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE62         SYSCFG\_SWPR2\_PAGE62 }}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define SYSCFG\_SRAM2WRP\_PAGE63         SYSCFG\_SWPR2\_PAGE63 }}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SYSCFG\_SWPR2\_PAGE63 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{198 }
\DoxyCodeLine{199 \textcolor{preprocessor}{\#if defined(VREFBUF)}}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define SYSCFG\_VREFBUF\_VOLTAGE\_SCALE0  0U               }}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define SYSCFG\_VREFBUF\_VOLTAGE\_SCALE1  VREFBUF\_CSR\_VRS  }}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define SYSCFG\_VREFBUF\_HIGH\_IMPEDANCE\_DISABLE  0U               }}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define SYSCFG\_VREFBUF\_HIGH\_IMPEDANCE\_ENABLE   VREFBUF\_CSR\_HIZ  }}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* VREFBUF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{220 }
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define SYSCFG\_FLAG\_SRAM2\_PE            SYSCFG\_CFGR2\_SPF       }}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define SYSCFG\_FLAG\_SRAM2\_BUSY          SYSCFG\_SCSR\_SRAM2BSY   }}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define SYSCFG\_FASTMODEPLUS\_PB6        SYSCFG\_CFGR1\_I2C\_PB6\_FMP  }}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define SYSCFG\_FASTMODEPLUS\_PB7        SYSCFG\_CFGR1\_I2C\_PB7\_FMP  }}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#if defined(SYSCFG\_CFGR1\_I2C\_PB8\_FMP)}}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define SYSCFG\_FASTMODEPLUS\_PB8        SYSCFG\_CFGR1\_I2C\_PB8\_FMP  }}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SYSCFG\_CFGR1\_I2C\_PB8\_FMP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#if defined(SYSCFG\_CFGR1\_I2C\_PB9\_FMP)}}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define SYSCFG\_FASTMODEPLUS\_PB9        SYSCFG\_CFGR1\_I2C\_PB9\_FMP  }}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SYSCFG\_CFGR1\_I2C\_PB9\_FMP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{246 }
\DoxyCodeLine{259 \textcolor{comment}{/* Exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{270 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP)}}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM2()           SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP)}}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM2()         CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP)}}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{274 }
\DoxyCodeLine{275 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP)}}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM3()           SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP)}}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM3()         CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP)}}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{279 }
\DoxyCodeLine{280 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP)}}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM4()           SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP)}}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM4()         CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP)}}
\DoxyCodeLine{283 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{284 }
\DoxyCodeLine{285 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP)}}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM5()           SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP)}}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM5()         CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP)}}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{289 }
\DoxyCodeLine{290 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP)}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM6()           SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP)}}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM6()         CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP)}}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{294 }
\DoxyCodeLine{295 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP)}}
\DoxyCodeLine{296 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM7()           SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP)}}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM7()         CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP)}}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{299 }
\DoxyCodeLine{300 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP)}}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_RTC()            SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP)}}
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_RTC()          CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP)}}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{304 }
\DoxyCodeLine{305 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP)}}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_WWDG()           SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP)}}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_WWDG()         CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP)}}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{309 }
\DoxyCodeLine{310 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP)}}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_IWDG()           SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP)}}
\DoxyCodeLine{312 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_IWDG()         CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP)}}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{314 }
\DoxyCodeLine{315 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP)}}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT()   SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP)}}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT() CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP)}}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{319 }
\DoxyCodeLine{320 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP)}}
\DoxyCodeLine{321 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT()   SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP)}}
\DoxyCodeLine{322 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT() CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP)}}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{324 }
\DoxyCodeLine{325 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP)}}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT()   SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP)}}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT() CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP)}}
\DoxyCodeLine{328 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{329 }
\DoxyCodeLine{330 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP)}}
\DoxyCodeLine{331 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_I2C4\_TIMEOUT()   SET\_BIT(DBGMCU-\/>APB1FZR2, DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP)}}
\DoxyCodeLine{332 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_I2C4\_TIMEOUT() CLEAR\_BIT(DBGMCU-\/>APB1FZR2, DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP)}}
\DoxyCodeLine{333 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{334 }
\DoxyCodeLine{335 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_CAN\_STOP)}}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_CAN1()           SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_CAN\_STOP)}}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_CAN1()         CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_CAN\_STOP)}}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{339 }
\DoxyCodeLine{340 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_CAN2\_STOP)}}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_CAN2()           SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_CAN2\_STOP)}}
\DoxyCodeLine{342 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_CAN2()         CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_CAN2\_STOP)}}
\DoxyCodeLine{343 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{344 }
\DoxyCodeLine{345 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP)}}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_LPTIM1()         SET\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP)}}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM1()       CLEAR\_BIT(DBGMCU-\/>APB1FZR1, DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP)}}
\DoxyCodeLine{348 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{349 }
\DoxyCodeLine{350 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB1FZR2\_DBG\_LPTIM2\_STOP)}}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_LPTIM2()         SET\_BIT(DBGMCU-\/>APB1FZR2, DBGMCU\_APB1FZR2\_DBG\_LPTIM2\_STOP)}}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM2()       CLEAR\_BIT(DBGMCU-\/>APB1FZR2, DBGMCU\_APB1FZR2\_DBG\_LPTIM2\_STOP)}}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{354 }
\DoxyCodeLine{355 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP)}}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM1()           SET\_BIT(DBGMCU-\/>APB2FZ, DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP)}}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM1()         CLEAR\_BIT(DBGMCU-\/>APB2FZ, DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP)}}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{359 }
\DoxyCodeLine{360 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP)}}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM8()           SET\_BIT(DBGMCU-\/>APB2FZ, DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP)}}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM8()         CLEAR\_BIT(DBGMCU-\/>APB2FZ, DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP)}}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{364 }
\DoxyCodeLine{365 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP)}}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM15()          SET\_BIT(DBGMCU-\/>APB2FZ, DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP)}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM15()        CLEAR\_BIT(DBGMCU-\/>APB2FZ, DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP)}}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{369 }
\DoxyCodeLine{370 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP)}}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM16()          SET\_BIT(DBGMCU-\/>APB2FZ, DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP)}}
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM16()        CLEAR\_BIT(DBGMCU-\/>APB2FZ, DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP)}}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{374 }
\DoxyCodeLine{375 \textcolor{preprocessor}{\#if defined(DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP)}}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_FREEZE\_TIM17()          SET\_BIT(DBGMCU-\/>APB2FZ, DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP)}}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define \_\_HAL\_DBGMCU\_UNFREEZE\_TIM17()        CLEAR\_BIT(DBGMCU-\/>APB2FZ, DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP)}}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{379 }
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH()       CLEAR\_BIT(SYSCFG-\/>MEMRMP, SYSCFG\_MEMRMP\_MEM\_MODE)}}
\DoxyCodeLine{391 }
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH() MODIFY\_REG(SYSCFG-\/>MEMRMP, SYSCFG\_MEMRMP\_MEM\_MODE, SYSCFG\_MEMRMP\_MEM\_MODE\_0)}}
\DoxyCodeLine{395 }
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM()        MODIFY\_REG(SYSCFG-\/>MEMRMP, SYSCFG\_MEMRMP\_MEM\_MODE, (SYSCFG\_MEMRMP\_MEM\_MODE\_1|SYSCFG\_MEMRMP\_MEM\_MODE\_0))}}
\DoxyCodeLine{399 }
\DoxyCodeLine{400 \textcolor{preprocessor}{\#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \(\backslash\)}}
\DoxyCodeLine{401 \textcolor{preprocessor}{    defined (STM32L496xx) || defined (STM32L4A6xx) || \(\backslash\)}}
\DoxyCodeLine{402 \textcolor{preprocessor}{    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \(\backslash\)}}
\DoxyCodeLine{403 \textcolor{preprocessor}{    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)}}
\DoxyCodeLine{404 }
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC()         MODIFY\_REG(SYSCFG-\/>MEMRMP, SYSCFG\_MEMRMP\_MEM\_MODE, SYSCFG\_MEMRMP\_MEM\_MODE\_1)}}
\DoxyCodeLine{408 }
\DoxyCodeLine{409 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */}\textcolor{preprocessor}{}}
\DoxyCodeLine{410        \textcolor{comment}{/* STM32L496xx || STM32L4A6xx || */}}
\DoxyCodeLine{411        \textcolor{comment}{/* STM32L4P5xx || STM32L4Q5xx || */}}
\DoxyCodeLine{412        \textcolor{comment}{/* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */}}
\DoxyCodeLine{413 }
\DoxyCodeLine{414 \textcolor{preprocessor}{\#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)}}
\DoxyCodeLine{415 }
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_REMAPMEMORY\_OCTOSPI1()    MODIFY\_REG(SYSCFG-\/>MEMRMP, SYSCFG\_MEMRMP\_MEM\_MODE, (SYSCFG\_MEMRMP\_MEM\_MODE\_2))}}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_REMAPMEMORY\_OCTOSPI2()    MODIFY\_REG(SYSCFG-\/>MEMRMP, SYSCFG\_MEMRMP\_MEM\_MODE, (SYSCFG\_MEMRMP\_MEM\_MODE\_2|SYSCFG\_MEMRMP\_MEM\_MODE\_0))}}
\DoxyCodeLine{420 }
\DoxyCodeLine{421 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{422 }
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_REMAPMEMORY\_QUADSPI()     MODIFY\_REG(SYSCFG-\/>MEMRMP, SYSCFG\_MEMRMP\_MEM\_MODE, (SYSCFG\_MEMRMP\_MEM\_MODE\_2|SYSCFG\_MEMRMP\_MEM\_MODE\_1))}}
\DoxyCodeLine{426 }
\DoxyCodeLine{427 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{428 }
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_GET\_BOOT\_MODE()           READ\_BIT(SYSCFG-\/>MEMRMP, SYSCFG\_MEMRMP\_MEM\_MODE)}}
\DoxyCodeLine{453 }
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_SRAM2\_WRP\_1\_31\_ENABLE(\_\_SRAM2WRP\_\_)    do \{assert\_param(IS\_SYSCFG\_SRAM2WRP\_PAGE((\_\_SRAM2WRP\_\_)));\(\backslash\)}}
\DoxyCodeLine{459 \textcolor{preprocessor}{                                                                SET\_BIT(SYSCFG-\/>SWPR, (\_\_SRAM2WRP\_\_));\(\backslash\)}}
\DoxyCodeLine{460 \textcolor{preprocessor}{                                                            \}while(0)}}
\DoxyCodeLine{461 }
\DoxyCodeLine{462 \textcolor{preprocessor}{\#if defined(SYSCFG\_SWPR2\_PAGE63)}}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_SRAM2\_WRP\_32\_63\_ENABLE(\_\_SRAM2WRP\_\_)   do \{assert\_param(IS\_SYSCFG\_SRAM2WRP\_PAGE((\_\_SRAM2WRP\_\_)));\(\backslash\)}}
\DoxyCodeLine{468 \textcolor{preprocessor}{                                                                SET\_BIT(SYSCFG-\/>SWPR2, (\_\_SRAM2WRP\_\_));\(\backslash\)}}
\DoxyCodeLine{469 \textcolor{preprocessor}{                                                            \}while(0)}}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SYSCFG\_SWPR2\_PAGE63 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{471 }
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_SRAM2\_WRP\_UNLOCK()      do \{SYSCFG-\/>SKR = 0xCA;\(\backslash\)}}
\DoxyCodeLine{476 \textcolor{preprocessor}{                                                 SYSCFG-\/>SKR = 0x53;\(\backslash\)}}
\DoxyCodeLine{477 \textcolor{preprocessor}{                                                \}while(0)}}
\DoxyCodeLine{478 }
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_SRAM2\_ERASE()           SET\_BIT(SYSCFG-\/>SCSR, SYSCFG\_SCSR\_SRAM2ER)}}
\DoxyCodeLine{483 }
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_FPU\_INTERRUPT\_ENABLE(\_\_INTERRUPT\_\_)    do \{assert\_param(IS\_SYSCFG\_FPU\_INTERRUPT((\_\_INTERRUPT\_\_)));\(\backslash\)}}
\DoxyCodeLine{488 \textcolor{preprocessor}{                                                                SET\_BIT(SYSCFG-\/>CFGR1, (\_\_INTERRUPT\_\_));\(\backslash\)}}
\DoxyCodeLine{489 \textcolor{preprocessor}{                                                            \}while(0)}}
\DoxyCodeLine{490 }
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_FPU\_INTERRUPT\_DISABLE(\_\_INTERRUPT\_\_)   do \{assert\_param(IS\_SYSCFG\_FPU\_INTERRUPT((\_\_INTERRUPT\_\_)));\(\backslash\)}}
\DoxyCodeLine{492 \textcolor{preprocessor}{                                                                CLEAR\_BIT(SYSCFG-\/>CFGR1, (\_\_INTERRUPT\_\_));\(\backslash\)}}
\DoxyCodeLine{493 \textcolor{preprocessor}{                                                            \}while(0)}}
\DoxyCodeLine{494 }
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK()        SET\_BIT(SYSCFG-\/>CFGR2, SYSCFG\_CFGR2\_ECCL)}}
\DoxyCodeLine{500 }
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK()     SET\_BIT(SYSCFG-\/>CFGR2, SYSCFG\_CFGR2\_CLL)}}
\DoxyCodeLine{506 }
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_BREAK\_PVD\_LOCK()        SET\_BIT(SYSCFG-\/>CFGR2, SYSCFG\_CFGR2\_PVDL)}}
\DoxyCodeLine{512 }
\DoxyCodeLine{517 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_BREAK\_SRAM2PARITY\_LOCK()  SET\_BIT(SYSCFG-\/>CFGR2, SYSCFG\_CFGR2\_SPL)}}
\DoxyCodeLine{518 }
\DoxyCodeLine{526 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_GET\_FLAG(\_\_FLAG\_\_)      ((((((\_\_FLAG\_\_) == SYSCFG\_SCSR\_SRAM2BSY)? SYSCFG-\/>SCSR : SYSCFG-\/>CFGR2) \& (\_\_FLAG\_\_))!= 0U) ? 1U : 0U)}}
\DoxyCodeLine{527 }
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_CLEAR\_FLAG()            SET\_BIT(SYSCFG-\/>CFGR2, SYSCFG\_CFGR2\_SPF)}}
\DoxyCodeLine{531 }
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE(\_\_FASTMODEPLUS\_\_)  do \{assert\_param(IS\_SYSCFG\_FASTMODEPLUS((\_\_FASTMODEPLUS\_\_)));\(\backslash\)}}
\DoxyCodeLine{540 \textcolor{preprocessor}{                                                                SET\_BIT(SYSCFG-\/>CFGR1, (\_\_FASTMODEPLUS\_\_));\(\backslash\)}}
\DoxyCodeLine{541 \textcolor{preprocessor}{                                                               \}while(0)}}
\DoxyCodeLine{542 }
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE(\_\_FASTMODEPLUS\_\_) do \{assert\_param(IS\_SYSCFG\_FASTMODEPLUS((\_\_FASTMODEPLUS\_\_)));\(\backslash\)}}
\DoxyCodeLine{544 \textcolor{preprocessor}{                                                                CLEAR\_BIT(SYSCFG-\/>CFGR1, (\_\_FASTMODEPLUS\_\_));\(\backslash\)}}
\DoxyCodeLine{545 \textcolor{preprocessor}{                                                               \}while(0)}}
\DoxyCodeLine{546 }
\DoxyCodeLine{555 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define IS\_SYSCFG\_FPU\_INTERRUPT(\_\_INTERRUPT\_\_) ((((\_\_INTERRUPT\_\_) \& SYSCFG\_IT\_FPU\_IOC) == SYSCFG\_IT\_FPU\_IOC) || \(\backslash\)}}
\DoxyCodeLine{565 \textcolor{preprocessor}{                                                (((\_\_INTERRUPT\_\_) \& SYSCFG\_IT\_FPU\_DZC) == SYSCFG\_IT\_FPU\_DZC) || \(\backslash\)}}
\DoxyCodeLine{566 \textcolor{preprocessor}{                                                (((\_\_INTERRUPT\_\_) \& SYSCFG\_IT\_FPU\_UFC) == SYSCFG\_IT\_FPU\_UFC) || \(\backslash\)}}
\DoxyCodeLine{567 \textcolor{preprocessor}{                                                (((\_\_INTERRUPT\_\_) \& SYSCFG\_IT\_FPU\_OFC) == SYSCFG\_IT\_FPU\_OFC) || \(\backslash\)}}
\DoxyCodeLine{568 \textcolor{preprocessor}{                                                (((\_\_INTERRUPT\_\_) \& SYSCFG\_IT\_FPU\_IDC) == SYSCFG\_IT\_FPU\_IDC) || \(\backslash\)}}
\DoxyCodeLine{569 \textcolor{preprocessor}{                                                (((\_\_INTERRUPT\_\_) \& SYSCFG\_IT\_FPU\_IXC) == SYSCFG\_IT\_FPU\_IXC))}}
\DoxyCodeLine{570 }
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define IS\_SYSCFG\_BREAK\_CONFIG(\_\_CONFIG\_\_) (((\_\_CONFIG\_\_) == SYSCFG\_BREAK\_ECC)           || \(\backslash\)}}
\DoxyCodeLine{572 \textcolor{preprocessor}{                                            ((\_\_CONFIG\_\_) == SYSCFG\_BREAK\_PVD)           || \(\backslash\)}}
\DoxyCodeLine{573 \textcolor{preprocessor}{                                            ((\_\_CONFIG\_\_) == SYSCFG\_BREAK\_SRAM2\_PARITY)  || \(\backslash\)}}
\DoxyCodeLine{574 \textcolor{preprocessor}{                                            ((\_\_CONFIG\_\_) == SYSCFG\_BREAK\_LOCKUP))}}
\DoxyCodeLine{575 }
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define IS\_SYSCFG\_SRAM2WRP\_PAGE(\_\_PAGE\_\_)   (((\_\_PAGE\_\_) > 0U) \&\& ((\_\_PAGE\_\_) <= 0xFFFFFFFFUL))}}
\DoxyCodeLine{577 }
\DoxyCodeLine{578 \textcolor{preprocessor}{\#if defined(VREFBUF)}}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define IS\_SYSCFG\_VREFBUF\_VOLTAGE\_SCALE(\_\_SCALE\_\_)  (((\_\_SCALE\_\_) == SYSCFG\_VREFBUF\_VOLTAGE\_SCALE0) || \(\backslash\)}}
\DoxyCodeLine{580 \textcolor{preprocessor}{                                                     ((\_\_SCALE\_\_) == SYSCFG\_VREFBUF\_VOLTAGE\_SCALE1))}}
\DoxyCodeLine{581 }
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define IS\_SYSCFG\_VREFBUF\_HIGH\_IMPEDANCE(\_\_VALUE\_\_)  (((\_\_VALUE\_\_) == SYSCFG\_VREFBUF\_HIGH\_IMPEDANCE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{583 \textcolor{preprocessor}{                                                      ((\_\_VALUE\_\_) == SYSCFG\_VREFBUF\_HIGH\_IMPEDANCE\_ENABLE))}}
\DoxyCodeLine{584 }
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define IS\_SYSCFG\_VREFBUF\_TRIMMING(\_\_VALUE\_\_)  (((\_\_VALUE\_\_) > 0U) \&\& ((\_\_VALUE\_\_) <= VREFBUF\_CCR\_TRIM))}}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* VREFBUF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{587 }
\DoxyCodeLine{588 \textcolor{preprocessor}{\#if defined(SYSCFG\_FASTMODEPLUS\_PB8) \&\& defined(SYSCFG\_FASTMODEPLUS\_PB9)}}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define IS\_SYSCFG\_FASTMODEPLUS(\_\_PIN\_\_) ((((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB6) == SYSCFG\_FASTMODEPLUS\_PB6) || \(\backslash\)}}
\DoxyCodeLine{590 \textcolor{preprocessor}{                                         (((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB7) == SYSCFG\_FASTMODEPLUS\_PB7) || \(\backslash\)}}
\DoxyCodeLine{591 \textcolor{preprocessor}{                                         (((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB8) == SYSCFG\_FASTMODEPLUS\_PB8) || \(\backslash\)}}
\DoxyCodeLine{592 \textcolor{preprocessor}{                                         (((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB9) == SYSCFG\_FASTMODEPLUS\_PB9))}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#elif defined(SYSCFG\_FASTMODEPLUS\_PB8)}}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define IS\_SYSCFG\_FASTMODEPLUS(\_\_PIN\_\_) ((((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB6) == SYSCFG\_FASTMODEPLUS\_PB6) || \(\backslash\)}}
\DoxyCodeLine{595 \textcolor{preprocessor}{                                         (((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB7) == SYSCFG\_FASTMODEPLUS\_PB7) || \(\backslash\)}}
\DoxyCodeLine{596 \textcolor{preprocessor}{                                         (((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB8) == SYSCFG\_FASTMODEPLUS\_PB8))}}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#elif defined(SYSCFG\_FASTMODEPLUS\_PB9)}}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define IS\_SYSCFG\_FASTMODEPLUS(\_\_PIN\_\_) ((((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB6) == SYSCFG\_FASTMODEPLUS\_PB6) || \(\backslash\)}}
\DoxyCodeLine{599 \textcolor{preprocessor}{                                         (((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB7) == SYSCFG\_FASTMODEPLUS\_PB7) || \(\backslash\)}}
\DoxyCodeLine{600 \textcolor{preprocessor}{                                         (((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB9) == SYSCFG\_FASTMODEPLUS\_PB9))}}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define IS\_SYSCFG\_FASTMODEPLUS(\_\_PIN\_\_) ((((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB6) == SYSCFG\_FASTMODEPLUS\_PB6) || \(\backslash\)}}
\DoxyCodeLine{603 \textcolor{preprocessor}{                                         (((\_\_PIN\_\_) \& SYSCFG\_FASTMODEPLUS\_PB7) == SYSCFG\_FASTMODEPLUS\_PB7))}}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{613 \textcolor{comment}{/* Exported variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{614 }
\DoxyCodeLine{618 \textcolor{keyword}{extern} \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___h_a_l___exported___variables_ga9d411ea525781e633bf7ea7ef2f90728}{uwTick}};}
\DoxyCodeLine{619 \textcolor{keyword}{extern} uint32\_t \mbox{\hyperlink{group___h_a_l___exported___variables_ga3000c5e83924ed2debb1849c738d4be2}{uwTickPrio}};}
\DoxyCodeLine{620 \textcolor{keyword}{extern} \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\_TickFreqTypeDef}} \mbox{\hyperlink{group___h_a_l___exported___variables_ga84a0c55c4d0bff06a085b4fcfd6531cd}{uwTickFreq}};}
\DoxyCodeLine{625 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{626 }
\DoxyCodeLine{635 \textcolor{comment}{/* Initialization and de-\/initialization functions  ******************************/}}
\DoxyCodeLine{636 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___h_a_l___exported___functions___group1_gaecac54d350c3730e6831eb404e557dc4}{HAL\_Init}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{637 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___h_a_l___exported___functions___group1_ga95911129a26afb05232caaaefa31956f}{HAL\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{638 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group1_gae4fb8e66865c87d0ebab74a726a6891f}{HAL\_MspInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{639 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group1_gadd10d026ef02d00e32e80c9eab9db830}{HAL\_MspDeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{640 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___h_a_l___exported___functions___group1_ga879cdb21ef051eb81ec51c18147397d5}{HAL\_InitTick}} (uint32\_t TickPriority);}
\DoxyCodeLine{641 }
\DoxyCodeLine{650 \textcolor{comment}{/* Peripheral Control functions  ************************************************/}}
\DoxyCodeLine{651 \textcolor{keywordtype}{void}               \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaa8361d44d76b7f6256834f828165837a}{HAL\_IncTick}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{652 \textcolor{keywordtype}{void}               \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gae63b34eea12780ca2e1100c2402da18e}{HAL\_Delay}}(uint32\_t Delay);}
\DoxyCodeLine{653 uint32\_t           \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{654 uint32\_t           \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gacdcc8b5d33b9f97fe1b0abd6a86a3d4b}{HAL\_GetTickPrio}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{655 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga47f2dd240b2aed823a76b11496f37690}{HAL\_SetTickFreq}}(\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\_TickFreqTypeDef}} Freq);}
\DoxyCodeLine{656 \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\_TickFreqTypeDef}} \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga803cdbcc0883bcf5f5c98c50024c97e6}{HAL\_GetTickFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{657 \textcolor{keywordtype}{void}               \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaaf651af2afe688a991c657f64f8fa5f9}{HAL\_SuspendTick}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{658 \textcolor{keywordtype}{void}               \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga24e0ee9dae1ec0f9d19200f5575ff790}{HAL\_ResumeTick}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{659 uint32\_t           \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gafb139b375512ad2a234e4619b129b966}{HAL\_GetHalVersion}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{660 uint32\_t           \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gae051ef9e932404b21f5877c7186406b8}{HAL\_GetREVID}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{661 uint32\_t           \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaff785f069ed650de77ff82ac407f7c84}{HAL\_GetDEVID}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{662 uint32\_t           \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaf982aa0a575eef3758c0840a24077506}{HAL\_GetUIDw0}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{663 uint32\_t           \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga52720dd92ed2bd4314a2a129855d766c}{HAL\_GetUIDw1}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{664 uint32\_t           \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga5785ae5ec8d4c5a7dadb1359f0778700}{HAL\_GetUIDw2}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{665 }
\DoxyCodeLine{674 \textcolor{comment}{/* DBGMCU Peripheral Control functions  *****************************************/}}
\DoxyCodeLine{675 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group3_gaf031bcc71ebad9b7edf405547efd762b}{HAL\_DBGMCU\_EnableDBGSleepMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{676 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group3_gac7820d0561f19999a68d714655b901b5}{HAL\_DBGMCU\_DisableDBGSleepMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{677 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group3_gadf25043b17de4bef38a95a75fd03e5c4}{HAL\_DBGMCU\_EnableDBGStopMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{678 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group3_ga2c93dcee35e5983d74f1000de7c042d5}{HAL\_DBGMCU\_DisableDBGStopMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{679 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group3_ga28a1323b2eeb0a408c1cfdbfa0db5ead}{HAL\_DBGMCU\_EnableDBGStandbyMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{680 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group3_ga7faa58d8508ea3123b9f247a70379779}{HAL\_DBGMCU\_DisableDBGStandbyMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{681 }
\DoxyCodeLine{690 \textcolor{comment}{/* SYSCFG Control functions  ****************************************************/}}
\DoxyCodeLine{691 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group4_gaa1bda45e550d89db1bc107c1249cf4c8}{HAL\_SYSCFG\_SRAM2Erase}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{692 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group4_ga4de8f9428b2e1dee765628c0a6bc7e69}{HAL\_SYSCFG\_EnableMemorySwappingBank}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{693 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group4_ga71d9863788eefedea43a32e10fd93b0b}{HAL\_SYSCFG\_DisableMemorySwappingBank}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{694 }
\DoxyCodeLine{695 \textcolor{preprocessor}{\#if defined(VREFBUF)}}
\DoxyCodeLine{696 \textcolor{keywordtype}{void}              HAL\_SYSCFG\_VREFBUF\_VoltageScalingConfig(uint32\_t VoltageScaling);}
\DoxyCodeLine{697 \textcolor{keywordtype}{void}              HAL\_SYSCFG\_VREFBUF\_HighImpedanceConfig(uint32\_t Mode);}
\DoxyCodeLine{698 \textcolor{keywordtype}{void}              HAL\_SYSCFG\_VREFBUF\_TrimmingConfig(uint32\_t TrimmingValue);}
\DoxyCodeLine{699 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SYSCFG\_EnableVREFBUF(\textcolor{keywordtype}{void});}
\DoxyCodeLine{700 \textcolor{keywordtype}{void}              HAL\_SYSCFG\_DisableVREFBUF(\textcolor{keywordtype}{void});}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* VREFBUF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{702 }
\DoxyCodeLine{703 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group4_gac22593c32829479d739cf1e17e3eee9b}{HAL\_SYSCFG\_EnableIOAnalogSwitchBooster}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{704 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___h_a_l___exported___functions___group4_ga82d49eb550bc6c4357b570acfd6aed1c}{HAL\_SYSCFG\_DisableIOAnalogSwitchBooster}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{705 }
\DoxyCodeLine{722 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{723 \}}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{725 }
\DoxyCodeLine{726 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4xx\_HAL\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
