{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480607897176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480607897192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 10:58:17 2016 " "Processing started: Thu Dec 01 10:58:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480607897192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607897192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Procesador -c Procesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Procesador -c Procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607897192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480607897791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480607897791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapadememoria/salidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapadememoria/salidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Salidas-interna " "Found design unit 1: Salidas-interna" {  } { { "MapaDeMemoria/Salidas.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/Salidas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Salidas " "Found entity 1: Salidas" {  } { { "MapaDeMemoria/Salidas.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/Salidas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapadememoria/ramsota.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapadememoria/ramsota.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramsota-SYN " "Found design unit 1: ramsota-SYN" {  } { { "MapaDeMemoria/Ramsota.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/Ramsota.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912448 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ramsota " "Found entity 1: Ramsota" {  } { { "MapaDeMemoria/Ramsota.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/Ramsota.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapadememoria/mapadememoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapadememoria/mapadememoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapaDeMemoria-interna " "Found design unit 1: MapaDeMemoria-interna" {  } { { "MapaDeMemoria/MapaDeMemoria.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/MapaDeMemoria.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912448 ""} { "Info" "ISGN_ENTITY_NAME" "1 MapaDeMemoria " "Found entity 1: MapaDeMemoria" {  } { { "MapaDeMemoria/MapaDeMemoria.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/MapaDeMemoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapadememoria/entradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapadememoria/entradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entradas-interna " "Found design unit 1: Entradas-interna" {  } { { "MapaDeMemoria/Entradas.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/Entradas.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entradas " "Found entity 1: Entradas" {  } { { "MapaDeMemoria/Entradas.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/Entradas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/nors/andtota/andtota32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/nors/andtota/andtota32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Andtota32_1-interna " "Found design unit 1: Andtota32_1-interna" {  } { { "ALU/Nors/Andtota/Andtota32_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Andtota/Andtota32_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912480 ""} { "Info" "ISGN_ENTITY_NAME" "1 Andtota32_1 " "Found entity 1: Andtota32_1" {  } { { "ALU/Nors/Andtota/Andtota32_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Andtota/Andtota32_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/nors/andtota/andtota.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/nors/andtota/andtota.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Andtota-interna " "Found design unit 1: Andtota-interna" {  } { { "ALU/Nors/Andtota/Andtota.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Andtota/Andtota.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912480 ""} { "Info" "ISGN_ENTITY_NAME" "1 Andtota " "Found entity 1: Andtota" {  } { { "ALU/Nors/Andtota/Andtota.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Andtota/Andtota.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/nors/zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/nors/zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero-interna " "Found design unit 1: Zero-interna" {  } { { "ALU/Nors/Zero.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Zero.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912495 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero " "Found entity 1: Zero" {  } { { "ALU/Nors/Zero.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Zero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/nors/nors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/nors/nors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nors-interna " "Found design unit 1: Nors-interna" {  } { { "ALU/Nors/Nors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Nors.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912495 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nors " "Found entity 1: Nors" {  } { { "ALU/Nors/Nors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Nors.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistros/registro/flipflop/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistros/registro/flipflop/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-interna " "Found design unit 1: flipFlop-interna" {  } { { "BancoDeRegistros/registro/flipFlop/flipFlop.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/flipFlop/flipFlop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912511 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "BancoDeRegistros/registro/flipFlop/flipFlop.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/flipFlop/flipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexores/demultiplexor/demultiplexor8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plexores/demultiplexor/demultiplexor8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demultiplexor8_1-interna " "Found design unit 1: demultiplexor8_1-interna" {  } { { "plexores/demultiplexor/demultiplexor8_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/demultiplexor/demultiplexor8_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912526 ""} { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor8_1 " "Found entity 1: demultiplexor8_1" {  } { { "plexores/demultiplexor/demultiplexor8_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/demultiplexor/demultiplexor8_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexores/demultiplexor/demultiplexor4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plexores/demultiplexor/demultiplexor4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demultiplexor4_1-interna " "Found design unit 1: demultiplexor4_1-interna" {  } { { "plexores/demultiplexor/demultiplexor4_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/demultiplexor/demultiplexor4_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912549 ""} { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor4_1 " "Found entity 1: demultiplexor4_1" {  } { { "plexores/demultiplexor/demultiplexor4_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/demultiplexor/demultiplexor4_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexores/demultiplexor/demultiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plexores/demultiplexor/demultiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demultiplexor-interna " "Found design unit 1: demultiplexor-interna" {  } { { "plexores/demultiplexor/demultiplexor.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/demultiplexor/demultiplexor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912549 ""} { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "plexores/demultiplexor/demultiplexor.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/demultiplexor/demultiplexor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexores/multiplexador32_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plexores/multiplexador32_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador32_b-interna " "Found design unit 1: multiplexador32_b-interna" {  } { { "plexores/multiplexador32_b.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador32_b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912564 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador32_b " "Found entity 1: multiplexador32_b" {  } { { "plexores/multiplexador32_b.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador32_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexores/multiplexador8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plexores/multiplexador8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador8_1-interna " "Found design unit 1: multiplexador8_1-interna" {  } { { "plexores/multiplexador8_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador8_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912580 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador8_1 " "Found entity 1: multiplexador8_1" {  } { { "plexores/multiplexador8_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador8_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexores/multiplexador4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plexores/multiplexador4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador4_1-interna " "Found design unit 1: multiplexador4_1-interna" {  } { { "plexores/multiplexador4_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador4_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912596 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador4_1 " "Found entity 1: multiplexador4_1" {  } { { "plexores/multiplexador4_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador4_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistros/registro/latchd/latchd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistros/registro/latchd/latchd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latchD-interna " "Found design unit 1: latchD-interna" {  } { { "BancoDeRegistros/registro/latchD/latchD.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912596 ""} { "Info" "ISGN_ENTITY_NAME" "1 latchD " "Found entity 1: latchD" {  } { { "BancoDeRegistros/registro/latchD/latchD.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistros/registro/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistros/registro/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-interna " "Found design unit 1: registro-interna" {  } { { "BancoDeRegistros/registro/registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912596 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "BancoDeRegistros/registro/registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistros/bancoderegistros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistros/bancoderegistros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoDeRegistros-interna " "Found design unit 1: BancoDeRegistros-interna" {  } { { "BancoDeRegistros/BancoDeRegistros.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/BancoDeRegistros.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912627 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoDeRegistros " "Found entity 1: BancoDeRegistros" {  } { { "BancoDeRegistros/BancoDeRegistros.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/BancoDeRegistros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xors/xors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/xors/xors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Xors-interna " "Found design unit 1: Xors-interna" {  } { { "ALU/Xors/Xors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Xors/Xors.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912627 ""} { "Info" "ISGN_ENTITY_NAME" "1 Xors " "Found entity 1: Xors" {  } { { "ALU/Xors/Xors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Xors/Xors.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumadorrestador/sumadorrestador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/sumadorrestador/sumadorrestador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumadorRestador-interna " "Found design unit 1: sumadorRestador-interna" {  } { { "ALU/SumadorRestador/sumadorRestador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/SumadorRestador/sumadorRestador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912649 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumadorRestador " "Found entity 1: sumadorRestador" {  } { { "ALU/SumadorRestador/sumadorRestador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/SumadorRestador/sumadorRestador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumadorrestador/sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/sumadorrestador/sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-interna " "Found design unit 1: sumador-interna" {  } { { "ALU/SumadorRestador/sumador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/SumadorRestador/sumador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912649 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "ALU/SumadorRestador/sumador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/SumadorRestador/sumador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftizquierda/shiftizquierda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/shiftizquierda/shiftizquierda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftIzquierda-interna " "Found design unit 1: ShiftIzquierda-interna" {  } { { "ALU/ShiftIzquierda/ShiftIzquierda.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/ShiftIzquierda/ShiftIzquierda.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912664 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftIzquierda " "Found entity 1: ShiftIzquierda" {  } { { "ALU/ShiftIzquierda/ShiftIzquierda.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/ShiftIzquierda/ShiftIzquierda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftderecha/shiftderecha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/shiftderecha/shiftderecha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftDerecha-interna " "Found design unit 1: ShiftDerecha-interna" {  } { { "ALU/ShiftDerecha/ShiftDerecha.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/ShiftDerecha/ShiftDerecha.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912664 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftDerecha " "Found entity 1: ShiftDerecha" {  } { { "ALU/ShiftDerecha/ShiftDerecha.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/ShiftDerecha/ShiftDerecha.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/ors/ors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/ors/ors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ors-interna " "Found design unit 1: ors-interna" {  } { { "ALU/Ors/Ors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Ors/Ors.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912664 ""} { "Info" "ISGN_ENTITY_NAME" "1 ors " "Found entity 1: ors" {  } { { "ALU/Ors/Ors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Ors/Ors.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/nots/nots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/nots/nots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nots-interna " "Found design unit 1: nots-interna" {  } { { "ALU/Nots/Nots.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nots/Nots.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912680 ""} { "Info" "ISGN_ENTITY_NAME" "1 nots " "Found entity 1: nots" {  } { { "ALU/Nots/Nots.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nots/Nots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/ands/ands.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/ands/ands.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ands-interna " "Found design unit 1: ands-interna" {  } { { "ALU/Ands/Ands.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Ands/Ands.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912680 ""} { "Info" "ISGN_ENTITY_NAME" "1 ands " "Found entity 1: ands" {  } { { "ALU/Ands/Ands.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Ands/Ands.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidadlogica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/unidadlogica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadLogica-interna " "Found design unit 1: UnidadLogica-interna" {  } { { "ALU/UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912696 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadLogica " "Found entity 1: UnidadLogica" {  } { { "ALU/UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexores/multiplexador32_b_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plexores/multiplexador32_b_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador32_b_2_1-interna " "Found design unit 1: multiplexador32_b_2_1-interna" {  } { { "plexores/multiplexador32_b_2_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador32_b_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912711 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador32_b_2_1 " "Found entity 1: multiplexador32_b_2_1" {  } { { "plexores/multiplexador32_b_2_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador32_b_2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexores/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plexores/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-interna " "Found design unit 1: multiplexador-interna" {  } { { "plexores/multiplexador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912711 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "plexores/multiplexador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Procesador-interna " "Found design unit 1: Procesador-interna" {  } { { "Procesador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Procesador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912711 ""} { "Info" "ISGN_ENTITY_NAME" "1 Procesador " "Found entity 1: Procesador" {  } { { "Procesador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Procesador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kernel-interna " "Found design unit 1: Kernel-interna" {  } { { "Kernel.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Kernel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kernel " "Found entity 1: Kernel" {  } { { "Kernel.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Kernel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-SYN " "Found design unit 1: memoria-SYN" {  } { { "Memoria.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Memoria.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Memoria.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-SYN " "Found design unit 1: contador-SYN" {  } { { "Contador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Contador.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912746 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Contador.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607912746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607912746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Procesador " "Elaborating entity \"Procesador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480607913327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kernel Kernel:kernel0 " "Elaborating entity \"Kernel\" for hierarchy \"Kernel:kernel0\"" {  } { { "Procesador.vhd" "kernel0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Procesador.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607913480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoDeRegistros Kernel:kernel0\|BancoDeRegistros:BancoR " "Elaborating entity \"BancoDeRegistros\" for hierarchy \"Kernel:kernel0\|BancoDeRegistros:BancoR\"" {  } { { "Kernel.vhd" "BancoR" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Kernel.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607913511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro Kernel:kernel0\|BancoDeRegistros:BancoR\|registro:banco0 " "Elaborating entity \"registro\" for hierarchy \"Kernel:kernel0\|BancoDeRegistros:BancoR\|registro:banco0\"" {  } { { "BancoDeRegistros/BancoDeRegistros.vhd" "banco0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/BancoDeRegistros.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607913549 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X registro.vhd(20) " "Verilog HDL or VHDL warning at registro.vhd(20): object \"X\" assigned a value but never read" {  } { { "BancoDeRegistros/registro/registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480607913596 "|Procesador|Kernel:kernel0|BancoDeRegistros:BancoR|registro:banco0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop Kernel:kernel0\|BancoDeRegistros:BancoR\|registro:banco0\|flipFlop:\\ciclo:31:flip " "Elaborating entity \"flipFlop\" for hierarchy \"Kernel:kernel0\|BancoDeRegistros:BancoR\|registro:banco0\|flipFlop:\\ciclo:31:flip\"" {  } { { "BancoDeRegistros/registro/registro.vhd" "\\ciclo:31:flip" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607913596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador32_b Kernel:kernel0\|BancoDeRegistros:BancoR\|multiplexador32_b:multi0 " "Elaborating entity \"multiplexador32_b\" for hierarchy \"Kernel:kernel0\|BancoDeRegistros:BancoR\|multiplexador32_b:multi0\"" {  } { { "BancoDeRegistros/BancoDeRegistros.vhd" "multi0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/BancoDeRegistros.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607913711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador8_1 Kernel:kernel0\|BancoDeRegistros:BancoR\|multiplexador32_b:multi0\|multiplexador8_1:\\ciclo:31:MULTItotal " "Elaborating entity \"multiplexador8_1\" for hierarchy \"Kernel:kernel0\|BancoDeRegistros:BancoR\|multiplexador32_b:multi0\|multiplexador8_1:\\ciclo:31:MULTItotal\"" {  } { { "plexores/multiplexador32_b.vhd" "\\ciclo:31:MULTItotal" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador32_b.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607913748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador4_1 Kernel:kernel0\|BancoDeRegistros:BancoR\|multiplexador32_b:multi0\|multiplexador8_1:\\ciclo:31:MULTItotal\|multiplexador4_1:MULTI1 " "Elaborating entity \"multiplexador4_1\" for hierarchy \"Kernel:kernel0\|BancoDeRegistros:BancoR\|multiplexador32_b:multi0\|multiplexador8_1:\\ciclo:31:MULTItotal\|multiplexador4_1:MULTI1\"" {  } { { "plexores/multiplexador8_1.vhd" "MULTI1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador8_1.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607913765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador Kernel:kernel0\|BancoDeRegistros:BancoR\|multiplexador32_b:multi0\|multiplexador8_1:\\ciclo:31:MULTItotal\|multiplexador4_1:MULTI1\|multiplexador:MULTI1 " "Elaborating entity \"multiplexador\" for hierarchy \"Kernel:kernel0\|BancoDeRegistros:BancoR\|multiplexador32_b:multi0\|multiplexador8_1:\\ciclo:31:MULTItotal\|multiplexador4_1:MULTI1\|multiplexador:MULTI1\"" {  } { { "plexores/multiplexador4_1.vhd" "MULTI1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador4_1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607913780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexor8_1 Kernel:kernel0\|BancoDeRegistros:BancoR\|demultiplexor8_1:demulti0 " "Elaborating entity \"demultiplexor8_1\" for hierarchy \"Kernel:kernel0\|BancoDeRegistros:BancoR\|demultiplexor8_1:demulti0\"" {  } { { "BancoDeRegistros/BancoDeRegistros.vhd" "demulti0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/BancoDeRegistros.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexor Kernel:kernel0\|BancoDeRegistros:BancoR\|demultiplexor8_1:demulti0\|demultiplexor:DEMULTI1 " "Elaborating entity \"demultiplexor\" for hierarchy \"Kernel:kernel0\|BancoDeRegistros:BancoR\|demultiplexor8_1:demulti0\|demultiplexor:DEMULTI1\"" {  } { { "plexores/demultiplexor/demultiplexor8_1.vhd" "DEMULTI1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/demultiplexor/demultiplexor8_1.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexor4_1 Kernel:kernel0\|BancoDeRegistros:BancoR\|demultiplexor8_1:demulti0\|demultiplexor4_1:DEMULTI2 " "Elaborating entity \"demultiplexor4_1\" for hierarchy \"Kernel:kernel0\|BancoDeRegistros:BancoR\|demultiplexor8_1:demulti0\|demultiplexor4_1:DEMULTI2\"" {  } { { "plexores/demultiplexor/demultiplexor8_1.vhd" "DEMULTI2" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/demultiplexor/demultiplexor8_1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadLogica Kernel:kernel0\|UnidadLogica:Alu0 " "Elaborating entity \"UnidadLogica\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\"" {  } { { "Kernel.vhd" "Alu0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Kernel.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorRestador Kernel:kernel0\|UnidadLogica:Alu0\|sumadorRestador:sumador " "Elaborating entity \"sumadorRestador\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|sumadorRestador:sumador\"" {  } { { "ALU/UnidadLogica.vhd" "sumador" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador Kernel:kernel0\|UnidadLogica:Alu0\|sumadorRestador:sumador\|sumador:SUM0 " "Elaborating entity \"sumador\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|sumadorRestador:sumador\|sumador:SUM0\"" {  } { { "ALU/SumadorRestador/sumadorRestador.vhd" "SUM0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/SumadorRestador/sumadorRestador.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ands Kernel:kernel0\|UnidadLogica:Alu0\|ands:and0 " "Elaborating entity \"ands\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|ands:and0\"" {  } { { "ALU/UnidadLogica.vhd" "and0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ors Kernel:kernel0\|UnidadLogica:Alu0\|ors:or0 " "Elaborating entity \"ors\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|ors:or0\"" {  } { { "ALU/UnidadLogica.vhd" "or0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nots Kernel:kernel0\|UnidadLogica:Alu0\|nots:not0 " "Elaborating entity \"nots\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|nots:not0\"" {  } { { "ALU/UnidadLogica.vhd" "not0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xors Kernel:kernel0\|UnidadLogica:Alu0\|Xors:Xor0 " "Elaborating entity \"Xors\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|Xors:Xor0\"" {  } { { "ALU/UnidadLogica.vhd" "Xor0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftDerecha Kernel:kernel0\|UnidadLogica:Alu0\|ShiftDerecha:shift0 " "Elaborating entity \"ShiftDerecha\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|ShiftDerecha:shift0\"" {  } { { "ALU/UnidadLogica.vhd" "shift0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftIzquierda Kernel:kernel0\|UnidadLogica:Alu0\|ShiftIzquierda:shift1 " "Elaborating entity \"ShiftIzquierda\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|ShiftIzquierda:shift1\"" {  } { { "ALU/UnidadLogica.vhd" "shift1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero Kernel:kernel0\|UnidadLogica:Alu0\|Zero:bandera1 " "Elaborating entity \"Zero\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|Zero:bandera1\"" {  } { { "ALU/UnidadLogica.vhd" "bandera1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nors Kernel:kernel0\|UnidadLogica:Alu0\|Zero:bandera1\|Nors:Norero " "Elaborating entity \"Nors\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|Zero:bandera1\|Nors:Norero\"" {  } { { "ALU/Nors/Zero.vhd" "Norero" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Zero.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andtota32_1 Kernel:kernel0\|UnidadLogica:Alu0\|Zero:bandera1\|Andtota32_1:Andero " "Elaborating entity \"Andtota32_1\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|Zero:bandera1\|Andtota32_1:Andero\"" {  } { { "ALU/Nors/Zero.vhd" "Andero" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Zero.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andtota Kernel:kernel0\|UnidadLogica:Alu0\|Zero:bandera1\|Andtota32_1:Andero\|Andtota:Ant0 " "Elaborating entity \"Andtota\" for hierarchy \"Kernel:kernel0\|UnidadLogica:Alu0\|Zero:bandera1\|Andtota32_1:Andero\|Andtota:Ant0\"" {  } { { "ALU/Nors/Andtota/Andtota32_1.vhd" "Ant0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Andtota/Andtota32_1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador32_b_2_1 Kernel:kernel0\|multiplexador32_b_2_1:DDI " "Elaborating entity \"multiplexador32_b_2_1\" for hierarchy \"Kernel:kernel0\|multiplexador32_b_2_1:DDI\"" {  } { { "Kernel.vhd" "DDI" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Kernel.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Mem0 " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:Mem0\"" {  } { { "Procesador.vhd" "Mem0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Procesador.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607914628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Mem0\|altsyncram:altsyncram_component\"" {  } { { "Memoria.vhd" "altsyncram_component" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Memoria.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607915082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memoria:Mem0\|altsyncram:altsyncram_component\"" {  } { { "Memoria.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Memoria.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607915213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memoria:Mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file F:\\Escritorio\\universidad\\Semestre 6\\Digitales\\Procesador\\Instrucciones.hex " "Parameter \"init_file\" = \"F:\\Escritorio\\universidad\\Semestre 6\\Digitales\\Procesador\\Instrucciones.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915229 ""}  } { { "Memoria.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Memoria.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480607915229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9484.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9484.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9484 " "Found entity 1: altsyncram_9484" {  } { { "db/altsyncram_9484.tdf" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/db/altsyncram_9484.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607915515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607915515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9484 Memoria:Mem0\|altsyncram:altsyncram_component\|altsyncram_9484:auto_generated " "Elaborating entity \"altsyncram_9484\" for hierarchy \"Memoria:Mem0\|altsyncram:altsyncram_component\|altsyncram_9484:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/instalados/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607915515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:Cont0 " "Elaborating entity \"Contador\" for hierarchy \"Contador:Cont0\"" {  } { { "Procesador.vhd" "Cont0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Procesador.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607915630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Contador:Cont0\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Contador:Cont0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Contador.vhd" "LPM_COUNTER_component" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Contador.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607915752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Contador:Cont0\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Contador:Cont0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Contador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Contador.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607915783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Contador:Cont0\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Contador:Cont0\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607915783 ""}  } { { "Contador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Contador.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480607915783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mii " "Found entity 1: cntr_mii" {  } { { "db/cntr_mii.tdf" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/db/cntr_mii.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607915884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607915884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mii Contador:Cont0\|lpm_counter:LPM_COUNTER_component\|cntr_mii:auto_generated " "Elaborating entity \"cntr_mii\" for hierarchy \"Contador:Cont0\|lpm_counter:LPM_COUNTER_component\|cntr_mii:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/instalados/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607915884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapaDeMemoria MapaDeMemoria:Mapota " "Elaborating entity \"MapaDeMemoria\" for hierarchy \"MapaDeMemoria:Mapota\"" {  } { { "Procesador.vhd" "Mapota" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/Procesador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607915900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ramsota MapaDeMemoria:Mapota\|Ramsota:Ram1 " "Elaborating entity \"Ramsota\" for hierarchy \"MapaDeMemoria:Mapota\|Ramsota:Ram1\"" {  } { { "MapaDeMemoria/MapaDeMemoria.vhd" "Ram1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/MapaDeMemoria.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607916115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MapaDeMemoria:Mapota\|Ramsota:Ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MapaDeMemoria:Mapota\|Ramsota:Ram1\|altsyncram:altsyncram_component\"" {  } { { "MapaDeMemoria/Ramsota.vhd" "altsyncram_component" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/Ramsota.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607916200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MapaDeMemoria:Mapota\|Ramsota:Ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MapaDeMemoria:Mapota\|Ramsota:Ram1\|altsyncram:altsyncram_component\"" {  } { { "MapaDeMemoria/Ramsota.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/Ramsota.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607916215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MapaDeMemoria:Mapota\|Ramsota:Ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"MapaDeMemoria:Mapota\|Ramsota:Ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480607916215 ""}  } { { "MapaDeMemoria/Ramsota.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/Ramsota.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480607916215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_riv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_riv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_riv3 " "Found entity 1: altsyncram_riv3" {  } { { "db/altsyncram_riv3.tdf" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/db/altsyncram_riv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480607916269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607916269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_riv3 MapaDeMemoria:Mapota\|Ramsota:Ram1\|altsyncram:altsyncram_component\|altsyncram_riv3:auto_generated " "Elaborating entity \"altsyncram_riv3\" for hierarchy \"MapaDeMemoria:Mapota\|Ramsota:Ram1\|altsyncram:altsyncram_component\|altsyncram_riv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/instalados/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607916269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Salidas MapaDeMemoria:Mapota\|Salidas:Out1 " "Elaborating entity \"Salidas\" for hierarchy \"MapaDeMemoria:Mapota\|Salidas:Out1\"" {  } { { "MapaDeMemoria/MapaDeMemoria.vhd" "Out1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/MapaDeMemoria.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607916300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entradas MapaDeMemoria:Mapota\|Entradas:In1 " "Elaborating entity \"Entradas\" for hierarchy \"MapaDeMemoria:Mapota\|Entradas:In1\"" {  } { { "MapaDeMemoria/MapaDeMemoria.vhd" "In1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/MapaDeMemoria.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607916316 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q Entradas.vhd(6) " "VHDL Signal Declaration warning at Entradas.vhd(6): used implicit default value for signal \"Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MapaDeMemoria/Entradas.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/MapaDeMemoria/Entradas.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480607916331 "|Procesador|MapaDeMemoria:Mapota|Entradas:In1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480607921423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480607927303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480607927303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "942 " "Implemented 942 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480607928905 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480607928905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "811 " "Implemented 811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480607928905 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480607928905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480607928905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "997 " "Peak virtual memory: 997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480607929020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 10:58:49 2016 " "Processing ended: Thu Dec 01 10:58:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480607929020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480607929020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480607929020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480607929020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1480607934412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480607934428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 10:58:54 2016 " "Processing started: Thu Dec 01 10:58:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480607934428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480607934428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Procesador -c Procesador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Procesador -c Procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480607934428 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480607934528 ""}
{ "Info" "0" "" "Project  = Procesador" {  } {  } 0 0 "Project  = Procesador" 0 0 "Fitter" 0 0 1480607934528 ""}
{ "Info" "0" "" "Revision = Procesador" {  } {  } 0 0 "Revision = Procesador" 0 0 "Fitter" 0 0 1480607934528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1480607934712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480607934712 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Procesador 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Procesador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480607934728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480607934781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480607934781 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480607935482 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480607936030 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480607937301 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480607937484 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 35 " "No exact pin location assignment(s) for 23 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1480607938064 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1480607951482 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Cambio~inputCLKENA0 96 global CLKCTRL_G6 " "Cambio~inputCLKENA0 with 96 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1480607951782 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1480607951782 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reloj~inputCLKENA0 10 global CLKCTRL_G7 " "Reloj~inputCLKENA0 with 10 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1480607951782 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1480607951782 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver Cambio~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver Cambio~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad Cambio PIN_AB12 " "Refclk input I/O pad Cambio is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1480607951798 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1480607951798 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1480607951798 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480607951819 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480607952019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480607952019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480607952019 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480607952019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480607952036 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480607952036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480607952036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1480607952036 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480607952036 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480607952351 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Procesador.sdc " "Synopsys Design Constraints File file not found: 'Procesador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480607962391 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480607962391 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480607962407 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1480607962438 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480607962438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480607962623 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1480607963155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480607969360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480607975397 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480607979202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480607979202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480607981539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1480607995621 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480607995621 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1480608047471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1480608082723 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480608082723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:36 " "Fitter routing operations ending: elapsed time is 00:01:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480608082723 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.29 " "Total time spent on timing analysis during the Fitter is 4.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1480608086731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480608086832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480608088181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480608088181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480608089167 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480608094564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/output_files/Procesador.fit.smsg " "Generated suppressed messages file F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/output_files/Procesador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480608095396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2722 " "Peak virtual memory: 2722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480608096482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 11:01:36 2016 " "Processing ended: Thu Dec 01 11:01:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480608096482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:42 " "Elapsed time: 00:02:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480608096482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:56 " "Total CPU time (on all processors): 00:03:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480608096482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480608096482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480608099303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480608099303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 11:01:39 2016 " "Processing started: Thu Dec 01 11:01:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480608099303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480608099303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Procesador -c Procesador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Procesador -c Procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480608099303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1480608100221 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480608107658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480608108522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 11:01:48 2016 " "Processing ended: Thu Dec 01 11:01:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480608108522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480608108522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480608108522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480608108522 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480608109539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480608110460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480608110463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 11:01:50 2016 " "Processing started: Thu Dec 01 11:01:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480608110463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608110463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Procesador -c Procesador " "Command: quartus_sta Procesador -c Procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608110463 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1480608110578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608111259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608111260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608111327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608111327 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Procesador.sdc " "Synopsys Design Constraints File file not found: 'Procesador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112128 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112128 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Cambio Cambio " "create_clock -period 1.000 -name Cambio Cambio" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480608112144 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reloj Reloj " "create_clock -period 1.000 -name Reloj Reloj" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480608112144 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112144 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112144 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112398 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1480608112430 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480608112483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480608112746 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.321 " "Worst-case setup slack is -18.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.321           -3817.015 Reloj  " "  -18.321           -3817.015 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.745           -1682.914 Cambio  " "  -11.745           -1682.914 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.912 " "Worst-case hold slack is -4.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.912             -64.493 Cambio  " "   -4.912             -64.493 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 Reloj  " "    0.675               0.000 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -902.014 Cambio  " "   -2.174            -902.014 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077            -293.224 Reloj  " "   -1.077            -293.224 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608112799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112799 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480608112884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608112946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608115148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608115534 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480608115597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608115597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.508 " "Worst-case setup slack is -17.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.508           -3712.469 Reloj  " "  -17.508           -3712.469 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.396           -1637.941 Cambio  " "  -11.396           -1637.941 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608115597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.650 " "Worst-case hold slack is -4.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.650             -62.410 Cambio  " "   -4.650             -62.410 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711               0.000 Reloj  " "    0.711               0.000 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608115628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608115634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608115634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -906.456 Cambio  " "   -2.174            -906.456 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.041            -294.921 Reloj  " "   -1.041            -294.921 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608115634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608115634 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480608115728 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608115951 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608118196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608118547 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480608118578 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608118578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.567 " "Worst-case setup slack is -10.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.567           -2240.631 Reloj  " "  -10.567           -2240.631 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.246           -1032.735 Cambio  " "   -7.246           -1032.735 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608118578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.770 " "Worst-case hold slack is -2.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.770             -34.743 Cambio  " "   -2.770             -34.743 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 Reloj  " "    0.303               0.000 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608118600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608118600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608118616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -904.528 Cambio  " "   -2.174            -904.528 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029            -248.260 Reloj  " "   -1.029            -248.260 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608118616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608118616 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480608118701 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608119180 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480608119202 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608119202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.487 " "Worst-case setup slack is -9.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.487           -2033.398 Reloj  " "   -9.487           -2033.398 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.372            -897.717 Cambio  " "   -6.372            -897.717 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608119202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.642 " "Worst-case hold slack is -2.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.642             -36.855 Cambio  " "   -2.642             -36.855 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 Reloj  " "    0.295               0.000 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608119233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608119233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608119233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -907.829 Cambio  " "   -2.174            -907.829 Cambio " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891            -227.061 Reloj  " "   -0.891            -227.061 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480608119249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608119249 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608121184 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608121184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1299 " "Peak virtual memory: 1299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480608121322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 11:02:01 2016 " "Processing ended: Thu Dec 01 11:02:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480608121322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480608121322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480608121322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608121322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480608123326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480608123342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 11:02:03 2016 " "Processing started: Thu Dec 01 11:02:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480608123342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480608123342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Procesador -c Procesador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Procesador -c Procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480608123342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1480608124360 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1480608124413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Procesador.vo F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/simulation/modelsim/ simulation " "Generated file Procesador.vo in folder \"F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480608124814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480608124914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 11:02:04 2016 " "Processing ended: Thu Dec 01 11:02:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480608124914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480608124914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480608124914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480608124914 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480608125631 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480608147711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480608147711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 11:02:27 2016 " "Processing started: Thu Dec 01 11:02:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480608147711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1480608147711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Procesador -c Procesador --netlist_type=sgate " "Command: quartus_npp Procesador -c Procesador --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1480608147711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1480608147950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480608148197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 11:02:28 2016 " "Processing ended: Thu Dec 01 11:02:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480608148197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480608148197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480608148197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1480608148197 ""}
