Line number: 
[4703, 4709]
Comment: 
This block of code is a synchronous circuit of a SystemVerilog design that controls the status register 'W_estatus_reg'. The register is updated on the positive edge of the clock or on the negative edge of 'reset_n'. If 'reset_n' signal falls, the block resets 'W_estatus_reg' to 0. Otherwise, in the next clock cycle, 'W_estatus_reg' is updated with the value of 'W_estatus_reg_nxt'.