--------------------------------------------------------------------------------
Release 14.1 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml practica5.twx
practica5.ncd practica5.pcf

Design file:              practica5.ncd
Physical constraint file: practica5.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_pin
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RX_pin      |    3.342(R)|   -1.221(R)|Clk_pin_BUFGP     |   0.000|
Rst_pin     |    3.850(R)|   -0.631(R)|Clk_pin_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk_pin to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
TX_pin      |    6.523(R)|Clk_pin_BUFGP     |   0.000|
lcd_data<0> |    8.378(R)|Clk_pin_BUFGP     |   0.000|
lcd_data<1> |    8.438(R)|Clk_pin_BUFGP     |   0.000|
lcd_data<2> |   10.824(R)|Clk_pin_BUFGP     |   0.000|
lcd_data<3> |   10.419(R)|Clk_pin_BUFGP     |   0.000|
lcd_data<4> |   10.950(R)|Clk_pin_BUFGP     |   0.000|
lcd_data<5> |    8.992(R)|Clk_pin_BUFGP     |   0.000|
lcd_data<6> |    9.245(R)|Clk_pin_BUFGP     |   0.000|
lcd_data<7> |    9.076(R)|Clk_pin_BUFGP     |   0.000|
lcd_e       |    9.047(R)|Clk_pin_BUFGP     |   0.000|
lcd_rs      |    9.804(R)|Clk_pin_BUFGP     |   0.000|
lcd_rw      |    8.105(R)|Clk_pin_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_pin        |   12.022|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 02 21:08:28 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 159 MB



