Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 23 13:38:41 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file servo_timing_summary_routed.rpt -pb servo_timing_summary_routed.pb -rpx servo_timing_summary_routed.rpx -warn_on_violation
| Design       : servo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.148        0.000                      0                   44        0.324        0.000                      0                   44        9.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        16.148        0.000                      0                   44        0.324        0.000                      0                   44        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.148ns  (required time - arrival time)
  Source:                 stepCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.730ns (22.918%)  route 2.455ns (77.082%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  stepCounter_reg[11]/Q
                         net (fo=2, routed)           0.814     6.572    stepCounter_reg[11]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.696 r  pin_servo_i_4/O
                         net (fo=3, routed)           0.642     7.338    pin_servo_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I3_O)        0.150     7.488 r  stepCounter[0]_i_1/O
                         net (fo=21, routed)          0.999     8.488    clear
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.581    25.003    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[10]/C
                         clock pessimism              0.299    25.302    
                         clock uncertainty           -0.035    25.267    
    SLICE_X0Y117         FDRE (Setup_fdre_C_R)       -0.631    24.636    stepCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                 16.148    

Slack (MET) :             16.148ns  (required time - arrival time)
  Source:                 stepCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.730ns (22.918%)  route 2.455ns (77.082%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  stepCounter_reg[11]/Q
                         net (fo=2, routed)           0.814     6.572    stepCounter_reg[11]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.696 r  pin_servo_i_4/O
                         net (fo=3, routed)           0.642     7.338    pin_servo_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I3_O)        0.150     7.488 r  stepCounter[0]_i_1/O
                         net (fo=21, routed)          0.999     8.488    clear
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.581    25.003    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/C
                         clock pessimism              0.299    25.302    
                         clock uncertainty           -0.035    25.267    
    SLICE_X0Y117         FDRE (Setup_fdre_C_R)       -0.631    24.636    stepCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                 16.148    

Slack (MET) :             16.148ns  (required time - arrival time)
  Source:                 stepCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.730ns (22.918%)  route 2.455ns (77.082%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  stepCounter_reg[11]/Q
                         net (fo=2, routed)           0.814     6.572    stepCounter_reg[11]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.696 r  pin_servo_i_4/O
                         net (fo=3, routed)           0.642     7.338    pin_servo_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I3_O)        0.150     7.488 r  stepCounter[0]_i_1/O
                         net (fo=21, routed)          0.999     8.488    clear
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.581    25.003    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[8]/C
                         clock pessimism              0.299    25.302    
                         clock uncertainty           -0.035    25.267    
    SLICE_X0Y117         FDRE (Setup_fdre_C_R)       -0.631    24.636    stepCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                 16.148    

Slack (MET) :             16.148ns  (required time - arrival time)
  Source:                 stepCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.730ns (22.918%)  route 2.455ns (77.082%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  stepCounter_reg[11]/Q
                         net (fo=2, routed)           0.814     6.572    stepCounter_reg[11]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.696 r  pin_servo_i_4/O
                         net (fo=3, routed)           0.642     7.338    pin_servo_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I3_O)        0.150     7.488 r  stepCounter[0]_i_1/O
                         net (fo=21, routed)          0.999     8.488    clear
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.581    25.003    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[9]/C
                         clock pessimism              0.299    25.302    
                         clock uncertainty           -0.035    25.267    
    SLICE_X0Y117         FDRE (Setup_fdre_C_R)       -0.631    24.636    stepCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                 16.148    

Slack (MET) :             16.208ns  (required time - arrival time)
  Source:                 stepCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_servo_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.704ns (21.315%)  route 2.599ns (78.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.701     5.303    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  stepCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456     5.759 f  stepCounter_reg[6]/Q
                         net (fo=2, routed)           1.327     7.086    stepCounter_reg[6]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  pin_servo_i_3/O
                         net (fo=1, routed)           0.639     7.850    pin_servo_i_3_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     7.974 r  pin_servo_i_1/O
                         net (fo=1, routed)           0.632     8.606    p_1_in
    SLICE_X1Y117         FDSE                                         r  pin_servo_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.581    25.003    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  pin_servo_reg/C
                         clock pessimism              0.275    25.278    
                         clock uncertainty           -0.035    25.243    
    SLICE_X1Y117         FDSE (Setup_fdse_C_S)       -0.429    24.814    pin_servo_reg
  -------------------------------------------------------------------
                         required time                         24.814    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                 16.208    

Slack (MET) :             16.461ns  (required time - arrival time)
  Source:                 stepCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.730ns (25.652%)  route 2.116ns (74.348%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 25.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  stepCounter_reg[11]/Q
                         net (fo=2, routed)           0.814     6.572    stepCounter_reg[11]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.696 r  pin_servo_i_4/O
                         net (fo=3, routed)           0.642     7.338    pin_servo_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I3_O)        0.150     7.488 r  stepCounter[0]_i_1/O
                         net (fo=21, routed)          0.660     8.148    clear
    SLICE_X0Y120         FDRE                                         r  stepCounter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.578    25.000    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  stepCounter_reg[20]/C
                         clock pessimism              0.275    25.275    
                         clock uncertainty           -0.035    25.240    
    SLICE_X0Y120         FDRE (Setup_fdre_C_R)       -0.631    24.609    stepCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         24.609    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 16.461    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 stepCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.730ns (26.561%)  route 2.018ns (73.439%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  stepCounter_reg[11]/Q
                         net (fo=2, routed)           0.814     6.572    stepCounter_reg[11]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.696 r  pin_servo_i_4/O
                         net (fo=3, routed)           0.642     7.338    pin_servo_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I3_O)        0.150     7.488 r  stepCounter[0]_i_1/O
                         net (fo=21, routed)          0.562     8.051    clear
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.583    25.005    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[0]/C
                         clock pessimism              0.275    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.631    24.614    stepCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.614    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 stepCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.730ns (26.561%)  route 2.018ns (73.439%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  stepCounter_reg[11]/Q
                         net (fo=2, routed)           0.814     6.572    stepCounter_reg[11]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.696 r  pin_servo_i_4/O
                         net (fo=3, routed)           0.642     7.338    pin_servo_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I3_O)        0.150     7.488 r  stepCounter[0]_i_1/O
                         net (fo=21, routed)          0.562     8.051    clear
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.583    25.005    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[1]/C
                         clock pessimism              0.275    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.631    24.614    stepCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.614    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 stepCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.730ns (26.561%)  route 2.018ns (73.439%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  stepCounter_reg[11]/Q
                         net (fo=2, routed)           0.814     6.572    stepCounter_reg[11]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.696 r  pin_servo_i_4/O
                         net (fo=3, routed)           0.642     7.338    pin_servo_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I3_O)        0.150     7.488 r  stepCounter[0]_i_1/O
                         net (fo=21, routed)          0.562     8.051    clear
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.583    25.005    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[2]/C
                         clock pessimism              0.275    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.631    24.614    stepCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.614    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 stepCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.730ns (26.561%)  route 2.018ns (73.439%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  stepCounter_reg[11]/Q
                         net (fo=2, routed)           0.814     6.572    stepCounter_reg[11]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.696 r  pin_servo_i_4/O
                         net (fo=3, routed)           0.642     7.338    pin_servo_i_4_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I3_O)        0.150     7.488 r  stepCounter[0]_i_1/O
                         net (fo=21, routed)          0.562     8.051    clear
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.583    25.005    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[3]/C
                         clock pessimism              0.275    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.631    24.614    stepCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.614    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 16.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 stepCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  stepCounter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    stepCounter_reg_n_0_[0]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  stepCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.872    stepCounter[0]_i_3_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  stepCounter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.942    stepCounter_reg[0]_i_2_n_7
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.030    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.105     1.618    stepCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 stepCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  stepCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  stepCounter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.830    stepCounter_reg_n_0_[4]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.945 r  stepCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    stepCounter_reg[4]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  stepCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     2.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  stepCounter_reg[4]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105     1.617    stepCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 stepCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.510    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  stepCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  stepCounter_reg[12]/Q
                         net (fo=2, routed)           0.188     1.839    stepCounter_reg[12]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  stepCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    stepCounter_reg[12]_i_1_n_7
    SLICE_X0Y118         FDRE                                         r  stepCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     2.027    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  stepCounter_reg[12]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105     1.615    stepCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 stepCounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.508    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  stepCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  stepCounter_reg[20]/Q
                         net (fo=3, routed)           0.189     1.838    stepCounter_reg[20]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.953 r  stepCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    stepCounter_reg[20]_i_1_n_7
    SLICE_X0Y120         FDRE                                         r  stepCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  stepCounter_reg[20]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105     1.613    stepCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 stepCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  stepCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  stepCounter_reg[16]/Q
                         net (fo=4, routed)           0.189     1.839    stepCounter_reg[16]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  stepCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    stepCounter_reg[16]_i_1_n_7
    SLICE_X0Y119         FDRE                                         r  stepCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  stepCounter_reg[16]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105     1.614    stepCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 stepCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.511    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  stepCounter_reg[8]/Q
                         net (fo=3, routed)           0.189     1.841    stepCounter_reg[8]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.956 r  stepCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    stepCounter_reg[8]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.863     2.028    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  stepCounter_reg[8]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105     1.616    stepCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 stepCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  stepCounter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    stepCounter_reg_n_0_[0]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  stepCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.872    stepCounter[0]_i_3_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.978 r  stepCounter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.978    stepCounter_reg[0]_i_2_n_6
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.030    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  stepCounter_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.105     1.618    stepCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 stepCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  stepCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  stepCounter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.830    stepCounter_reg_n_0_[4]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.981 r  stepCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.981    stepCounter_reg[4]_i_1_n_6
    SLICE_X0Y116         FDRE                                         r  stepCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     2.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  stepCounter_reg[5]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105     1.617    stepCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 stepCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.292ns (60.891%)  route 0.188ns (39.109%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.510    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  stepCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  stepCounter_reg[12]/Q
                         net (fo=2, routed)           0.188     1.839    stepCounter_reg[12]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.990 r  stepCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    stepCounter_reg[12]_i_1_n_6
    SLICE_X0Y118         FDRE                                         r  stepCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     2.027    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  stepCounter_reg[13]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105     1.615    stepCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 stepCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stepCounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  stepCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  stepCounter_reg[16]/Q
                         net (fo=4, routed)           0.189     1.839    stepCounter_reg[16]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.990 r  stepCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    stepCounter_reg[16]_i_1_n_6
    SLICE_X0Y119         FDRE                                         r  stepCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  stepCounter_reg[17]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105     1.614    stepCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X1Y117    pin_servo_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y115    stepCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y117    stepCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y117    stepCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y118    stepCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y118    stepCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y118    stepCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y118    stepCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y119    stepCounter_reg[16]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y117    pin_servo_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y117    pin_servo_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y115    stepCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y115    stepCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y117    stepCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y117    stepCounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y117    stepCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y117    stepCounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y118    stepCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y118    stepCounter_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y117    pin_servo_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y117    pin_servo_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y115    stepCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y115    stepCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y117    stepCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y117    stepCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y117    stepCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y117    stepCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y118    stepCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y118    stepCounter_reg[12]/C



