/**
 * @file TM4C123GH6PM.h
 * defines memory map for TM4C123GH6PM MCU
 */

/*
 * Convenience Definitions
 */
#define BIT0 0x1
#define BIT1 0x2
#define BIT2 0x4
#define BIT3 0x8
#define BIT4 0x10
#define BIT5 0x20
#define BIT6 0x40
#define BIT7 0x80

/*
 * All base addresses for the memory map
 */ 
#define WDT0_BASE 0x40000000
#define WDT1_BASE 0x40001000
#define GPIOA_BASE 0x40004000
#define GPIOB_BASE 0x40005000
#define GPIOC_BASE 0x40006000
#define GPIOD_BASE 0x40007000
#define SSI0_BASE 0x40008000
#define SSI1_BASE 0x40009000
#define SSI2_BASE 0x4000A000
#define SSI3_BASE 0x4000B000
#define UART0_BASE 0x4000C000
#define UART1_BASE 0x4000D000
#define UART2_BASE 0x4000E000
#define UART3_BASE 0x4000F000
#define UART4_BASE 0x40010000
#define UART5_BASE 0x40011000
#define UART6_BASE 0x40012000
#define UART7_BASE 0x40013000
#define I2C0_BASE 0x40020000
#define I2C1_BASE 0x40021000
#define I2C2_BASE 0x40022000
#define I2C3_BASE 0x40023000
#define GPIOE_BASE 0x40024000
#define GPIOF_BASE 0x40025000
#define PWM0_BASE 0x40028000
#define PWM1_BASE 0x40029000
#define QEI0_BASE 0x4002C000
#define QEI1_BASE 0x4002D000
#define TIMER0_BASE 0x40030000
#define TIMER1_BASE 0x40031000
#define TIMER2_BASE 0x40032000
#define TIMER3_BASE 0x40033000
#define TIMER4_BASE 0x40034000
#define TIMER5_BASE 0x40035000
#define X64TIMER0_BASE 0x40036000
#define X64TIMER1_BASE 0x40037000
#define ADC0_BASE 0x40038000
#define ADC1_BASE 0x40039000
#define ANALOG_COMP_BASE 0x4003C000
#define CAN0_BASE 0x40040000
#define CAN1_BASE 0x40041000
#define X64TIMER2_BASE 0x4004C000
#define X64TIMER3_BASE 0x4004D000
#define X64TIMER4_BASE 0x4004E000
#define X64TIMER5_BASE 0x4004F000
#define USB_BASE 0x40050000
#define GPIOA_AHB_BASE 0x40058000
#define GPIOB_AHB_BASE 0x40059000
#define GPIOC_AHB_BASE 0x4005A000
#define GPIOD_AHB_BASE 0x4005B000
#define GPIOE_AHB_BASE 0x4005C000
#define GPIOF_AHB_BASE 0x4005D000
#define EEPROM_BASE 0x400AF000
#define SYSTEM_EXECPT_BASE 0x400F9000
#define HIBERNATION_BASE 0x400FC000
#define FLASH_MOD_BASE 0x400FD000
#define SYSTEM_CTRL_BASE 0x400FE000
#define UDMA_BASE 0x400FF000


/*
 * Offset section
 */ 
// GPIO Register offsets
#define GPIODATA 0x00
#define GPIODIR 0x400
#define GPIOIS 0x404
#define GPIOIBE 0x408
#define GPIOIEV 0x40C
#define GPIOIM 0x410
#define GPIORIS 0x414
#define GPIOMIS 0x418
#define GPIOICR 0x41C
#define GPIOAFSEL 0x420
#define GPIODR2R 0x500
#define GPIODR4R 0x504
#define GPIODR8R 0x508
#define GPIOODR 0x50C
#define GPIOPUR 0x510
#define GPIOPDR 0x514
#define GPIOSLR 0x518
#define GPIODEN 0x51C
#define GPIOLOCK 0x520
#define GPIOCR 0x524
#define GPIOAMSEL 0x528
#define GPIOPCTL 0x52C
#define GPIOADCCTL 0x530
#define GPIODMACTL 0x534
#define GPIOPeriphID4 0xFD0
#define GPIOPeriphID5 0xFD4
#define GPIOPeriphID6 0xFD8
#define GPIOPeriphID7 0xFDC
#define GPIOPeriphID0 0xFE0
#define GPIOPeriphID1 0xFE4
#define GPIOPeriphID2 0xFE8
#define GPIOPeriphID3 0xFEC
#define GPIOPCellID0 0xFF0
#define GPIOPCellID1 0xFF4
#define GPIOPCellID2 0xFF8
#define GPIOPCellID3 0xFFC