Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 11 14:00:48 2021
| Host         : DESKTOP-RPQ2DOT running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_simple_methodology_drc_routed.rpt -pb top_simple_methodology_drc_routed.pb -rpx top_simple_methodology_drc_routed.rpx
| Design       : top_simple
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 209
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal | 6          |
| SYNTH-12  | Warning  | DSP input not registered                   | 14         |
| TIMING-16 | Warning  | Large setup violation                      | 189        |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[0].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#2 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[2].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#3 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[3].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#4 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[4].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#5 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[5].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#6 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[6].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#7 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[7].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#8 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[8].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#9 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[1].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#10 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[3].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#11 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[4].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#12 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[5].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#13 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[7].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#14 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[8].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[3][29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[3][30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[48][18]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[55][18]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[55][22]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[57][18]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[34][21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[53][18]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[54][18]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[61][21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[4][26]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[4][29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[33][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[34][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[34][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[39][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1066]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[13][27]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1068]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between nolabel_line46/design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/control_registers_reg[56][19]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/control_registers_reg[56][23]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[30][29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[31][29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[28][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[28][26]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[26][23]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[27][16]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[30][16]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[30][23]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[26][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[30][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[37][27]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[37][29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[38][29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[39][27]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/w_reg/m_vector_i_reg[1050]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[5][27]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[13][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[84][27]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[85][27]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[85][29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[7][21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[7][27]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[7][29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[31][21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[31][23]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[31][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[38][23]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[38][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1070]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[0][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[0][26]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[0][28]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[0][29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[28][29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[28][30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[1][27]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[1][28]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[26][16]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[7][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[7][26]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[7][28]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.209 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1068]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[25][21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[25][23]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[29][21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[29][23]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.261 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.290 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[3][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[3][26]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[3][27]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[3][28]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[6][26]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[6][28]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.292 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.295 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.320 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.337 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[1][21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[1][23]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[1][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[1][26]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.384 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1065]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.424 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/control_registers_reg[6][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.579 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.585 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.612 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1068]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.632 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.755 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1068]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.890 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.928 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.970 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -8.498 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -8.503 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -8.537 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -8.557 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -8.597 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -8.608 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -8.615 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -8.619 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -8.623 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -8.627 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -8.636 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -8.637 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -8.667 ns between pool_layer4/pool_controller/avg_buff_reg[3]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -8.668 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -8.669 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -8.670 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -8.683 ns between pool_layer4/pool_controller/avg_buff_reg[3]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -8.683 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -8.687 ns between pool_layer4/pool_controller/avg_buff_reg[3]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -8.690 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -8.694 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -8.708 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -8.708 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -8.709 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -8.711 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -8.764 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -8.768 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -8.770 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -8.808 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -8.814 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -8.830 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -8.838 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -8.839 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -8.843 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -8.857 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -8.865 ns between pool_layer4/pool_controller/avg_buff_reg[3]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -8.872 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -8.890 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -8.897 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -8.903 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -8.917 ns between pool_layer4/pool_controller/avg_buff_reg[7]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -8.936 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -8.942 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -8.942 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -8.944 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -8.950 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -8.958 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -8.988 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -9.022 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -9.027 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -9.030 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -9.035 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -9.064 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -9.066 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -9.136 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -9.142 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -9.156 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -9.169 ns between pool_layer2/pool_controller/dataSet_reg[0][3][3]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


