#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55b970f802b0 .scope module, "controller_test" "controller_test" 2 1;
 .timescale 0 0;
P_0x55b970f9b1e0 .param/l "ADD" 1 2 3, +C4<00000000000000000000000000000010>;
P_0x55b970f9b220 .param/l "AND" 1 2 3, +C4<00000000000000000000000000000011>;
P_0x55b970f9b260 .param/l "HLT" 1 2 3, +C4<00000000000000000000000000000000>;
P_0x55b970f9b2a0 .param/l "JMP" 1 2 3, +C4<00000000000000000000000000000111>;
P_0x55b970f9b2e0 .param/l "LDA" 1 2 3, +C4<00000000000000000000000000000101>;
P_0x55b970f9b320 .param/l "SKZ" 1 2 3, +C4<00000000000000000000000000000001>;
P_0x55b970f9b360 .param/l "STO" 1 2 3, +C4<00000000000000000000000000000110>;
P_0x55b970f9b3a0 .param/l "XOR" 1 2 3, +C4<00000000000000000000000000000100>;
o0x7f395a250048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b970f80a20_0 .net "data_e", 0 0, o0x7f395a250048;  0 drivers
o0x7f395a250078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b970f80d00_0 .net "halt", 0 0, o0x7f395a250078;  0 drivers
o0x7f395a2500a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b970fd9180_0 .net "inc_pc", 0 0, o0x7f395a2500a8;  0 drivers
o0x7f395a2500d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b970fd9250_0 .net "ld_ac", 0 0, o0x7f395a2500d8;  0 drivers
o0x7f395a250108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b970fd9310_0 .net "ld_ir", 0 0, o0x7f395a250108;  0 drivers
o0x7f395a250138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b970fd9420_0 .net "ld_pc", 0 0, o0x7f395a250138;  0 drivers
v0x55b970fd94e0_0 .var "opcode", 2 0;
v0x55b970fd95c0_0 .var "phase", 2 0;
o0x7f395a2501c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b970fd96a0_0 .net "rd", 0 0, o0x7f395a2501c8;  0 drivers
o0x7f395a2501f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b970fd9760_0 .net "sel", 0 0, o0x7f395a2501f8;  0 drivers
o0x7f395a250228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b970fd9820_0 .net "wr", 0 0, o0x7f395a250228;  0 drivers
v0x55b970fd98e0_0 .var "zero", 0 0;
S_0x55b970fb9790 .scope task, "expect" "expect" 2 33, 2 33 0, S_0x55b970f802b0;
 .timescale 0 0;
v0x55b970f836d0_0 .var "exp_out", 8 0;
TD_controller_test.expect ;
    %load/vec4 v0x55b970fd9760_0;
    %load/vec4 v0x55b970fd96a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b970fd9310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b970fd9180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b970f80d00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b970fd9420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b970f80a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b970fd9250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b970fd9820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b970f836d0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 36 "$display", "\012TEST FAILED" {0 0 0};
    %vpi_call 2 37 "$display", "time\011opcode phase zero sel rd ld_ir inc_pc halt ld_pc data_e ld_ac wr" {0 0 0};
    %vpi_call 2 38 "$display", "====\011====== ===== ==== === == ===== ====== ==== ===== ====== ===== ==" {0 0 0};
    %vpi_call 2 39 "$display", "%0d\011%d      %d     %b    %b   %b  %b     %b      %b    %b     %b      %b     %b", $time, v0x55b970fd94e0_0, v0x55b970fd95c0_0, v0x55b970fd98e0_0, v0x55b970fd9760_0, v0x55b970fd96a0_0, v0x55b970fd9310_0, v0x55b970fd9180_0, v0x55b970f80d00_0, v0x55b970fd9420_0, v0x55b970f80a20_0, v0x55b970fd9250_0, v0x55b970fd9820_0 {0 0 0};
    %vpi_call 2 42 "$display", "WANT\011                  %b   %b  %b     %b      %b    %b     %b      %b     %b", &PV<v0x55b970f836d0_0, 8, 1>, &PV<v0x55b970f836d0_0, 7, 1>, &PV<v0x55b970f836d0_0, 6, 1>, &PV<v0x55b970f836d0_0, 5, 1>, &PV<v0x55b970f836d0_0, 4, 1>, &PV<v0x55b970f836d0_0, 3, 1>, &PV<v0x55b970f836d0_0, 2, 1>, &PV<v0x55b970f836d0_0, 1, 1>, &PV<v0x55b970f836d0_0, 0, 1> {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
T_0.0 ;
    %end;
    .scope S_0x55b970f802b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b970fd98e0_0, 0, 1;
    %vpi_call 2 52 "$write", "Testing opcode HLT phase" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b970fd94e0_0, 0, 3;
    %vpi_call 2 53 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 54 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 55 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 56 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 57 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 48, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 58 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 59 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 60 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 61 "$write", "\012" {0 0 0};
    %vpi_call 2 63 "$write", "Testing opcode SKZ phase" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b970fd94e0_0, 0, 3;
    %vpi_call 2 64 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 65 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 66 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 67 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 68 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 69 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 70 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b970fd98e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 72 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 73 "$write", "\012" {0 0 0};
    %vpi_call 2 75 "$write", "Testing opcode ADD phase" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b970fd94e0_0, 0, 3;
    %vpi_call 2 76 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 77 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 78 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 79 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 80 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 81 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 82 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 83 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 130, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 84 "$write", "\012" {0 0 0};
    %vpi_call 2 86 "$write", "Testing opcode AND phase" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b970fd94e0_0, 0, 3;
    %vpi_call 2 87 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 88 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 89 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 90 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 91 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 92 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 93 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 94 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 130, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 95 "$write", "\012" {0 0 0};
    %vpi_call 2 97 "$write", "Testing opcode XOR phase" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b970fd94e0_0, 0, 3;
    %vpi_call 2 98 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 99 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 100 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 101 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 102 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 103 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 104 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 105 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 130, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 106 "$write", "\012" {0 0 0};
    %vpi_call 2 108 "$write", "Testing opcode LDA phase" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b970fd94e0_0, 0, 3;
    %vpi_call 2 109 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 110 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 111 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 112 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 113 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 114 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 115 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 116 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 130, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 117 "$write", "\012" {0 0 0};
    %vpi_call 2 119 "$write", "Testing opcode STO phase" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b970fd94e0_0, 0, 3;
    %vpi_call 2 120 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 121 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 122 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 123 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 124 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 125 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 126 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 127 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 5, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 128 "$write", "\012" {0 0 0};
    %vpi_call 2 130 "$write", "Testing opcode JMP phase" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b970fd94e0_0, 0, 3;
    %vpi_call 2 131 "$write", " 0" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 132 "$write", " 1" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 384, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 133 "$write", " 2" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 134 "$write", " 3" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 135 "$write", " 4" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 136 "$write", " 5" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 137 "$write", " 6" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 138 "$write", " 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b970fd95c0_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0x55b970f836d0_0, 0, 9;
    %fork TD_controller_test.expect, S_0x55b970fb9790;
    %join;
    %vpi_call 2 140 "$display", "\012TEST PASSED" {0 0 0};
    %vpi_call 2 141 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/home/pesadaum/work/cademics/src/06_controller/controller_test.v";
