/* Generated by Yosys 0.9+3672 (git sha1 014c7e26, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os) */

module foo(clk, out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  input clk;
  output [1:0] out;
  XOR2_X1 _06_ (
    .A(_02_),
    .B(_01_),
    .Z(_00_)
  );
  BUF_X1 _07_ (
    .A(out[0]),
    .Z(_02_)
  );
  BUF_X1 _08_ (
    .A(out[0]),
    .Z(_01_)
  );
  BUF_X1 _09_ (
    .A(_00_),
    .Z(_04_)
  );
  DFF_X1 _10_ (
    .CK(clk),
    .D(_03_),
    .Q(out[0]),
    .QN(_03_)
  );
  DFF_X1 _11_ (
    .CK(clk),
    .D(_04_),
    .Q(out[1]),
    .QN(_05_)
  );
endmodule
