#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12e3c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12b4e80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x12b9060 .functor NOT 1, L_0x130eec0, C4<0>, C4<0>, C4<0>;
L_0x130eca0 .functor XOR 2, L_0x130eb40, L_0x130ec00, C4<00>, C4<00>;
L_0x130edb0 .functor XOR 2, L_0x130eca0, L_0x130ed10, C4<00>, C4<00>;
v0x130b8a0_0 .net *"_ivl_10", 1 0, L_0x130ed10;  1 drivers
v0x130b9a0_0 .net *"_ivl_12", 1 0, L_0x130edb0;  1 drivers
v0x130ba80_0 .net *"_ivl_2", 1 0, L_0x130ea80;  1 drivers
v0x130bb40_0 .net *"_ivl_4", 1 0, L_0x130eb40;  1 drivers
v0x130bc20_0 .net *"_ivl_6", 1 0, L_0x130ec00;  1 drivers
v0x130bd50_0 .net *"_ivl_8", 1 0, L_0x130eca0;  1 drivers
v0x130be30_0 .net "a", 0 0, v0x1309900_0;  1 drivers
v0x130bed0_0 .net "b", 0 0, v0x13099a0_0;  1 drivers
v0x130bf70_0 .net "c", 0 0, v0x1309a40_0;  1 drivers
v0x130c010_0 .var "clk", 0 0;
v0x130c0b0_0 .net "d", 0 0, v0x1309b80_0;  1 drivers
v0x130c150_0 .net "out_pos_dut", 0 0, L_0x130e8f0;  1 drivers
v0x130c1f0_0 .net "out_pos_ref", 0 0, L_0x130d830;  1 drivers
v0x130c290_0 .net "out_sop_dut", 0 0, L_0x130e0a0;  1 drivers
v0x130c330_0 .net "out_sop_ref", 0 0, L_0x12e5190;  1 drivers
v0x130c3d0_0 .var/2u "stats1", 223 0;
v0x130c470_0 .var/2u "strobe", 0 0;
v0x130c620_0 .net "tb_match", 0 0, L_0x130eec0;  1 drivers
v0x130c6f0_0 .net "tb_mismatch", 0 0, L_0x12b9060;  1 drivers
v0x130c790_0 .net "wavedrom_enable", 0 0, v0x1309e50_0;  1 drivers
v0x130c860_0 .net "wavedrom_title", 511 0, v0x1309ef0_0;  1 drivers
L_0x130ea80 .concat [ 1 1 0 0], L_0x130d830, L_0x12e5190;
L_0x130eb40 .concat [ 1 1 0 0], L_0x130d830, L_0x12e5190;
L_0x130ec00 .concat [ 1 1 0 0], L_0x130e8f0, L_0x130e0a0;
L_0x130ed10 .concat [ 1 1 0 0], L_0x130d830, L_0x12e5190;
L_0x130eec0 .cmp/eeq 2, L_0x130ea80, L_0x130edb0;
S_0x12b1320 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x12b4e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12b9440 .functor AND 1, v0x1309a40_0, v0x1309b80_0, C4<1>, C4<1>;
L_0x12b9820 .functor NOT 1, v0x1309900_0, C4<0>, C4<0>, C4<0>;
L_0x12b9c00 .functor NOT 1, v0x13099a0_0, C4<0>, C4<0>, C4<0>;
L_0x12b9e80 .functor AND 1, L_0x12b9820, L_0x12b9c00, C4<1>, C4<1>;
L_0x12d13e0 .functor AND 1, L_0x12b9e80, v0x1309a40_0, C4<1>, C4<1>;
L_0x12e5190 .functor OR 1, L_0x12b9440, L_0x12d13e0, C4<0>, C4<0>;
L_0x130ccb0 .functor NOT 1, v0x13099a0_0, C4<0>, C4<0>, C4<0>;
L_0x130cd20 .functor OR 1, L_0x130ccb0, v0x1309b80_0, C4<0>, C4<0>;
L_0x130ce30 .functor AND 1, v0x1309a40_0, L_0x130cd20, C4<1>, C4<1>;
L_0x130cef0 .functor NOT 1, v0x1309900_0, C4<0>, C4<0>, C4<0>;
L_0x130cfc0 .functor OR 1, L_0x130cef0, v0x13099a0_0, C4<0>, C4<0>;
L_0x130d030 .functor AND 1, L_0x130ce30, L_0x130cfc0, C4<1>, C4<1>;
L_0x130d1b0 .functor NOT 1, v0x13099a0_0, C4<0>, C4<0>, C4<0>;
L_0x130d220 .functor OR 1, L_0x130d1b0, v0x1309b80_0, C4<0>, C4<0>;
L_0x130d140 .functor AND 1, v0x1309a40_0, L_0x130d220, C4<1>, C4<1>;
L_0x130d3b0 .functor NOT 1, v0x1309900_0, C4<0>, C4<0>, C4<0>;
L_0x130d4b0 .functor OR 1, L_0x130d3b0, v0x1309b80_0, C4<0>, C4<0>;
L_0x130d570 .functor AND 1, L_0x130d140, L_0x130d4b0, C4<1>, C4<1>;
L_0x130d720 .functor XNOR 1, L_0x130d030, L_0x130d570, C4<0>, C4<0>;
v0x12b8990_0 .net *"_ivl_0", 0 0, L_0x12b9440;  1 drivers
v0x12b8d90_0 .net *"_ivl_12", 0 0, L_0x130ccb0;  1 drivers
v0x12b9170_0 .net *"_ivl_14", 0 0, L_0x130cd20;  1 drivers
v0x12b9550_0 .net *"_ivl_16", 0 0, L_0x130ce30;  1 drivers
v0x12b9930_0 .net *"_ivl_18", 0 0, L_0x130cef0;  1 drivers
v0x12b9d10_0 .net *"_ivl_2", 0 0, L_0x12b9820;  1 drivers
v0x12b9f90_0 .net *"_ivl_20", 0 0, L_0x130cfc0;  1 drivers
v0x1307e70_0 .net *"_ivl_24", 0 0, L_0x130d1b0;  1 drivers
v0x1307f50_0 .net *"_ivl_26", 0 0, L_0x130d220;  1 drivers
v0x1308030_0 .net *"_ivl_28", 0 0, L_0x130d140;  1 drivers
v0x1308110_0 .net *"_ivl_30", 0 0, L_0x130d3b0;  1 drivers
v0x13081f0_0 .net *"_ivl_32", 0 0, L_0x130d4b0;  1 drivers
v0x13082d0_0 .net *"_ivl_36", 0 0, L_0x130d720;  1 drivers
L_0x7fc31753b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1308390_0 .net *"_ivl_38", 0 0, L_0x7fc31753b018;  1 drivers
v0x1308470_0 .net *"_ivl_4", 0 0, L_0x12b9c00;  1 drivers
v0x1308550_0 .net *"_ivl_6", 0 0, L_0x12b9e80;  1 drivers
v0x1308630_0 .net *"_ivl_8", 0 0, L_0x12d13e0;  1 drivers
v0x1308710_0 .net "a", 0 0, v0x1309900_0;  alias, 1 drivers
v0x13087d0_0 .net "b", 0 0, v0x13099a0_0;  alias, 1 drivers
v0x1308890_0 .net "c", 0 0, v0x1309a40_0;  alias, 1 drivers
v0x1308950_0 .net "d", 0 0, v0x1309b80_0;  alias, 1 drivers
v0x1308a10_0 .net "out_pos", 0 0, L_0x130d830;  alias, 1 drivers
v0x1308ad0_0 .net "out_sop", 0 0, L_0x12e5190;  alias, 1 drivers
v0x1308b90_0 .net "pos0", 0 0, L_0x130d030;  1 drivers
v0x1308c50_0 .net "pos1", 0 0, L_0x130d570;  1 drivers
L_0x130d830 .functor MUXZ 1, L_0x7fc31753b018, L_0x130d030, L_0x130d720, C4<>;
S_0x1308dd0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x12b4e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1309900_0 .var "a", 0 0;
v0x13099a0_0 .var "b", 0 0;
v0x1309a40_0 .var "c", 0 0;
v0x1309ae0_0 .net "clk", 0 0, v0x130c010_0;  1 drivers
v0x1309b80_0 .var "d", 0 0;
v0x1309c70_0 .var/2u "fail", 0 0;
v0x1309d10_0 .var/2u "fail1", 0 0;
v0x1309db0_0 .net "tb_match", 0 0, L_0x130eec0;  alias, 1 drivers
v0x1309e50_0 .var "wavedrom_enable", 0 0;
v0x1309ef0_0 .var "wavedrom_title", 511 0;
E_0x12c4d10/0 .event negedge, v0x1309ae0_0;
E_0x12c4d10/1 .event posedge, v0x1309ae0_0;
E_0x12c4d10 .event/or E_0x12c4d10/0, E_0x12c4d10/1;
S_0x1309100 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1308dd0;
 .timescale -12 -12;
v0x1309340_0 .var/2s "i", 31 0;
E_0x12c4bb0 .event posedge, v0x1309ae0_0;
S_0x1309440 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1308dd0;
 .timescale -12 -12;
v0x1309640_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1309720 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1308dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x130a0d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x12b4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x130d9e0 .functor NOT 1, v0x1309900_0, C4<0>, C4<0>, C4<0>;
L_0x130da70 .functor NOT 1, v0x13099a0_0, C4<0>, C4<0>, C4<0>;
L_0x130dc10 .functor AND 1, v0x1309a40_0, v0x1309b80_0, C4<1>, C4<1>;
L_0x130dea0 .functor AND 1, L_0x130d9e0, L_0x130da70, C4<1>, C4<1>;
L_0x130dfe0 .functor AND 1, L_0x130dea0, v0x1309a40_0, C4<1>, C4<1>;
L_0x130e0a0 .functor OR 1, L_0x130dc10, L_0x130dfe0, C4<0>, C4<0>;
L_0x130e240 .functor OR 1, L_0x130da70, v0x1309b80_0, C4<0>, C4<0>;
L_0x130e2b0 .functor AND 1, v0x1309a40_0, L_0x130e240, C4<1>, C4<1>;
L_0x130e3c0 .functor OR 1, L_0x130d9e0, v0x13099a0_0, C4<0>, C4<0>;
L_0x130e430 .functor AND 1, L_0x130e2b0, L_0x130e3c0, C4<1>, C4<1>;
L_0x130e5a0 .functor OR 1, L_0x130da70, v0x1309b80_0, C4<0>, C4<0>;
L_0x130e610 .functor AND 1, v0x1309a40_0, L_0x130e5a0, C4<1>, C4<1>;
L_0x130e6f0 .functor OR 1, L_0x130d9e0, v0x1309b80_0, C4<0>, C4<0>;
L_0x130e760 .functor AND 1, L_0x130e610, L_0x130e6f0, C4<1>, C4<1>;
L_0x130e680 .functor XNOR 1, L_0x130e430, L_0x130e760, C4<0>, C4<0>;
v0x130a290_0 .net *"_ivl_12", 0 0, L_0x130e240;  1 drivers
v0x130a370_0 .net *"_ivl_14", 0 0, L_0x130e2b0;  1 drivers
v0x130a450_0 .net *"_ivl_16", 0 0, L_0x130e3c0;  1 drivers
v0x130a540_0 .net *"_ivl_20", 0 0, L_0x130e5a0;  1 drivers
v0x130a620_0 .net *"_ivl_22", 0 0, L_0x130e610;  1 drivers
v0x130a750_0 .net *"_ivl_24", 0 0, L_0x130e6f0;  1 drivers
v0x130a830_0 .net *"_ivl_28", 0 0, L_0x130e680;  1 drivers
L_0x7fc31753b060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x130a8f0_0 .net *"_ivl_30", 0 0, L_0x7fc31753b060;  1 drivers
v0x130a9d0_0 .net *"_ivl_6", 0 0, L_0x130dea0;  1 drivers
v0x130ab40_0 .net "a", 0 0, v0x1309900_0;  alias, 1 drivers
v0x130abe0_0 .net "and1", 0 0, L_0x130dc10;  1 drivers
v0x130aca0_0 .net "and2", 0 0, L_0x130dfe0;  1 drivers
v0x130ad60_0 .net "b", 0 0, v0x13099a0_0;  alias, 1 drivers
v0x130ae50_0 .net "c", 0 0, v0x1309a40_0;  alias, 1 drivers
v0x130af40_0 .net "d", 0 0, v0x1309b80_0;  alias, 1 drivers
v0x130b030_0 .net "not_a", 0 0, L_0x130d9e0;  1 drivers
v0x130b0f0_0 .net "not_b", 0 0, L_0x130da70;  1 drivers
v0x130b2c0_0 .net "out_pos", 0 0, L_0x130e8f0;  alias, 1 drivers
v0x130b380_0 .net "out_sop", 0 0, L_0x130e0a0;  alias, 1 drivers
v0x130b440_0 .net "pos0", 0 0, L_0x130e430;  1 drivers
v0x130b500_0 .net "pos1", 0 0, L_0x130e760;  1 drivers
L_0x130e8f0 .functor MUXZ 1, L_0x7fc31753b060, L_0x130e430, L_0x130e680, C4<>;
S_0x130b680 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x12b4e80;
 .timescale -12 -12;
E_0x12ad9f0 .event anyedge, v0x130c470_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x130c470_0;
    %nor/r;
    %assign/vec4 v0x130c470_0, 0;
    %wait E_0x12ad9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1308dd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1309c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1309d10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1308dd0;
T_4 ;
    %wait E_0x12c4d10;
    %load/vec4 v0x1309db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1309c70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1308dd0;
T_5 ;
    %wait E_0x12c4bb0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %wait E_0x12c4bb0;
    %load/vec4 v0x1309c70_0;
    %store/vec4 v0x1309d10_0, 0, 1;
    %fork t_1, S_0x1309100;
    %jmp t_0;
    .scope S_0x1309100;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1309340_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1309340_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12c4bb0;
    %load/vec4 v0x1309340_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1309340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1309340_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1308dd0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12c4d10;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1309b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13099a0_0, 0;
    %assign/vec4 v0x1309900_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1309c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1309d10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12b4e80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130c010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130c470_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x12b4e80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x130c010_0;
    %inv;
    %store/vec4 v0x130c010_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x12b4e80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1309ae0_0, v0x130c6f0_0, v0x130be30_0, v0x130bed0_0, v0x130bf70_0, v0x130c0b0_0, v0x130c330_0, v0x130c290_0, v0x130c1f0_0, v0x130c150_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x12b4e80;
T_9 ;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x12b4e80;
T_10 ;
    %wait E_0x12c4d10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x130c3d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130c3d0_0, 4, 32;
    %load/vec4 v0x130c620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130c3d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x130c3d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130c3d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x130c330_0;
    %load/vec4 v0x130c330_0;
    %load/vec4 v0x130c290_0;
    %xor;
    %load/vec4 v0x130c330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130c3d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130c3d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x130c1f0_0;
    %load/vec4 v0x130c1f0_0;
    %load/vec4 v0x130c150_0;
    %xor;
    %load/vec4 v0x130c1f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130c3d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x130c3d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130c3d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response38/top_module.sv";
